<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : HIO Control Register - hioctrl</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : HIO Control Register - hioctrl</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l.html">Register Group : Freeze Control Group - ALT_SYSMGR_FRZCTL</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Used to drive freeze signals to HPS HIO bank (DDR SDRAM).</p>
<p>All fields are only reset by a cold reset (ignore warm reset).</p>
<p>The following equation determines when the weak pullup resistor is enabled:</p>
<p>enabled = ~wkpullup | (CFF &amp; cfg &amp; tristate)</p>
<p>where CFF is the value of weak pullup as set by IO configuration</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_CFG">IO Configuration</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD">IO Bus Hold</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE">IO Tri-State</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP">IO Weak Pullup</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_SLEW">IO Slew-rate</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST">DLL Reset</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST">OCT Reset</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_REGRST">IO and DQS Reset</a> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART">OCT Calibration and Configuration Enable</a> </td></tr>
<tr>
<td align="left">[31:9] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : IO Configuration - cfg </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp144b40cd1dda03258815e14835e1ce6f"></a><a class="anchor" id="ALT_SYSMGR_FRZCTL_HIOCTL_CFG"></a></p>
<p>Controls IO configuration</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gabf69fba0bde63c54143d8b6a7019f537">ALT_SYSMGR_FRZCTL_HIOCTL_CFG_E_DIS</a> </td><td align="left">0x0 </td><td align="left">Disable IO configuration (forced to a safe </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">value). </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga8732ca091106f407f060d169dbd5abd1">ALT_SYSMGR_FRZCTL_HIOCTL_CFG_E_CFG</a> </td><td align="left">0x1 </td><td align="left">Enables IO configuration as previously </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">configured by software using the Scan Manager. </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gabf69fba0bde63c54143d8b6a7019f537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gabf69fba0bde63c54143d8b6a7019f537">ALT_SYSMGR_FRZCTL_HIOCTL_CFG_E_DIS</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gabf69fba0bde63c54143d8b6a7019f537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8732ca091106f407f060d169dbd5abd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga8732ca091106f407f060d169dbd5abd1">ALT_SYSMGR_FRZCTL_HIOCTL_CFG_E_CFG</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga8732ca091106f407f060d169dbd5abd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34a3116887a3af885475fd5beacb8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaa34a3116887a3af885475fd5beacb8dd">ALT_SYSMGR_FRZCTL_HIOCTL_CFG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa34a3116887a3af885475fd5beacb8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba02448627ef021d1878347410332f44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaba02448627ef021d1878347410332f44">ALT_SYSMGR_FRZCTL_HIOCTL_CFG_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaba02448627ef021d1878347410332f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926c80e4ebfdc0fea266a0e63a23602b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga926c80e4ebfdc0fea266a0e63a23602b">ALT_SYSMGR_FRZCTL_HIOCTL_CFG_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga926c80e4ebfdc0fea266a0e63a23602b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5e5238812764a669b53e95fc2fd8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaab5e5238812764a669b53e95fc2fd8ce">ALT_SYSMGR_FRZCTL_HIOCTL_CFG_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gaab5e5238812764a669b53e95fc2fd8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc748d04ec79c55597be492be4e4fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gafdc748d04ec79c55597be492be4e4fc5">ALT_SYSMGR_FRZCTL_HIOCTL_CFG_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gafdc748d04ec79c55597be492be4e4fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeba78dd771f5e005467620f2227bdca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gafeba78dd771f5e005467620f2227bdca">ALT_SYSMGR_FRZCTL_HIOCTL_CFG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafeba78dd771f5e005467620f2227bdca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db89ffd41891a1171bce316da518388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga2db89ffd41891a1171bce316da518388">ALT_SYSMGR_FRZCTL_HIOCTL_CFG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga2db89ffd41891a1171bce316da518388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d3cce91650edd54f2011e29ae14ae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga28d3cce91650edd54f2011e29ae14ae8">ALT_SYSMGR_FRZCTL_HIOCTL_CFG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga28d3cce91650edd54f2011e29ae14ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : IO Bus Hold - bushold </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2e0f8d211e7a0f4df1f4bcf90ef613b2"></a><a class="anchor" id="ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD"></a></p>
<p>Controls bus hold circuit</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga85950d3a619b94686e0f4089bbade547">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_E_DIS</a> </td><td align="left">0x0 </td><td align="left">Disable bus hold circuit. </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaea368e216b4285976ef3d2b82ba71d76">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_E_CFG</a> </td><td align="left">0x1 </td><td align="left">Bus hold circuit controlled by IO configuration. </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga85950d3a619b94686e0f4089bbade547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga85950d3a619b94686e0f4089bbade547">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_E_DIS</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga85950d3a619b94686e0f4089bbade547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea368e216b4285976ef3d2b82ba71d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaea368e216b4285976ef3d2b82ba71d76">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_E_CFG</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaea368e216b4285976ef3d2b82ba71d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2b2353f5c245f5c514a4f606e95226c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaa2b2353f5c245f5c514a4f606e95226c">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa2b2353f5c245f5c514a4f606e95226c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f873f4b6d9faadd3d194a753145d3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga3f873f4b6d9faadd3d194a753145d3c1">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3f873f4b6d9faadd3d194a753145d3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1d861428b070479b45c12aea3d1011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga7e1d861428b070479b45c12aea3d1011">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7e1d861428b070479b45c12aea3d1011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f2ecd8b7a5a879ec3d32976b1d7262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga72f2ecd8b7a5a879ec3d32976b1d7262">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga72f2ecd8b7a5a879ec3d32976b1d7262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43fb9a0c96f3643331b21e210f920a48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga43fb9a0c96f3643331b21e210f920a48">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga43fb9a0c96f3643331b21e210f920a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7f7b982764f1d8320819b10f4c8637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga9f7f7b982764f1d8320819b10f4c8637">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9f7f7b982764f1d8320819b10f4c8637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga889df09d4300e0e5bed26eaa98db3421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga889df09d4300e0e5bed26eaa98db3421">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga889df09d4300e0e5bed26eaa98db3421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c167335f8bd9706df82c144343290d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga2c167335f8bd9706df82c144343290d8">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga2c167335f8bd9706df82c144343290d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : IO Tri-State - tristate </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb2b439f630166cc768deb86645b013bb"></a><a class="anchor" id="ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE"></a></p>
<p>Controls IO tri-state</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaff89ec72dc0cbe71e89c3d2c784c339c">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_E_EN</a> </td><td align="left">0x0 </td><td align="left">IO tri-state enabled. </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga9c74b5cd02f0f2b8f44e77bfbc6baaba">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_E_CFG</a> </td><td align="left">0x1 </td><td align="left">IO tri-state controlled by IO configuration. </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaff89ec72dc0cbe71e89c3d2c784c339c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaff89ec72dc0cbe71e89c3d2c784c339c">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_E_EN</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaff89ec72dc0cbe71e89c3d2c784c339c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c74b5cd02f0f2b8f44e77bfbc6baaba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga9c74b5cd02f0f2b8f44e77bfbc6baaba">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_E_CFG</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga9c74b5cd02f0f2b8f44e77bfbc6baaba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027c0443035627834520b850116c366f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga027c0443035627834520b850116c366f">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga027c0443035627834520b850116c366f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac68592b72766bba05a730b5d8ef488a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gac68592b72766bba05a730b5d8ef488a7">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gac68592b72766bba05a730b5d8ef488a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56cd964593fb471688206aaff5191b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga56cd964593fb471688206aaff5191b46">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga56cd964593fb471688206aaff5191b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4011e29d545a6f3adf73d213fd3f8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaa4011e29d545a6f3adf73d213fd3f8ff">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gaa4011e29d545a6f3adf73d213fd3f8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac64b5bb944897514c144d7c5038c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gadac64b5bb944897514c144d7c5038c17">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:gadac64b5bb944897514c144d7c5038c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d9cf4c2f85ed51c14ad3c0e14fcf4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga1d9cf4c2f85ed51c14ad3c0e14fcf4a1">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1d9cf4c2f85ed51c14ad3c0e14fcf4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae62efb6c50322e57d1170a106cfa0e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gae62efb6c50322e57d1170a106cfa0e87">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gae62efb6c50322e57d1170a106cfa0e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b734e12e143674f3a03700453635dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga6b734e12e143674f3a03700453635dfd">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga6b734e12e143674f3a03700453635dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : IO Weak Pullup - wkpullup </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp63e8c7a75a015c1eba1a58f2c89a21a4"></a><a class="anchor" id="ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP"></a></p>
<p>Controls weak pullup resistor</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga57e68667e8dd63ee2c6d527313dc3189">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_E_EN</a> </td><td align="left">0x0 </td><td align="left">Weak pullup resistor enabled. </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gab41d55c0249c35f5f82e4038fee95abe">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_E_CFG</a> </td><td align="left">0x1 </td><td align="left">Weak pullup resistor enable controlled by IO </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">configuration. </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga57e68667e8dd63ee2c6d527313dc3189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga57e68667e8dd63ee2c6d527313dc3189">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_E_EN</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga57e68667e8dd63ee2c6d527313dc3189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41d55c0249c35f5f82e4038fee95abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gab41d55c0249c35f5f82e4038fee95abe">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_E_CFG</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gab41d55c0249c35f5f82e4038fee95abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af1ebac19824df357c064cb8baa56d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga7af1ebac19824df357c064cb8baa56d9">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga7af1ebac19824df357c064cb8baa56d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddfb47d09df86c68891fad93eb6befb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaddfb47d09df86c68891fad93eb6befb8">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaddfb47d09df86c68891fad93eb6befb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891928824d0fcd8a4299d9f79916df53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga891928824d0fcd8a4299d9f79916df53">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga891928824d0fcd8a4299d9f79916df53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04725afb93e11c74a9af0ceb97d6530a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga04725afb93e11c74a9af0ceb97d6530a">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga04725afb93e11c74a9af0ceb97d6530a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97905d71b6c9855ce8fb2c217a994a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga97905d71b6c9855ce8fb2c217a994a7d">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga97905d71b6c9855ce8fb2c217a994a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5bd23e854b5407ecbf494e7317a5ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gae5bd23e854b5407ecbf494e7317a5ac5">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae5bd23e854b5407ecbf494e7317a5ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab60ef2a15039a1d883015d8f1904da03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gab60ef2a15039a1d883015d8f1904da03">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gab60ef2a15039a1d883015d8f1904da03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad88b6910ece69438df7109978753440c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gad88b6910ece69438df7109978753440c">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gad88b6910ece69438df7109978753440c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : IO Slew-rate - slew </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpacc6f40c17d64c8864282eb23c522165"></a><a class="anchor" id="ALT_SYSMGR_FRZCTL_HIOCTL_SLEW"></a></p>
<p>Controls IO slew-rate</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gac2aea925e9af1a401fa87a55a3490faf">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_E_SLOW</a> </td><td align="left">0x0 </td><td align="left">Slew-rate forced to slow. </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga66d0e13662e0b2e6dbf4bf622ea30bba">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_E_CFG</a> </td><td align="left">0x1 </td><td align="left">Slew-rate controlled by IO configuration. </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac2aea925e9af1a401fa87a55a3490faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gac2aea925e9af1a401fa87a55a3490faf">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_E_SLOW</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac2aea925e9af1a401fa87a55a3490faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d0e13662e0b2e6dbf4bf622ea30bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga66d0e13662e0b2e6dbf4bf622ea30bba">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_E_CFG</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga66d0e13662e0b2e6dbf4bf622ea30bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1bf80987c9b2c647585764ba6c7a376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaf1bf80987c9b2c647585764ba6c7a376">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaf1bf80987c9b2c647585764ba6c7a376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7276acc60f39067a93eb176d5ee025a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gae7276acc60f39067a93eb176d5ee025a">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gae7276acc60f39067a93eb176d5ee025a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec4db1e4a5a0198be8c7ab279dceb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga9ec4db1e4a5a0198be8c7ab279dceb62">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9ec4db1e4a5a0198be8c7ab279dceb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga272ae8a1c2d8b8a893cd27b97ec0c557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga272ae8a1c2d8b8a893cd27b97ec0c557">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga272ae8a1c2d8b8a893cd27b97ec0c557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4ebe7a1ddd9d3fe3f1c4c1597e2c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga1b4ebe7a1ddd9d3fe3f1c4c1597e2c32">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:ga1b4ebe7a1ddd9d3fe3f1c4c1597e2c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae79f4374e59ce0168303c771c6e0334c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gae79f4374e59ce0168303c771c6e0334c">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae79f4374e59ce0168303c771c6e0334c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga630a0e1ed9af7276dde9f0adba5b6f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga630a0e1ed9af7276dde9f0adba5b6f46">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga630a0e1ed9af7276dde9f0adba5b6f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e88857e2060cd792cc1912430092da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga6e88857e2060cd792cc1912430092da5">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga6e88857e2060cd792cc1912430092da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : DLL Reset - dllrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa9d1119b2a53d083797835258a102458"></a><a class="anchor" id="ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST"></a></p>
<p>Controls DLL (Delay-Locked Loop) reset.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gae5a53e9159c47ba936d70d6e016e2f28">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_E_DIS</a> </td><td align="left">0x0 </td><td align="left">No reset or clock gating. </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga5f85ebc92b3c575d113a2a153c3298ee">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_E_EN</a> </td><td align="left">0x1 </td><td align="left">Resets registers in the DLL and gates off DLL </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">clock. </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae5a53e9159c47ba936d70d6e016e2f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gae5a53e9159c47ba936d70d6e016e2f28">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_E_DIS</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae5a53e9159c47ba936d70d6e016e2f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f85ebc92b3c575d113a2a153c3298ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga5f85ebc92b3c575d113a2a153c3298ee">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_E_EN</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga5f85ebc92b3c575d113a2a153c3298ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9d4504f80eab2dda103079c84495de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga8d9d4504f80eab2dda103079c84495de">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga8d9d4504f80eab2dda103079c84495de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa921037ef1629a3c43a4787072f7f0b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaa921037ef1629a3c43a4787072f7f0b9">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaa921037ef1629a3c43a4787072f7f0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81b77e62630e3297896bace72651ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gae81b77e62630e3297896bace72651ee9">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae81b77e62630e3297896bace72651ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28bb61becd09313a167788bb9f6761e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gab28bb61becd09313a167788bb9f6761e">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gab28bb61becd09313a167788bb9f6761e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc207891a0cb0f5956fcf214cc767a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gadc207891a0cb0f5956fcf214cc767a8f">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gadc207891a0cb0f5956fcf214cc767a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20e30f2f63eaf4c80187437feb01e202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga20e30f2f63eaf4c80187437feb01e202">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga20e30f2f63eaf4c80187437feb01e202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bab2198b0eb6f147226b207a804c132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga1bab2198b0eb6f147226b207a804c132">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga1bab2198b0eb6f147226b207a804c132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bb0099688a1e13af345c5955547832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga95bb0099688a1e13af345c5955547832">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga95bb0099688a1e13af345c5955547832"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : OCT Reset - octrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4ae3f44b02e82b2911a15df7310d10fb"></a><a class="anchor" id="ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST"></a></p>
<p>Controls OCT reset.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga8c41c04e364f4b58a26aa706ae1abd7b">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_E_DIS</a> </td><td align="left">0x0 </td><td align="left">No reset. </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga3e4d715f738dbc936a630704463bd66d">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_E_EN</a> </td><td align="left">0x1 </td><td align="left">Resets registers in the OCT. </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8c41c04e364f4b58a26aa706ae1abd7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga8c41c04e364f4b58a26aa706ae1abd7b">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_E_DIS</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8c41c04e364f4b58a26aa706ae1abd7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e4d715f738dbc936a630704463bd66d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga3e4d715f738dbc936a630704463bd66d">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_E_EN</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga3e4d715f738dbc936a630704463bd66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2770f6cd9fa8ed1679f71d756be0dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaf2770f6cd9fa8ed1679f71d756be0dfa">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaf2770f6cd9fa8ed1679f71d756be0dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007ce560ade80f408457ad68f7d059fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga007ce560ade80f408457ad68f7d059fe">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga007ce560ade80f408457ad68f7d059fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab40044e600800175af48f4d64b952b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga1ab40044e600800175af48f4d64b952b">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1ab40044e600800175af48f4d64b952b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf679477396c42989b5e279b186733aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaf679477396c42989b5e279b186733aaf">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:gaf679477396c42989b5e279b186733aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ffee06f3dad930b9658cc052fbd0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga27ffee06f3dad930b9658cc052fbd0af">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:ga27ffee06f3dad930b9658cc052fbd0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b71085ed6c52f87f9f8d357fd068ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga02b71085ed6c52f87f9f8d357fd068ba">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga02b71085ed6c52f87f9f8d357fd068ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5607d3157425e302c233a5f318d40bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga5607d3157425e302c233a5f318d40bcb">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:ga5607d3157425e302c233a5f318d40bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb670194d2648da1753ca959fd63c840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gafb670194d2648da1753ca959fd63c840">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:gafb670194d2648da1753ca959fd63c840"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : IO and DQS Reset - regrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp982b3844f62f0622fc2797abc832e8f7"></a><a class="anchor" id="ALT_SYSMGR_FRZCTL_HIOCTL_REGRST"></a></p>
<p>Controls IO and DQS reset.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga9a5c1458446f03f49ff2b30e8cab75d7">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_E_DIS</a> </td><td align="left">0x0 </td><td align="left">No reset. </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaa4f303eee45a7a4ae76049b509b064b0">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_E_EN</a> </td><td align="left">0x1 </td><td align="left">Resets all IO registers and DQS registers. </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9a5c1458446f03f49ff2b30e8cab75d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga9a5c1458446f03f49ff2b30e8cab75d7">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_E_DIS</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9a5c1458446f03f49ff2b30e8cab75d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f303eee45a7a4ae76049b509b064b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaa4f303eee45a7a4ae76049b509b064b0">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_E_EN</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaa4f303eee45a7a4ae76049b509b064b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef057b4958afe35b394dd443e080e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga8ef057b4958afe35b394dd443e080e0c">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga8ef057b4958afe35b394dd443e080e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae36cc0befe62da03bdbbe499208e490a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gae36cc0befe62da03bdbbe499208e490a">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gae36cc0befe62da03bdbbe499208e490a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b8167066d4b1ffd759bf9d554bff2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga23b8167066d4b1ffd759bf9d554bff2f">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga23b8167066d4b1ffd759bf9d554bff2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a156f0d741bb693dfb1b7ee0e3d13c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga8a156f0d741bb693dfb1b7ee0e3d13c3">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:ga8a156f0d741bb693dfb1b7ee0e3d13c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda6f16b4987883e96050006be4b583a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaeda6f16b4987883e96050006be4b583a">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:gaeda6f16b4987883e96050006be4b583a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7ec2f48bed0594ea1275f0944522ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaaa7ec2f48bed0594ea1275f0944522ea">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaaa7ec2f48bed0594ea1275f0944522ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc452f034021d1dd7be54b430f97b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga5bc452f034021d1dd7be54b430f97b7d">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:ga5bc452f034021d1dd7be54b430f97b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8956c350224c4784cb98484c23e0ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaaa8956c350224c4784cb98484c23e0ed">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:gaaa8956c350224c4784cb98484c23e0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : OCT Calibration and Configuration Enable - oct_cfgen_calstart </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9748cfc2ccaf443cae7c1e370dd98cc0"></a><a class="anchor" id="ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART"></a></p>
<p>Controls OCT calibration and OCT IO configuration enable.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga56eff24eba9d2c3b7b6d8dd876033db4">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_E_DIS</a> </td><td align="left">0x0 </td><td align="left">Disables IO configuration (forced to a safe </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">value) in OCT calibration block. </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga3b1474c8caefe32fb81a98aeb6787050">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_E_EN</a> </td><td align="left">0x1 </td><td align="left">Starts OCT calibration state machine and enables </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">IO configuration in OCT calibration block. </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga56eff24eba9d2c3b7b6d8dd876033db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga56eff24eba9d2c3b7b6d8dd876033db4">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_E_DIS</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga56eff24eba9d2c3b7b6d8dd876033db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1474c8caefe32fb81a98aeb6787050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga3b1474c8caefe32fb81a98aeb6787050">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_E_EN</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga3b1474c8caefe32fb81a98aeb6787050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2a19584d6de25f97e8daee1aa0b6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga9b2a19584d6de25f97e8daee1aa0b6ea">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga9b2a19584d6de25f97e8daee1aa0b6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9cd06df0b46bab3ce2544945197d239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaf9cd06df0b46bab3ce2544945197d239">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaf9cd06df0b46bab3ce2544945197d239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ec542cbbc5e181aefbe57f919f2e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga57ec542cbbc5e181aefbe57f919f2e74">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga57ec542cbbc5e181aefbe57f919f2e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad44bc6e7cafe2cd75e6ccd038a57d9a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gad44bc6e7cafe2cd75e6ccd038a57d9a6">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:gad44bc6e7cafe2cd75e6ccd038a57d9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe15e9582b98e85cfd226e997c2848d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gaafe15e9582b98e85cfd226e997c2848d">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:gaafe15e9582b98e85cfd226e997c2848d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04645c5364c4040a818ce06bf885971f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga04645c5364c4040a818ce06bf885971f">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga04645c5364c4040a818ce06bf885971f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636549193ffbdd2fbf0015e3f657848a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga636549193ffbdd2fbf0015e3f657848a">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:ga636549193ffbdd2fbf0015e3f657848a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98c00fe7c5e0a1cb03366fd1ba39730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gab98c00fe7c5e0a1cb03366fd1ba39730">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:gab98c00fe7c5e0a1cb03366fd1ba39730"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#struct_a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l__s">ALT_SYSMGR_FRZCTL_HIOCTL_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga183275754df9975948e8ee3ff6da436c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ga183275754df9975948e8ee3ff6da436c">ALT_SYSMGR_FRZCTL_HIOCTL_OFST</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga183275754df9975948e8ee3ff6da436c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gadcc4b777ffb207571220cd2df7463bc6"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#struct_a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l__s">ALT_SYSMGR_FRZCTL_HIOCTL_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gadcc4b777ffb207571220cd2df7463bc6">ALT_SYSMGR_FRZCTL_HIOCTL_t</a></td></tr>
<tr class="separator:gadcc4b777ffb207571220cd2df7463bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l__s" id="struct_a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SYSMGR_FRZCTL_HIOCTL_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html">ALT_SYSMGR_FRZCTL_HIOCTL</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aee9e6cddb627ff931eedfbf708c030f6"></a>uint32_t</td>
<td class="fieldname">
cfg: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_CFG">IO Configuration</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aad8fa1c301625d807489f07a6baf9613"></a>uint32_t</td>
<td class="fieldname">
bushold: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD">IO Bus Hold</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac8b16d2433a2f910c3d57c2bfe884917"></a>uint32_t</td>
<td class="fieldname">
tristate: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE">IO Tri-State</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa3709aac98bde3ead86e045b42853bbd"></a>uint32_t</td>
<td class="fieldname">
wkpullup: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP">IO Weak Pullup</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4f4fcb63dcc2bd8a06f13fe542364b5f"></a>uint32_t</td>
<td class="fieldname">
slew: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_SLEW">IO Slew-rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a75dd35f8e1697a46d4cb05e03ac4d3ad"></a>uint32_t</td>
<td class="fieldname">
dllrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST">DLL Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa7d2faff8aadcfe089f11951c2f5b7d1"></a>uint32_t</td>
<td class="fieldname">
octrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST">OCT Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac4c8bd41d9ce2375ea3623e6f26a28fb"></a>uint32_t</td>
<td class="fieldname">
regrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_REGRST">IO and DQS Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa6de046d98a35226676168999b5ffb6e"></a>uint32_t</td>
<td class="fieldname">
oct_cfgen_calstart: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART">OCT Calibration and Configuration Enable</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a20294e4b6e22667f636f80294d324242"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 23</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gabf69fba0bde63c54143d8b6a7019f537"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_CFG_E_DIS&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_CFG">ALT_SYSMGR_FRZCTL_HIOCTL_CFG</a></p>
<p>Disable IO configuration (forced to a safe value). </p>

</div>
</div>
<a class="anchor" id="ga8732ca091106f407f060d169dbd5abd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_CFG_E_CFG&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_CFG">ALT_SYSMGR_FRZCTL_HIOCTL_CFG</a></p>
<p>Enables IO configuration as previously configured by software using the Scan Manager. </p>

</div>
</div>
<a class="anchor" id="gaa34a3116887a3af885475fd5beacb8dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_CFG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_CFG">ALT_SYSMGR_FRZCTL_HIOCTL_CFG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaba02448627ef021d1878347410332f44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_CFG_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_CFG">ALT_SYSMGR_FRZCTL_HIOCTL_CFG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga926c80e4ebfdc0fea266a0e63a23602b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_CFG_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_CFG">ALT_SYSMGR_FRZCTL_HIOCTL_CFG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaab5e5238812764a669b53e95fc2fd8ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_CFG_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_CFG">ALT_SYSMGR_FRZCTL_HIOCTL_CFG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafdc748d04ec79c55597be492be4e4fc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_CFG_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_CFG">ALT_SYSMGR_FRZCTL_HIOCTL_CFG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafeba78dd771f5e005467620f2227bdca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_CFG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_CFG">ALT_SYSMGR_FRZCTL_HIOCTL_CFG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2db89ffd41891a1171bce316da518388"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_CFG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_CFG">ALT_SYSMGR_FRZCTL_HIOCTL_CFG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga28d3cce91650edd54f2011e29ae14ae8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_CFG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_CFG">ALT_SYSMGR_FRZCTL_HIOCTL_CFG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga85950d3a619b94686e0f4089bbade547"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_E_DIS&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD</a></p>
<p>Disable bus hold circuit. </p>

</div>
</div>
<a class="anchor" id="gaea368e216b4285976ef3d2b82ba71d76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_E_CFG&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD</a></p>
<p>Bus hold circuit controlled by IO configuration. </p>

</div>
</div>
<a class="anchor" id="gaa2b2353f5c245f5c514a4f606e95226c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3f873f4b6d9faadd3d194a753145d3c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7e1d861428b070479b45c12aea3d1011"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga72f2ecd8b7a5a879ec3d32976b1d7262"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga43fb9a0c96f3643331b21e210f920a48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9f7f7b982764f1d8320819b10f4c8637"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga889df09d4300e0e5bed26eaa98db3421"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2c167335f8bd9706df82c144343290d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD">ALT_SYSMGR_FRZCTL_HIOCTL_BUSHOLD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaff89ec72dc0cbe71e89c3d2c784c339c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_E_EN&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE</a></p>
<p>IO tri-state enabled. </p>

</div>
</div>
<a class="anchor" id="ga9c74b5cd02f0f2b8f44e77bfbc6baaba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_E_CFG&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE</a></p>
<p>IO tri-state controlled by IO configuration. </p>

</div>
</div>
<a class="anchor" id="ga027c0443035627834520b850116c366f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac68592b72766bba05a730b5d8ef488a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga56cd964593fb471688206aaff5191b46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa4011e29d545a6f3adf73d213fd3f8ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadac64b5bb944897514c144d7c5038c17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1d9cf4c2f85ed51c14ad3c0e14fcf4a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae62efb6c50322e57d1170a106cfa0e87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6b734e12e143674f3a03700453635dfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE">ALT_SYSMGR_FRZCTL_HIOCTL_TRISTATE</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga57e68667e8dd63ee2c6d527313dc3189"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_E_EN&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP</a></p>
<p>Weak pullup resistor enabled. </p>

</div>
</div>
<a class="anchor" id="gab41d55c0249c35f5f82e4038fee95abe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_E_CFG&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP</a></p>
<p>Weak pullup resistor enable controlled by IO configuration. </p>

</div>
</div>
<a class="anchor" id="ga7af1ebac19824df357c064cb8baa56d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaddfb47d09df86c68891fad93eb6befb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga891928824d0fcd8a4299d9f79916df53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga04725afb93e11c74a9af0ceb97d6530a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga97905d71b6c9855ce8fb2c217a994a7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae5bd23e854b5407ecbf494e7317a5ac5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab60ef2a15039a1d883015d8f1904da03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad88b6910ece69438df7109978753440c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP">ALT_SYSMGR_FRZCTL_HIOCTL_WKPULLUP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac2aea925e9af1a401fa87a55a3490faf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_E_SLOW&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_SLEW">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW</a></p>
<p>Slew-rate forced to slow. </p>

</div>
</div>
<a class="anchor" id="ga66d0e13662e0b2e6dbf4bf622ea30bba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_E_CFG&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_SLEW">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW</a></p>
<p>Slew-rate controlled by IO configuration. </p>

</div>
</div>
<a class="anchor" id="gaf1bf80987c9b2c647585764ba6c7a376"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_SLEW">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae7276acc60f39067a93eb176d5ee025a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_SLEW">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9ec4db1e4a5a0198be8c7ab279dceb62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_SLEW">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga272ae8a1c2d8b8a893cd27b97ec0c557"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_SLEW">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1b4ebe7a1ddd9d3fe3f1c4c1597e2c32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_SLEW">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae79f4374e59ce0168303c771c6e0334c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_SLEW">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga630a0e1ed9af7276dde9f0adba5b6f46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_SLEW">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6e88857e2060cd792cc1912430092da5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_SLEW_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_SLEW">ALT_SYSMGR_FRZCTL_HIOCTL_SLEW</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae5a53e9159c47ba936d70d6e016e2f28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_E_DIS&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST</a></p>
<p>No reset or clock gating. </p>

</div>
</div>
<a class="anchor" id="ga5f85ebc92b3c575d113a2a153c3298ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_E_EN&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST</a></p>
<p>Resets registers in the DLL and gates off DLL clock. </p>

</div>
</div>
<a class="anchor" id="ga8d9d4504f80eab2dda103079c84495de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa921037ef1629a3c43a4787072f7f0b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae81b77e62630e3297896bace72651ee9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab28bb61becd09313a167788bb9f6761e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadc207891a0cb0f5956fcf214cc767a8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga20e30f2f63eaf4c80187437feb01e202"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1bab2198b0eb6f147226b207a804c132"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga95bb0099688a1e13af345c5955547832"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST">ALT_SYSMGR_FRZCTL_HIOCTL_DLLRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8c41c04e364f4b58a26aa706ae1abd7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_E_DIS&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST</a></p>
<p>No reset. </p>

</div>
</div>
<a class="anchor" id="ga3e4d715f738dbc936a630704463bd66d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_E_EN&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST</a></p>
<p>Resets registers in the OCT. </p>

</div>
</div>
<a class="anchor" id="gaf2770f6cd9fa8ed1679f71d756be0dfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga007ce560ade80f408457ad68f7d059fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1ab40044e600800175af48f4d64b952b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf679477396c42989b5e279b186733aaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga27ffee06f3dad930b9658cc052fbd0af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga02b71085ed6c52f87f9f8d357fd068ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5607d3157425e302c233a5f318d40bcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafb670194d2648da1753ca959fd63c840"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST">ALT_SYSMGR_FRZCTL_HIOCTL_OCTRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9a5c1458446f03f49ff2b30e8cab75d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_E_DIS&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_REGRST">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST</a></p>
<p>No reset. </p>

</div>
</div>
<a class="anchor" id="gaa4f303eee45a7a4ae76049b509b064b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_E_EN&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_REGRST">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST</a></p>
<p>Resets all IO registers and DQS registers. </p>

</div>
</div>
<a class="anchor" id="ga8ef057b4958afe35b394dd443e080e0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_REGRST">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae36cc0befe62da03bdbbe499208e490a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_REGRST">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga23b8167066d4b1ffd759bf9d554bff2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_REGRST">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8a156f0d741bb693dfb1b7ee0e3d13c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_REGRST">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaeda6f16b4987883e96050006be4b583a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_REGRST">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaaa7ec2f48bed0594ea1275f0944522ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_REGRST">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5bc452f034021d1dd7be54b430f97b7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_REGRST">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaaa8956c350224c4784cb98484c23e0ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_REGRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_REGRST">ALT_SYSMGR_FRZCTL_HIOCTL_REGRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga56eff24eba9d2c3b7b6d8dd876033db4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_E_DIS&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART</a></p>
<p>Disables IO configuration (forced to a safe value) in OCT calibration block. </p>

</div>
</div>
<a class="anchor" id="ga3b1474c8caefe32fb81a98aeb6787050"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_E_EN&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART</a></p>
<p>Starts OCT calibration state machine and enables IO configuration in OCT calibration block. </p>

</div>
</div>
<a class="anchor" id="ga9b2a19584d6de25f97e8daee1aa0b6ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf9cd06df0b46bab3ce2544945197d239"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga57ec542cbbc5e181aefbe57f919f2e74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad44bc6e7cafe2cd75e6ccd038a57d9a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaafe15e9582b98e85cfd226e997c2848d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga04645c5364c4040a818ce06bf885971f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga636549193ffbdd2fbf0015e3f657848a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab98c00fe7c5e0a1cb03366fd1ba39730"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART">ALT_SYSMGR_FRZCTL_HIOCTL_OCT_CFGEN_CALSTART</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga183275754df9975948e8ee3ff6da436c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SYSMGR_FRZCTL_HIOCTL_OFST&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html">ALT_SYSMGR_FRZCTL_HIOCTL</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gadcc4b777ffb207571220cd2df7463bc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#struct_a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l__s">ALT_SYSMGR_FRZCTL_HIOCTL_s</a> <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html#gadcc4b777ffb207571220cd2df7463bc6">ALT_SYSMGR_FRZCTL_HIOCTL_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_y_s_m_g_r___f_r_z_c_t_l___h_i_o_c_t_l.html">ALT_SYSMGR_FRZCTL_HIOCTL</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:05 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
