Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Sat Nov 30 19:46:07 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt squat_hero_test_1.twr squat_hero_test_1.udb -gui -msgset C:/Users/KetHollingsworth/Desktop/Repositories/Microps/Squat-Hero/FPGA/squat_hero/promote.xml

-----------------------------------------
Design:          vga
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 
create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 43.0678%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE  |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{vgaCont/vcnt_26__i0/SR   vgaCont/vcnt_26__i1/SR}                           
                                        |           No arrival time
vgaCont/hcnt_27__i4/SR                  |           No arrival time
{vgaCont/hcnt_27__i0/SR   vgaCont/hcnt_27__i3/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_27__i8/SR   vgaCont/hcnt_27__i9/SR}                           
                                        |           No arrival time
vgaCont/vcnt_26__i9/SR                  |           No arrival time
{vgaCont/vcnt_26__i8/SR   vgaCont/vcnt_26__i6/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_27__i5/SR   vgaCont/hcnt_27__i2/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_26__i5/SR   vgaCont/vcnt_26__i4/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_26__i3/SR   vgaCont/vcnt_26__i2/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_27__i7/SR   vgaCont/hcnt_27__i6/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        12
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
frame_switch                            |                     input
reset                                   |                     input
clk                                     |                     input
blank_b                                 |                    output
vsync                                   |                    output
b[0]                                    |                    output
b[1]                                    |                    output
b[2]                                    |                    output
b[3]                                    |                    output
hsync                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "vgaclk_c"
=======================
create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |             Target |          39.801 ns |         25.125 MHz 
                                        | Actual (all paths) |          13.045 ns |         76.658 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From int_osc                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock int_osc              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{vgaCont/vcnt_26__i0/SP   vgaCont/vcnt_26__i1/SP}              
                                         |   26.756 ns 
vgaCont/vcnt_26__i9/D                    |   27.869 ns 
vgaCont/hcnt_27__i7/D                    |   27.972 ns 
vgaCont/hcnt_27__i8/D                    |   27.972 ns 
vgaCont/hcnt_27__i6/D                    |   28.025 ns 
vgaCont/hcnt_27__i9/D                    |   28.025 ns 
vgaCont/hcnt_27__i5/D                    |   28.064 ns 
vgaCont/vcnt_26__i0/D                    |   28.065 ns 
vgaCont/hcnt_27__i1/D                    |   28.117 ns 
vgaCont/hcnt_27__i2/D                    |   28.117 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/hcnt_27__i1/Q  (SLICE_R17C26A)
Path End         : {vgaCont/vcnt_26__i0/SP   vgaCont/vcnt_26__i1/SP}  (SLICE_R18C27A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 82.7% (route), 17.3% (logic)
Clock Skew       : 0.344 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 26.755 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                  9.191  13      
vgaCont/hcnt_27__i1/CK                                       CLOCK PIN           0.000                  9.191  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_27__i1/CK->vgaCont/hcnt_27__i1/Q
                                          SLICE_R17C26A      CLK_TO_Q1_DELAY     1.388                 10.579  5       
vgaCont/x[1]_2                                               NET DELAY           2.617                 13.196  5       
vgaCont/i1_2_lut_3_lut_adj_39/C->vgaCont/i1_2_lut_3_lut_adj_39/Z
                                          SLICE_R17C24A      C0_TO_F0_DELAY      0.449                 13.645  2       
vgaCont/n84                                                  NET DELAY           2.485                 16.130  2       
vgaCont/i1292_4_lut/D->vgaCont/i1292_4_lut/Z
                                          SLICE_R16C24B      B0_TO_F0_DELAY      0.449                 16.579  16      
vgaCont/n939                                                 NET DELAY           5.803                 22.382  16      
{vgaCont/vcnt_26__i0/SP   vgaCont/vcnt_26__i1/SP}
                                                             ENDPOINT            0.000                 22.382  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           4.032                 49.335  13      
{vgaCont/vcnt_26__i0/CK   vgaCont/vcnt_26__i1/CK}
                                                             CLOCK PIN           0.000                 49.335  1       
                                                             Uncertainty      -(0.000)                 49.335  
                                                             Setup time       -(0.198)                 49.137  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          49.137  
Arrival Time                                                                                        -(22.381)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.755  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_26__i3/Q  (SLICE_R19C27D)
Path End         : vgaCont/vcnt_26__i9/D  (SLICE_R18C25D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 9
Delay Ratio      : 64.0% (route), 36.0% (logic)
Clock Skew       : -0.502 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.868 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY               5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                             0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                             0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY               4.626                 10.129  13      
{vgaCont/vcnt_26__i3/CK   vgaCont/vcnt_26__i2/CK}
                                                             CLOCK PIN               0.000                 10.129  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
vgaCont/vcnt_26__i3/CK->vgaCont/vcnt_26__i3/Q
                                          SLICE_R19C27D      CLK_TO_Q0_DELAY         1.388                 11.517  8       
vgaCont/y[3]                                                 NET DELAY               3.212                 14.729  8       
vgaCont/vcnt_26_add_4_5/C0->vgaCont/vcnt_26_add_4_5/CO0
                                          SLICE_R19C26C      C0_TO_COUT0_DELAY       0.343                 15.072  2       
vgaCont/n1606                                                NET DELAY               0.000                 15.072  2       
vgaCont/vcnt_26_add_4_5/CI1->vgaCont/vcnt_26_add_4_5/CO1
                                          SLICE_R19C26C      CIN1_TO_COUT1_DELAY     0.277                 15.349  2       
vgaCont/n1069                                                NET DELAY               0.000                 15.349  2       
vgaCont/vcnt_26_add_4_7/CI0->vgaCont/vcnt_26_add_4_7/CO0
                                          SLICE_R19C26D      CIN0_TO_COUT0_DELAY     0.277                 15.626  2       
vgaCont/n1609                                                NET DELAY               0.000                 15.626  2       
vgaCont/vcnt_26_add_4_7/CI1->vgaCont/vcnt_26_add_4_7/CO1
                                          SLICE_R19C26D      CIN1_TO_COUT1_DELAY     0.277                 15.903  2       
vgaCont/n1071                                                NET DELAY               0.555                 16.458  2       
vgaCont/vcnt_26_add_4_9/CI0->vgaCont/vcnt_26_add_4_9/CO0
                                          SLICE_R19C27A      CIN0_TO_COUT0_DELAY     0.277                 16.735  2       
vgaCont/n1612                                                NET DELAY               0.000                 16.735  2       
vgaCont/vcnt_26_add_4_9/CI1->vgaCont/vcnt_26_add_4_9/CO1
                                          SLICE_R19C27A      CIN1_TO_COUT1_DELAY     0.277                 17.012  2       
vgaCont/n1073                                                NET DELAY               0.661                 17.673  2       
vgaCont/vcnt_26_add_4_11/D0->vgaCont/vcnt_26_add_4_11/S0
                                          SLICE_R19C27B      D0_TO_F0_DELAY          0.449                 18.122  1       
vgaCont/n35[9]                                               NET DELAY               2.763                 20.885  1       
vgaCont/i1_2_lut_adj_28/B->vgaCont/i1_2_lut_adj_28/Z
                                          SLICE_R18C25D      D0_TO_F0_DELAY          0.476                 21.361  1       
vgaCont/n46[9]                                               NET DELAY               0.000                 21.361  1       
vgaCont/vcnt_26__i9/D                                        ENDPOINT                0.000                 21.361  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY               5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                             0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                             0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY               4.124                 49.427  13      
vgaCont/vcnt_26__i9/CK                                       CLOCK PIN               0.000                 49.427  1       
                                                             Uncertainty          -(0.000)                 49.427  
                                                             Setup time           -(0.198)                 49.229  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              49.229  
Arrival Time                                                                                            -(21.360)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       27.868  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i1/Q  (SLICE_R17C26A)
Path End         : vgaCont/hcnt_27__i7/D  (SLICE_R16C26D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.423 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.971 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                  9.191  13      
vgaCont/hcnt_27__i1/CK                                       CLOCK PIN           0.000                  9.191  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_27__i1/CK->vgaCont/hcnt_27__i1/Q
                                          SLICE_R17C26A      CLK_TO_Q1_DELAY     1.388                 10.579  5       
vgaCont/x[1]_2                                               NET DELAY           2.617                 13.196  5       
vgaCont/i1_2_lut_3_lut_adj_39/C->vgaCont/i1_2_lut_3_lut_adj_39/Z
                                          SLICE_R17C24A      C0_TO_F0_DELAY      0.449                 13.645  2       
vgaCont/n84                                                  NET DELAY           2.485                 16.130  2       
vgaCont/i1292_4_lut/D->vgaCont/i1292_4_lut/Z
                                          SLICE_R16C24B      B0_TO_F0_DELAY      0.449                 16.579  16      
vgaCont/n939                                                 NET DELAY           4.190                 20.769  16      
vgaCont/i1_2_lut_adj_23/A->vgaCont/i1_2_lut_adj_23/Z
                                          SLICE_R16C26D      B0_TO_F0_DELAY      0.476                 21.245  1       
vgaCont/x_9__N_1[7]                                          NET DELAY           0.000                 21.245  1       
vgaCont/hcnt_27__i7/D                                        ENDPOINT            0.000                 21.245  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           4.111                 49.414  13      
{vgaCont/hcnt_27__i7/CK   vgaCont/hcnt_27__i6/CK}
                                                             CLOCK PIN           0.000                 49.414  1       
                                                             Uncertainty      -(0.000)                 49.414  
                                                             Setup time       -(0.198)                 49.216  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          49.216  
Arrival Time                                                                                        -(21.244)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.971  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i1/Q  (SLICE_R17C26A)
Path End         : vgaCont/hcnt_27__i8/D  (SLICE_R16C26C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.423 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.971 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                  9.191  13      
vgaCont/hcnt_27__i1/CK                                       CLOCK PIN           0.000                  9.191  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_27__i1/CK->vgaCont/hcnt_27__i1/Q
                                          SLICE_R17C26A      CLK_TO_Q1_DELAY     1.388                 10.579  5       
vgaCont/x[1]_2                                               NET DELAY           2.617                 13.196  5       
vgaCont/i1_2_lut_3_lut_adj_39/C->vgaCont/i1_2_lut_3_lut_adj_39/Z
                                          SLICE_R17C24A      C0_TO_F0_DELAY      0.449                 13.645  2       
vgaCont/n84                                                  NET DELAY           2.485                 16.130  2       
vgaCont/i1292_4_lut/D->vgaCont/i1292_4_lut/Z
                                          SLICE_R16C24B      B0_TO_F0_DELAY      0.449                 16.579  16      
vgaCont/n939                                                 NET DELAY           4.190                 20.769  16      
vgaCont/i1_2_lut_adj_31/A->vgaCont/i1_2_lut_adj_31/Z
                                          SLICE_R16C26C      B0_TO_F0_DELAY      0.476                 21.245  1       
vgaCont/x_9__N_1[8]                                          NET DELAY           0.000                 21.245  1       
vgaCont/hcnt_27__i8/D                                        ENDPOINT            0.000                 21.245  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           4.111                 49.414  13      
{vgaCont/hcnt_27__i8/CK   vgaCont/hcnt_27__i9/CK}
                                                             CLOCK PIN           0.000                 49.414  1       
                                                             Uncertainty      -(0.000)                 49.414  
                                                             Setup time       -(0.198)                 49.216  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          49.216  
Arrival Time                                                                                        -(21.244)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.971  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i1/Q  (SLICE_R17C26A)
Path End         : vgaCont/hcnt_27__i6/D  (SLICE_R16C26D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 77.0% (route), 23.0% (logic)
Clock Skew       : 0.423 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.024 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                  9.191  13      
vgaCont/hcnt_27__i1/CK                                       CLOCK PIN           0.000                  9.191  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_27__i1/CK->vgaCont/hcnt_27__i1/Q
                                          SLICE_R17C26A      CLK_TO_Q1_DELAY     1.388                 10.579  5       
vgaCont/x[1]_2                                               NET DELAY           2.617                 13.196  5       
vgaCont/i1_2_lut_3_lut_adj_39/C->vgaCont/i1_2_lut_3_lut_adj_39/Z
                                          SLICE_R17C24A      C0_TO_F0_DELAY      0.449                 13.645  2       
vgaCont/n84                                                  NET DELAY           2.485                 16.130  2       
vgaCont/i1292_4_lut/D->vgaCont/i1292_4_lut/Z
                                          SLICE_R16C24B      B0_TO_F0_DELAY      0.449                 16.579  16      
vgaCont/n939                                                 NET DELAY           4.137                 20.716  16      
vgaCont/i1_2_lut_adj_9/A->vgaCont/i1_2_lut_adj_9/Z
                                          SLICE_R16C26D      C1_TO_F1_DELAY      0.476                 21.192  1       
vgaCont/x_9__N_1[6]                                          NET DELAY           0.000                 21.192  1       
vgaCont/hcnt_27__i6/D                                        ENDPOINT            0.000                 21.192  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           4.111                 49.414  13      
{vgaCont/hcnt_27__i7/CK   vgaCont/hcnt_27__i6/CK}
                                                             CLOCK PIN           0.000                 49.414  1       
                                                             Uncertainty      -(0.000)                 49.414  
                                                             Setup time       -(0.198)                 49.216  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          49.216  
Arrival Time                                                                                        -(21.191)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.024  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i1/Q  (SLICE_R17C26A)
Path End         : vgaCont/hcnt_27__i9/D  (SLICE_R16C26C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 77.0% (route), 23.0% (logic)
Clock Skew       : 0.423 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.024 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                  9.191  13      
vgaCont/hcnt_27__i1/CK                                       CLOCK PIN           0.000                  9.191  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_27__i1/CK->vgaCont/hcnt_27__i1/Q
                                          SLICE_R17C26A      CLK_TO_Q1_DELAY     1.388                 10.579  5       
vgaCont/x[1]_2                                               NET DELAY           2.617                 13.196  5       
vgaCont/i1_2_lut_3_lut_adj_39/C->vgaCont/i1_2_lut_3_lut_adj_39/Z
                                          SLICE_R17C24A      C0_TO_F0_DELAY      0.449                 13.645  2       
vgaCont/n84                                                  NET DELAY           2.485                 16.130  2       
vgaCont/i1292_4_lut/D->vgaCont/i1292_4_lut/Z
                                          SLICE_R16C24B      B0_TO_F0_DELAY      0.449                 16.579  16      
vgaCont/n939                                                 NET DELAY           4.137                 20.716  16      
vgaCont/i1_2_lut_adj_25/A->vgaCont/i1_2_lut_adj_25/Z
                                          SLICE_R16C26C      C1_TO_F1_DELAY      0.476                 21.192  1       
vgaCont/x_9__N_1[9]                                          NET DELAY           0.000                 21.192  1       
vgaCont/hcnt_27__i9/D                                        ENDPOINT            0.000                 21.192  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           4.111                 49.414  13      
{vgaCont/hcnt_27__i8/CK   vgaCont/hcnt_27__i9/CK}
                                                             CLOCK PIN           0.000                 49.414  1       
                                                             Uncertainty      -(0.000)                 49.414  
                                                             Setup time       -(0.198)                 49.216  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          49.216  
Arrival Time                                                                                        -(21.191)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.024  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i1/Q  (SLICE_R17C26A)
Path End         : vgaCont/hcnt_27__i5/D  (SLICE_R17C26B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.063 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                  9.191  13      
vgaCont/hcnt_27__i1/CK                                       CLOCK PIN           0.000                  9.191  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_27__i1/CK->vgaCont/hcnt_27__i1/Q
                                          SLICE_R17C26A      CLK_TO_Q1_DELAY     1.388                 10.579  5       
vgaCont/x[1]_2                                               NET DELAY           2.617                 13.196  5       
vgaCont/i1_2_lut_3_lut_adj_39/C->vgaCont/i1_2_lut_3_lut_adj_39/Z
                                          SLICE_R17C24A      C0_TO_F0_DELAY      0.449                 13.645  2       
vgaCont/n84                                                  NET DELAY           2.485                 16.130  2       
vgaCont/i1292_4_lut/D->vgaCont/i1292_4_lut/Z
                                          SLICE_R16C24B      B0_TO_F0_DELAY      0.449                 16.579  16      
vgaCont/n939                                                 NET DELAY           3.675                 20.254  16      
vgaCont/i1_2_lut_adj_37/A->vgaCont/i1_2_lut_adj_37/Z
                                          SLICE_R17C26B      B0_TO_F0_DELAY      0.476                 20.730  1       
vgaCont/x_9__N_1[5]                                          NET DELAY           0.000                 20.730  1       
vgaCont/hcnt_27__i5/D                                        ENDPOINT            0.000                 20.730  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                 48.991  13      
{vgaCont/hcnt_27__i5/CK   vgaCont/hcnt_27__i2/CK}
                                                             CLOCK PIN           0.000                 48.991  1       
                                                             Uncertainty      -(0.000)                 48.991  
                                                             Setup time       -(0.198)                 48.793  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          48.793  
Arrival Time                                                                                        -(20.729)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.063  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_26__i3/Q  (SLICE_R19C27D)
Path End         : vgaCont/vcnt_26__i0/D  (SLICE_R18C27A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : -0.594 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.064 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           4.626                 10.129  13      
{vgaCont/vcnt_26__i3/CK   vgaCont/vcnt_26__i2/CK}
                                                             CLOCK PIN           0.000                 10.129  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_26__i3/CK->vgaCont/vcnt_26__i3/Q
                                          SLICE_R19C27D      CLK_TO_Q0_DELAY     1.388                 11.517  8       
vgaCont/y[3]                                                 NET DELAY           3.463                 14.980  8       
vgaCont/i1205_2_lut/A->vgaCont/i1205_2_lut/Z
                                          SLICE_R18C26D      D0_TO_F0_DELAY      0.449                 15.429  1       
vgaCont/n1327                                                NET DELAY           2.168                 17.597  1       
vgaCont/i7_4_lut/A->vgaCont/i7_4_lut/Z    SLICE_R18C26C      D1_TO_F1_DELAY      0.449                 18.046  10      
vgaCont/n375                                                 NET DELAY           2.551                 20.597  10      
vgaCont/i1_2_lut_adj_7/A->vgaCont/i1_2_lut_adj_7/Z
                                          SLICE_R18C27A      A0_TO_F0_DELAY      0.476                 21.073  1       
vgaCont/n46[0]                                               NET DELAY           0.000                 21.073  1       
vgaCont/vcnt_26__i0/D                                        ENDPOINT            0.000                 21.073  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           4.032                 49.335  13      
{vgaCont/vcnt_26__i0/CK   vgaCont/vcnt_26__i1/CK}
                                                             CLOCK PIN           0.000                 49.335  1       
                                                             Uncertainty      -(0.000)                 49.335  
                                                             Setup time       -(0.198)                 49.137  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          49.137  
Arrival Time                                                                                        -(21.072)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.064  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i1/Q  (SLICE_R17C26A)
Path End         : vgaCont/hcnt_27__i1/D  (SLICE_R17C26A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.116 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                  9.191  13      
vgaCont/hcnt_27__i1/CK                                       CLOCK PIN           0.000                  9.191  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_27__i1/CK->vgaCont/hcnt_27__i1/Q
                                          SLICE_R17C26A      CLK_TO_Q1_DELAY     1.388                 10.579  5       
vgaCont/x[1]_2                                               NET DELAY           2.617                 13.196  5       
vgaCont/i1_2_lut_3_lut_adj_39/C->vgaCont/i1_2_lut_3_lut_adj_39/Z
                                          SLICE_R17C24A      C0_TO_F0_DELAY      0.449                 13.645  2       
vgaCont/n84                                                  NET DELAY           2.485                 16.130  2       
vgaCont/i1292_4_lut/D->vgaCont/i1292_4_lut/Z
                                          SLICE_R16C24B      B0_TO_F0_DELAY      0.449                 16.579  16      
vgaCont/n939                                                 NET DELAY           3.622                 20.201  16      
vgaCont/i1_2_lut_adj_24/A->vgaCont/i1_2_lut_adj_24/Z
                                          SLICE_R17C26A      C1_TO_F1_DELAY      0.476                 20.677  1       
vgaCont/x_9__N_1[1]                                          NET DELAY           0.000                 20.677  1       
vgaCont/hcnt_27__i1/D                                        ENDPOINT            0.000                 20.677  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                 48.991  13      
vgaCont/hcnt_27__i1/CK                                       CLOCK PIN           0.000                 48.991  1       
                                                             Uncertainty      -(0.000)                 48.991  
                                                             Setup time       -(0.198)                 48.793  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          48.793  
Arrival Time                                                                                        -(20.676)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.116  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i1/Q  (SLICE_R17C26A)
Path End         : vgaCont/hcnt_27__i2/D  (SLICE_R17C26B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.116 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                  9.191  13      
vgaCont/hcnt_27__i1/CK                                       CLOCK PIN           0.000                  9.191  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_27__i1/CK->vgaCont/hcnt_27__i1/Q
                                          SLICE_R17C26A      CLK_TO_Q1_DELAY     1.388                 10.579  5       
vgaCont/x[1]_2                                               NET DELAY           2.617                 13.196  5       
vgaCont/i1_2_lut_3_lut_adj_39/C->vgaCont/i1_2_lut_3_lut_adj_39/Z
                                          SLICE_R17C24A      C0_TO_F0_DELAY      0.449                 13.645  2       
vgaCont/n84                                                  NET DELAY           2.485                 16.130  2       
vgaCont/i1292_4_lut/D->vgaCont/i1292_4_lut/Z
                                          SLICE_R16C24B      B0_TO_F0_DELAY      0.449                 16.579  16      
vgaCont/n939                                                 NET DELAY           3.622                 20.201  16      
vgaCont/i1_2_lut_adj_26/A->vgaCont/i1_2_lut_adj_26/Z
                                          SLICE_R17C26B      C1_TO_F1_DELAY      0.476                 20.677  1       
vgaCont/x_9__N_1[2]                                          NET DELAY           0.000                 20.677  1       
vgaCont/hcnt_27__i2/D                                        ENDPOINT            0.000                 20.677  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                 48.991  13      
{vgaCont/hcnt_27__i5/CK   vgaCont/hcnt_27__i2/CK}
                                                             CLOCK PIN           0.000                 48.991  1       
                                                             Uncertainty      -(0.000)                 48.991  
                                                             Setup time       -(0.198)                 48.793  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          48.793  
Arrival Time                                                                                        -(20.676)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.116  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vgaCont/hcnt_27__i0/D                    |    3.068 ns 
vgaCont/hcnt_27__i6/D                    |    3.113 ns 
vgaCont/vcnt_26__i5/D                    |    3.113 ns 
vgaCont/vcnt_26__i4/D                    |    3.113 ns 
vgaCont/vcnt_26__i8/D                    |    3.113 ns 
vgaCont/vcnt_26__i6/D                    |    3.113 ns 
vgaCont/hcnt_27__i8/D                    |    3.113 ns 
vgaCont/hcnt_27__i9/D                    |    3.113 ns 
vgaCont/hcnt_27__i3/D                    |    3.113 ns 
vgaCont/hcnt_27__i4/D                    |    3.113 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/hcnt_27__i5/Q  (SLICE_R17C26B)
Path End         : vgaCont/hcnt_27__i0/D  (SLICE_R16C24C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 60.8% (route), 39.2% (logic)
Clock Skew       : 0.238 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.068 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.068                  5.220  13      
{vgaCont/hcnt_27__i5/CK   vgaCont/hcnt_27__i2/CK}
                                                             CLOCK PIN        0.000                  5.220  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_27__i5/CK->vgaCont/hcnt_27__i5/Q
                                          SLICE_R17C26B      CLK_TO_Q0_DELAY  0.779                  5.999  9       
vgaCont/x[5]_2                                               NET DELAY        1.075                  7.074  9       
vgaCont/i1292_4_lut/A->vgaCont/i1292_4_lut/Z
                                          SLICE_R16C24B      D0_TO_F0_DELAY   0.266                  7.340  16      
vgaCont/n939                                                 NET DELAY        0.934                  8.274  16      
vgaCont/i605_2_lut/B->vgaCont/i605_2_lut/Z
                                          SLICE_R16C24C      D0_TO_F0_DELAY   0.252                  8.526  1       
vgaCont/x_9__N_1[0]                                          NET DELAY        0.000                  8.526  1       
vgaCont/hcnt_27__i0/D                                        ENDPOINT         0.000                  8.526  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.306                  5.458  13      
{vgaCont/hcnt_27__i0/CK   vgaCont/hcnt_27__i3/CK}
                                                             CLOCK PIN        0.000                  5.458  1       
                                                             Uncertainty      0.000                  5.458  
                                                             Hold time        0.000                  5.458  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.458  
Arrival Time                                                                                         8.526  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.068  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i6/Q  (SLICE_R16C26D)
Path End         : vgaCont/hcnt_27__i6/D  (SLICE_R16C26D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.306                  5.458  13      
{vgaCont/hcnt_27__i7/CK   vgaCont/hcnt_27__i6/CK}
                                                             CLOCK PIN        0.000                  5.458  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_27__i6/CK->vgaCont/hcnt_27__i6/Q
                                          SLICE_R16C26D      CLK_TO_Q1_DELAY  0.779                  6.237  7       
vgaCont/x[6]_2                                               NET DELAY        0.882                  7.119  7       
vgaCont/hcnt_27_add_4_7/C1->vgaCont/hcnt_27_add_4_7/S1
                                          SLICE_R16C25D      C1_TO_F1_DELAY   0.266                  7.385  1       
vgaCont/n45[6]                                               NET DELAY        0.934                  8.319  1       
vgaCont/i1_2_lut_adj_9/B->vgaCont/i1_2_lut_adj_9/Z
                                          SLICE_R16C26D      D1_TO_F1_DELAY   0.252                  8.571  1       
vgaCont/x_9__N_1[6]                                          NET DELAY        0.000                  8.571  1       
vgaCont/hcnt_27__i6/D                                        ENDPOINT         0.000                  8.571  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.306                  5.458  13      
{vgaCont/hcnt_27__i7/CK   vgaCont/hcnt_27__i6/CK}
                                                             CLOCK PIN        0.000                  5.458  1       
                                                             Uncertainty      0.000                  5.458  
                                                             Hold time        0.000                  5.458  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.458  
Arrival Time                                                                                         8.571  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_26__i5/Q  (SLICE_R19C25D)
Path End         : vgaCont/vcnt_26__i5/D  (SLICE_R19C25D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.595                  5.747  13      
{vgaCont/vcnt_26__i5/CK   vgaCont/vcnt_26__i4/CK}
                                                             CLOCK PIN        0.000                  5.747  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_26__i5/CK->vgaCont/vcnt_26__i5/Q
                                          SLICE_R19C25D      CLK_TO_Q0_DELAY  0.779                  6.526  8       
vgaCont/y[5]                                                 NET DELAY        0.882                  7.408  8       
vgaCont/vcnt_26_add_4_7/C0->vgaCont/vcnt_26_add_4_7/S0
                                          SLICE_R19C26D      C0_TO_F0_DELAY   0.266                  7.674  1       
vgaCont/n35[5]                                               NET DELAY        0.934                  8.608  1       
vgaCont/i1_2_lut_adj_34/B->vgaCont/i1_2_lut_adj_34/Z
                                          SLICE_R19C25D      D0_TO_F0_DELAY   0.252                  8.860  1       
vgaCont/n46[5]                                               NET DELAY        0.000                  8.860  1       
vgaCont/vcnt_26__i5/D                                        ENDPOINT         0.000                  8.860  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.595                  5.747  13      
{vgaCont/vcnt_26__i5/CK   vgaCont/vcnt_26__i4/CK}
                                                             CLOCK PIN        0.000                  5.747  1       
                                                             Uncertainty      0.000                  5.747  
                                                             Hold time        0.000                  5.747  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.747  
Arrival Time                                                                                         8.860  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_26__i4/Q  (SLICE_R19C25D)
Path End         : vgaCont/vcnt_26__i4/D  (SLICE_R19C25D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.595                  5.747  13      
{vgaCont/vcnt_26__i5/CK   vgaCont/vcnt_26__i4/CK}
                                                             CLOCK PIN        0.000                  5.747  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_26__i4/CK->vgaCont/vcnt_26__i4/Q
                                          SLICE_R19C25D      CLK_TO_Q1_DELAY  0.779                  6.526  8       
vgaCont/y[4]                                                 NET DELAY        0.882                  7.408  8       
vgaCont/vcnt_26_add_4_5/C1->vgaCont/vcnt_26_add_4_5/S1
                                          SLICE_R19C26C      C1_TO_F1_DELAY   0.266                  7.674  1       
vgaCont/n35[4]                                               NET DELAY        0.934                  8.608  1       
vgaCont/i1_2_lut_adj_33/B->vgaCont/i1_2_lut_adj_33/Z
                                          SLICE_R19C25D      D1_TO_F1_DELAY   0.252                  8.860  1       
vgaCont/n46[4]                                               NET DELAY        0.000                  8.860  1       
vgaCont/vcnt_26__i4/D                                        ENDPOINT         0.000                  8.860  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.595                  5.747  13      
{vgaCont/vcnt_26__i5/CK   vgaCont/vcnt_26__i4/CK}
                                                             CLOCK PIN        0.000                  5.747  1       
                                                             Uncertainty      0.000                  5.747  
                                                             Hold time        0.000                  5.747  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.747  
Arrival Time                                                                                         8.860  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_26__i8/Q  (SLICE_R19C27C)
Path End         : vgaCont/vcnt_26__i8/D  (SLICE_R19C27C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.595                  5.747  13      
{vgaCont/vcnt_26__i8/CK   vgaCont/vcnt_26__i6/CK}
                                                             CLOCK PIN        0.000                  5.747  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_26__i8/CK->vgaCont/vcnt_26__i8/Q
                                          SLICE_R19C27C      CLK_TO_Q0_DELAY  0.779                  6.526  5       
vgaCont/y[8]                                                 NET DELAY        0.882                  7.408  5       
vgaCont/vcnt_26_add_4_9/C1->vgaCont/vcnt_26_add_4_9/S1
                                          SLICE_R19C27A      C1_TO_F1_DELAY   0.266                  7.674  1       
vgaCont/n35[8]                                               NET DELAY        0.934                  8.608  1       
vgaCont/i1_2_lut_adj_40/B->vgaCont/i1_2_lut_adj_40/Z
                                          SLICE_R19C27C      D0_TO_F0_DELAY   0.252                  8.860  1       
vgaCont/n46[8]                                               NET DELAY        0.000                  8.860  1       
vgaCont/vcnt_26__i8/D                                        ENDPOINT         0.000                  8.860  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.595                  5.747  13      
{vgaCont/vcnt_26__i8/CK   vgaCont/vcnt_26__i6/CK}
                                                             CLOCK PIN        0.000                  5.747  1       
                                                             Uncertainty      0.000                  5.747  
                                                             Hold time        0.000                  5.747  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.747  
Arrival Time                                                                                         8.860  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_26__i6/Q  (SLICE_R19C27C)
Path End         : vgaCont/vcnt_26__i6/D  (SLICE_R19C27C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.595                  5.747  13      
{vgaCont/vcnt_26__i8/CK   vgaCont/vcnt_26__i6/CK}
                                                             CLOCK PIN        0.000                  5.747  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_26__i6/CK->vgaCont/vcnt_26__i6/Q
                                          SLICE_R19C27C      CLK_TO_Q1_DELAY  0.779                  6.526  8       
vgaCont/y[6]                                                 NET DELAY        0.882                  7.408  8       
vgaCont/vcnt_26_add_4_7/C1->vgaCont/vcnt_26_add_4_7/S1
                                          SLICE_R19C26D      C1_TO_F1_DELAY   0.266                  7.674  1       
vgaCont/n35[6]                                               NET DELAY        0.934                  8.608  1       
vgaCont/i1_2_lut_adj_35/B->vgaCont/i1_2_lut_adj_35/Z
                                          SLICE_R19C27C      D1_TO_F1_DELAY   0.252                  8.860  1       
vgaCont/n46[6]                                               NET DELAY        0.000                  8.860  1       
vgaCont/vcnt_26__i6/D                                        ENDPOINT         0.000                  8.860  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.595                  5.747  13      
{vgaCont/vcnt_26__i8/CK   vgaCont/vcnt_26__i6/CK}
                                                             CLOCK PIN        0.000                  5.747  1       
                                                             Uncertainty      0.000                  5.747  
                                                             Hold time        0.000                  5.747  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.747  
Arrival Time                                                                                         8.860  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i8/Q  (SLICE_R16C26C)
Path End         : vgaCont/hcnt_27__i8/D  (SLICE_R16C26C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.306                  5.458  13      
{vgaCont/hcnt_27__i8/CK   vgaCont/hcnt_27__i9/CK}
                                                             CLOCK PIN        0.000                  5.458  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_27__i8/CK->vgaCont/hcnt_27__i8/Q
                                          SLICE_R16C26C      CLK_TO_Q0_DELAY  0.779                  6.237  11      
vgaCont/x[8]                                                 NET DELAY        0.882                  7.119  11      
vgaCont/hcnt_27_add_4_9/C1->vgaCont/hcnt_27_add_4_9/S1
                                          SLICE_R16C26A      C1_TO_F1_DELAY   0.266                  7.385  1       
vgaCont/n45[8]                                               NET DELAY        0.934                  8.319  1       
vgaCont/i1_2_lut_adj_31/B->vgaCont/i1_2_lut_adj_31/Z
                                          SLICE_R16C26C      D0_TO_F0_DELAY   0.252                  8.571  1       
vgaCont/x_9__N_1[8]                                          NET DELAY        0.000                  8.571  1       
vgaCont/hcnt_27__i8/D                                        ENDPOINT         0.000                  8.571  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.306                  5.458  13      
{vgaCont/hcnt_27__i8/CK   vgaCont/hcnt_27__i9/CK}
                                                             CLOCK PIN        0.000                  5.458  1       
                                                             Uncertainty      0.000                  5.458  
                                                             Hold time        0.000                  5.458  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.458  
Arrival Time                                                                                         8.571  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i9/Q  (SLICE_R16C26C)
Path End         : vgaCont/hcnt_27__i9/D  (SLICE_R16C26C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.306                  5.458  13      
{vgaCont/hcnt_27__i8/CK   vgaCont/hcnt_27__i9/CK}
                                                             CLOCK PIN        0.000                  5.458  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_27__i9/CK->vgaCont/hcnt_27__i9/Q
                                          SLICE_R16C26C      CLK_TO_Q1_DELAY  0.779                  6.237  8       
vgaCont/x[9]                                                 NET DELAY        0.882                  7.119  8       
vgaCont/hcnt_27_add_4_11/C0->vgaCont/hcnt_27_add_4_11/S0
                                          SLICE_R16C26B      C0_TO_F0_DELAY   0.266                  7.385  1       
vgaCont/n45[9]                                               NET DELAY        0.934                  8.319  1       
vgaCont/i1_2_lut_adj_25/B->vgaCont/i1_2_lut_adj_25/Z
                                          SLICE_R16C26C      D1_TO_F1_DELAY   0.252                  8.571  1       
vgaCont/x_9__N_1[9]                                          NET DELAY        0.000                  8.571  1       
vgaCont/hcnt_27__i9/D                                        ENDPOINT         0.000                  8.571  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.306                  5.458  13      
{vgaCont/hcnt_27__i8/CK   vgaCont/hcnt_27__i9/CK}
                                                             CLOCK PIN        0.000                  5.458  1       
                                                             Uncertainty      0.000                  5.458  
                                                             Hold time        0.000                  5.458  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.458  
Arrival Time                                                                                         8.571  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i3/Q  (SLICE_R16C24C)
Path End         : vgaCont/hcnt_27__i3/D  (SLICE_R16C24C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.306                  5.458  13      
{vgaCont/hcnt_27__i0/CK   vgaCont/hcnt_27__i3/CK}
                                                             CLOCK PIN        0.000                  5.458  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_27__i3/CK->vgaCont/hcnt_27__i3/Q
                                          SLICE_R16C24C      CLK_TO_Q1_DELAY  0.779                  6.237  8       
vgaCont/x[3]_2                                               NET DELAY        0.882                  7.119  8       
vgaCont/hcnt_27_add_4_5/C0->vgaCont/hcnt_27_add_4_5/S0
                                          SLICE_R16C25C      C0_TO_F0_DELAY   0.266                  7.385  1       
vgaCont/n45[3]                                               NET DELAY        0.934                  8.319  1       
vgaCont/i1_2_lut_adj_41/B->vgaCont/i1_2_lut_adj_41/Z
                                          SLICE_R16C24C      D1_TO_F1_DELAY   0.252                  8.571  1       
vgaCont/x_9__N_1[3]                                          NET DELAY        0.000                  8.571  1       
vgaCont/hcnt_27__i3/D                                        ENDPOINT         0.000                  8.571  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.306                  5.458  13      
{vgaCont/hcnt_27__i0/CK   vgaCont/hcnt_27__i3/CK}
                                                             CLOCK PIN        0.000                  5.458  1       
                                                             Uncertainty      0.000                  5.458  
                                                             Hold time        0.000                  5.458  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.458  
Arrival Time                                                                                         8.571  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i4/Q  (SLICE_R17C25D)
Path End         : vgaCont/hcnt_27__i4/D  (SLICE_R17C25D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.372                  5.524  13      
vgaCont/hcnt_27__i4/CK                                       CLOCK PIN        0.000                  5.524  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_27__i4/CK->vgaCont/hcnt_27__i4/Q
                                          SLICE_R17C25D      CLK_TO_Q0_DELAY  0.779                  6.303  9       
vgaCont/x[4]_2                                               NET DELAY        0.882                  7.185  9       
vgaCont/hcnt_27_add_4_5/C1->vgaCont/hcnt_27_add_4_5/S1
                                          SLICE_R16C25C      C1_TO_F1_DELAY   0.266                  7.451  1       
vgaCont/n45[4]                                               NET DELAY        0.934                  8.385  1       
vgaCont/i1_2_lut_adj_42/B->vgaCont/i1_2_lut_adj_42/Z
                                          SLICE_R17C25D      D0_TO_F0_DELAY   0.252                  8.637  1       
vgaCont/x_9__N_1[4]                                          NET DELAY        0.000                  8.637  1       
vgaCont/hcnt_27__i4/D                                        ENDPOINT         0.000                  8.637  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.372                  5.524  13      
vgaCont/hcnt_27__i4/CK                                       CLOCK PIN        0.000                  5.524  1       
                                                             Uncertainty      0.000                  5.524  
                                                             Hold time        0.000                  5.524  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.524  
Arrival Time                                                                                         8.637  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



