// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module main_los_Pipeline_VITIS_LOOP_245_10 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sext_ln243,
        zext_ln221_3,
        zext_ln232,
        sext_ln221,
        zext_ln221_1,
        select_ln226,
        sext_ln227_1,
        obstacles_4_address0,
        obstacles_4_ce0,
        obstacles_4_q0,
        sight_4_1_out,
        sight_4_1_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 5'd1;
parameter    ap_ST_fsm_pp0_stage1 = 5'd2;
parameter    ap_ST_fsm_pp0_stage2 = 5'd4;
parameter    ap_ST_fsm_pp0_stage3 = 5'd8;
parameter    ap_ST_fsm_pp0_stage4 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [6:0] sext_ln243;
input  [3:0] zext_ln221_3;
input  [5:0] zext_ln232;
input  [5:0] sext_ln221;
input  [5:0] zext_ln221_1;
input  [1:0] select_ln226;
input  [6:0] sext_ln227_1;
output  [9:0] obstacles_4_address0;
output   obstacles_4_ce0;
input  [0:0] obstacles_4_q0;
output  [31:0] sight_4_1_out;
output   sight_4_1_out_ap_vld;

reg ap_idle;
reg obstacles_4_ce0;
reg sight_4_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_subdone;
wire   [0:0] or_ln248_fu_251_p2;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire  signed [31:0] sext_ln227_1_cast_fu_132_p1;
reg  signed [31:0] sext_ln227_1_cast_reg_358;
wire  signed [31:0] select_ln226_cast_fu_136_p1;
reg  signed [31:0] select_ln226_cast_reg_364;
wire   [31:0] zext_ln221_1_cast_fu_140_p1;
reg   [31:0] zext_ln221_1_cast_reg_369;
wire  signed [31:0] sext_ln221_cast_fu_144_p1;
reg  signed [31:0] sext_ln221_cast_reg_374;
reg   [31:0] x0_13_reg_379;
reg   [31:0] y0_13_reg_385;
wire   [0:0] and_ln246_fu_198_p2;
reg   [0:0] and_ln246_reg_391;
wire   [9:0] add_ln246_fu_220_p2;
reg   [9:0] add_ln246_reg_396;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] obstacles_4_load_reg_406;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] err_20_fu_276_p3;
reg   [31:0] err_20_reg_414;
wire    ap_block_pp0_stage4_11001;
wire   [31:0] x0_15_fu_284_p3;
reg   [31:0] x0_15_reg_420;
wire   [0:0] icmp_ln256_fu_291_p2;
reg   [0:0] icmp_ln256_reg_425;
wire   [31:0] y0_15_fu_301_p3;
reg   [31:0] y0_15_reg_430;
wire   [31:0] err_21_fu_308_p2;
reg   [31:0] err_21_reg_435;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
wire   [63:0] zext_ln246_fu_226_p1;
wire    ap_block_pp0_stage1;
reg   [31:0] x0_fu_50;
wire   [31:0] zext_ln232_cast_fu_148_p1;
reg   [31:0] ap_sig_allocacmp_x0_13;
wire    ap_block_pp0_stage0;
wire    ap_loop_init;
reg   [31:0] y0_fu_54;
wire   [31:0] zext_ln221_3_cast_fu_152_p1;
reg   [31:0] ap_sig_allocacmp_y0_13;
reg   [31:0] err_fu_58;
wire   [31:0] err_22_fu_320_p3;
wire  signed [31:0] sext_ln243_cast_fu_156_p1;
wire    ap_block_pp0_stage4;
reg   [31:0] sight_4_fu_62;
wire   [31:0] select_ln246_fu_230_p3;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4_01001;
wire   [0:0] icmp_ln246_fu_186_p2;
wire   [0:0] icmp_ln246_1_fu_192_p2;
wire   [3:0] trunc_ln246_fu_204_p1;
wire   [9:0] shl_ln4_fu_208_p3;
wire   [9:0] trunc_ln223_fu_216_p1;
wire   [0:0] icmp_ln248_fu_245_p2;
wire   [31:0] e2_fu_256_p2;
wire   [0:0] icmp_ln251_fu_262_p2;
wire   [31:0] err_19_fu_267_p2;
wire   [31:0] x0_14_fu_272_p2;
wire   [31:0] y0_14_fu_296_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [4:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 x0_fu_50 = 32'd0;
#0 y0_fu_54 = 32'd0;
#0 err_fu_58 = 32'd0;
#0 sight_4_fu_62 = 32'd0;
#0 ap_done_reg = 1'b0;
end

main_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter0_stage4) | ((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        err_fu_58 <= sext_ln243_cast_fu_156_p1;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        err_fu_58 <= err_22_fu_320_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        sight_4_fu_62 <= 32'd1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd0 == and_ln246_reg_391))) begin
        sight_4_fu_62 <= select_ln246_fu_230_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x0_fu_50 <= zext_ln232_cast_fu_148_p1;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            x0_fu_50 <= x0_15_reg_420;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            y0_fu_54 <= zext_ln221_3_cast_fu_152_p1;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            y0_fu_54 <= y0_15_reg_430;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln246_reg_396 <= add_ln246_fu_220_p2;
        and_ln246_reg_391 <= and_ln246_fu_198_p2;
        err_21_reg_435 <= err_21_fu_308_p2;
        select_ln226_cast_reg_364 <= select_ln226_cast_fu_136_p1;
        sext_ln221_cast_reg_374 <= sext_ln221_cast_fu_144_p1;
        sext_ln227_1_cast_reg_358 <= sext_ln227_1_cast_fu_132_p1;
        x0_13_reg_379 <= ap_sig_allocacmp_x0_13;
        y0_13_reg_385 <= ap_sig_allocacmp_y0_13;
        zext_ln221_1_cast_reg_369[5 : 0] <= zext_ln221_1_cast_fu_140_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        err_20_reg_414 <= err_20_fu_276_p3;
        icmp_ln256_reg_425 <= icmp_ln256_fu_291_p2;
        x0_15_reg_420 <= x0_15_fu_284_p3;
        y0_15_reg_430 <= y0_15_fu_301_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        obstacles_4_load_reg_406 <= obstacles_4_q0;
    end
end

always @ (*) begin
    if (((or_ln248_fu_251_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_x0_13 = zext_ln232_cast_fu_148_p1;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_x0_13 = x0_15_reg_420;
        end else begin
            ap_sig_allocacmp_x0_13 = x0_fu_50;
        end
    end else begin
        ap_sig_allocacmp_x0_13 = x0_fu_50;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_y0_13 = zext_ln221_3_cast_fu_152_p1;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            ap_sig_allocacmp_y0_13 = y0_15_reg_430;
        end else begin
            ap_sig_allocacmp_y0_13 = y0_fu_54;
        end
    end else begin
        ap_sig_allocacmp_y0_13 = y0_fu_54;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        obstacles_4_ce0 = 1'b1;
    end else begin
        obstacles_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln248_fu_251_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sight_4_1_out_ap_vld = 1'b1;
    end else begin
        sight_4_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln246_fu_220_p2 = (shl_ln4_fu_208_p3 + trunc_ln223_fu_216_p1);

assign and_ln246_fu_198_p2 = (icmp_ln246_fu_186_p2 & icmp_ln246_1_fu_192_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign e2_fu_256_p2 = err_fu_58 << 32'd1;

assign err_19_fu_267_p2 = (err_fu_58 - zext_ln221_1_cast_reg_369);

assign err_20_fu_276_p3 = ((icmp_ln251_fu_262_p2[0:0] == 1'b1) ? err_19_fu_267_p2 : err_fu_58);

assign err_21_fu_308_p2 = ($signed(err_20_reg_414) + $signed(sext_ln227_1_cast_reg_358));

assign err_22_fu_320_p3 = ((icmp_ln256_reg_425[0:0] == 1'b1) ? err_21_reg_435 : err_20_reg_414);

assign icmp_ln246_1_fu_192_p2 = ((ap_sig_allocacmp_y0_13 == 32'd32) ? 1'b1 : 1'b0);

assign icmp_ln246_fu_186_p2 = ((ap_sig_allocacmp_x0_13 == 32'd32) ? 1'b1 : 1'b0);

assign icmp_ln248_fu_245_p2 = ((sight_4_fu_62 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln251_fu_262_p2 = (($signed(e2_fu_256_p2) > $signed(sext_ln221_cast_reg_374)) ? 1'b1 : 1'b0);

assign icmp_ln256_fu_291_p2 = (($signed(e2_fu_256_p2) < $signed(sext_ln227_1_cast_reg_358)) ? 1'b1 : 1'b0);

assign obstacles_4_address0 = zext_ln246_fu_226_p1;

assign or_ln248_fu_251_p2 = (icmp_ln248_fu_245_p2 | and_ln246_reg_391);

assign select_ln226_cast_fu_136_p1 = $signed(select_ln226);

assign select_ln246_fu_230_p3 = ((obstacles_4_load_reg_406[0:0] == 1'b1) ? 32'd0 : sight_4_fu_62);

assign sext_ln221_cast_fu_144_p1 = $signed(sext_ln221);

assign sext_ln227_1_cast_fu_132_p1 = $signed(sext_ln227_1);

assign sext_ln243_cast_fu_156_p1 = $signed(sext_ln243);

assign shl_ln4_fu_208_p3 = {{trunc_ln246_fu_204_p1}, {6'd0}};

assign sight_4_1_out = sight_4_fu_62;

assign trunc_ln223_fu_216_p1 = ap_sig_allocacmp_x0_13[9:0];

assign trunc_ln246_fu_204_p1 = ap_sig_allocacmp_y0_13[3:0];

assign x0_14_fu_272_p2 = ($signed(x0_13_reg_379) + $signed(select_ln226_cast_reg_364));

assign x0_15_fu_284_p3 = ((icmp_ln251_fu_262_p2[0:0] == 1'b1) ? x0_14_fu_272_p2 : x0_13_reg_379);

assign y0_14_fu_296_p2 = (y0_13_reg_385 + 32'd1);

assign y0_15_fu_301_p3 = ((icmp_ln256_fu_291_p2[0:0] == 1'b1) ? y0_14_fu_296_p2 : y0_13_reg_385);

assign zext_ln221_1_cast_fu_140_p1 = zext_ln221_1;

assign zext_ln221_3_cast_fu_152_p1 = zext_ln221_3;

assign zext_ln232_cast_fu_148_p1 = zext_ln232;

assign zext_ln246_fu_226_p1 = add_ln246_reg_396;

always @ (posedge ap_clk) begin
    zext_ln221_1_cast_reg_369[31:6] <= 26'b00000000000000000000000000;
end

endmodule //main_los_Pipeline_VITIS_LOOP_245_10
