TimeQuest Timing Analyzer report for the_project
Sat Nov 19 01:16:43 2016
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'clk'
 12. Slow 1200mV 85C Model Hold: 'clk'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Report
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clk'
 26. Slow 1200mV 0C Model Hold: 'clk'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Slow 1200mV 0C Model Metastability Report
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'clk'
 39. Fast 1200mV 0C Model Hold: 'clk'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Fast 1200mV 0C Model Metastability Report
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; the_project                                       ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; Clocks                                                                         ;
+--------------------------------------------------------------------------------+
Clock Name  : clk
Type        : Base
Period      : 1.000
Frequency   : 1000.0 MHz
Rise        : 0.000
Fall        : 0.500
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { clk }
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                             ;
+--------------------------------------------------------------------------------+
Fmax            : 285.06 MHz
Restricted Fmax : 250.0 MHz
Clock Name      : clk
Note            : limit due to minimum period restriction (max I/O toggle rate)
+--------------------------------------------------------------------------------+

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+--------------------------------------------------------------------------------+
Clock         : clk
Slack         : -2.508
End Point TNS : -30.892
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : clk
Slack         : 1.439
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+--------------------------------------------------------------------------------+
Clock         : clk
Slack         : -3.000
End Point TNS : -26.622
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                             ;
+--------------------------------------------------------------------------------+
Slack        : -2.508
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.280
Data Delay   : 3.826

Slack        : -2.491
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.278
Data Delay   : 3.807

Slack        : -2.481
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.280
Data Delay   : 3.799

Slack        : -2.463
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 3.379

Slack        : -2.432
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.280
Data Delay   : 3.750

Slack        : -2.416
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.278
Data Delay   : 3.732

Slack        : -2.413
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.280
Data Delay   : 3.731

Slack        : -2.392
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 3.308

Slack        : -2.389
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.276
Data Delay   : 3.703

Slack        : -2.382
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.280
Data Delay   : 3.700

Slack        : -2.365
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.278
Data Delay   : 3.681

Slack        : -2.355
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.280
Data Delay   : 3.673

Slack        : -2.338
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.280
Data Delay   : 3.656

Slack        : -2.337
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 3.253

Slack        : -2.322
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.278
Data Delay   : 3.638

Slack        : -2.319
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.280
Data Delay   : 3.637

Slack        : -2.296
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.280
Data Delay   : 3.614

Slack        : -2.280
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.278
Data Delay   : 3.596

Slack        : -2.277
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.280
Data Delay   : 3.595

Slack        : -2.267
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.083
Data Delay   : 3.182

Slack        : -2.266
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 3.182

Slack        : -2.263
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.276
Data Delay   : 3.577

Slack        : -2.227
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 3.143

Slack        : -2.200
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 3.116

Slack        : -2.199
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.280
Data Delay   : 3.517

Slack        : -2.183
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.278
Data Delay   : 3.499

Slack        : -2.180
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.280
Data Delay   : 3.498

Slack        : -2.164
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.276
Data Delay   : 3.478

Slack        : -2.163
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.083
Data Delay   : 3.078

Slack        : -2.156
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 3.072

Slack        : -2.141
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.083
Data Delay   : 3.056

Slack        : -2.140
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 3.056

Slack        : -2.123
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.281
Data Delay   : 3.442

Slack        : -2.120
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 3.036

Slack        : -2.116
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.281
Data Delay   : 3.435

Slack        : -2.112
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.279
Data Delay   : 3.429

Slack        : -2.103
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 3.019

Slack        : -2.096
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.280
Data Delay   : 3.414

Slack        : -2.091
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 3.007

Slack        : -2.079
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.278
Data Delay   : 3.395

Slack        : -2.070
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.276
Data Delay   : 3.384

Slack        : -2.069
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.280
Data Delay   : 3.387

Slack        : -2.069
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.083
Data Delay   : 2.984

Slack        : -2.054
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.280
Data Delay   : 3.372

Slack        : -2.051
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.967

Slack        : -2.047
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.280
Data Delay   : 3.365

Slack        : -2.043
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.278
Data Delay   : 3.359

Slack        : -2.030
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.946

Slack        : -2.028
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.276
Data Delay   : 3.342

Slack        : -2.027
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.083
Data Delay   : 2.942

Slack        : -2.010
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.332
Data Delay   : 3.340

Slack        : -2.005
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.921

Slack        : -1.987
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.903

Slack        : -1.984
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.900

Slack        : -1.955
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.871

Slack        : -1.930
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.083
Data Delay   : 2.845

Slack        : -1.906
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.822

Slack        : -1.901
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.081
Data Delay   : 2.818

Slack        : -1.898
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.332
Data Delay   : 3.228

Slack        : -1.894
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.810

Slack        : -1.884
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.332
Data Delay   : 3.214

Slack        : -1.879
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.795

Slack        : -1.871
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.276
Data Delay   : 3.185

Slack        : -1.869
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.785

Slack        : -1.866
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.151
Data Delay   : 2.753

Slack        : -1.861
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.777

Slack        : -1.859
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.151
Data Delay   : 2.746

Slack        : -1.855
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.153
Data Delay   : 2.740

Slack        : -1.855
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.083
Data Delay   : 2.770

Slack        : -1.854
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.770

Slack        : -1.804
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.332
Data Delay   : 3.134

Slack        : -1.790
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.277
Data Delay   : 3.105

Slack        : -1.778
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.276
Data Delay   : 3.092

Slack        : -1.777
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.693

Slack        : -1.775
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.691

Slack        : -1.769
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.685

Slack        : -1.762
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.332
Data Delay   : 3.092

Slack        : -1.733
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.649

Slack        : -1.721
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.276
Data Delay   : 3.035

Slack        : -1.665
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.332
Data Delay   : 2.995

Slack        : -1.645
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.333
Data Delay   : 2.976

Slack        : -1.638
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.554

Slack        : -1.633
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.549

Slack        : -1.623
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.539

Slack        : -1.599
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.515

Slack        : -1.598
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.332
Data Delay   : 2.928

Slack        : -1.545
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.461

Slack        : -1.533
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.155
Data Delay   : 2.416

Slack        : -1.532
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.332
Data Delay   : 2.862

Slack        : -1.478
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.394

Slack        : -1.442
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.358

Slack        : -1.344
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.099
Data Delay   : 2.243

Slack        : -1.274
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.190

Slack        : -1.267
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.183

Slack        : -1.101
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.082
Data Delay   : 2.017
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                              ;
+--------------------------------------------------------------------------------+
Slack        : 1.439
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.436
Data Delay   : 2.097

Slack        : 1.439
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.436
Data Delay   : 2.097

Slack        : 1.460
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.438
Data Delay   : 2.120

Slack        : 1.500
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.440
Data Delay   : 2.162

Slack        : 1.521
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.789

Slack        : 1.560
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.438
Data Delay   : 2.220

Slack        : 1.569
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.439
Data Delay   : 2.230

Slack        : 1.574
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.436
Data Delay   : 2.232

Slack        : 1.592
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.440
Data Delay   : 2.254

Slack        : 1.615
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.436
Data Delay   : 2.273

Slack        : 1.618
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.436
Data Delay   : 2.276

Slack        : 1.620
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.436
Data Delay   : 2.278

Slack        : 1.681
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.949

Slack        : 1.690
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 1.958

Slack        : 1.721
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.436
Data Delay   : 2.379

Slack        : 1.730
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.439
Data Delay   : 2.391

Slack        : 1.731
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.513
Data Delay   : 2.430

Slack        : 1.741
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.439
Data Delay   : 2.402

Slack        : 1.761
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.438
Data Delay   : 2.421

Slack        : 1.768
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.440
Data Delay   : 2.430

Slack        : 1.774
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.440
Data Delay   : 2.436

Slack        : 1.777
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.439
Data Delay   : 2.438

Slack        : 1.805
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.437
Data Delay   : 2.464

Slack        : 1.807
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.513
Data Delay   : 2.506

Slack        : 1.827
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.099
Data Delay   : 2.112

Slack        : 1.850
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.439
Data Delay   : 2.511

Slack        : 1.855
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.123

Slack        : 1.857
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.513
Data Delay   : 2.556

Slack        : 1.871
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.139

Slack        : 1.872
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.439
Data Delay   : 2.533

Slack        : 1.873
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.514
Data Delay   : 2.573

Slack        : 1.880
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.440
Data Delay   : 2.542

Slack        : 1.883
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.438
Data Delay   : 2.543

Slack        : 1.889
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.438
Data Delay   : 2.549

Slack        : 1.892
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.438
Data Delay   : 2.552

Slack        : 1.896
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.439
Data Delay   : 2.557

Slack        : 1.899
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.167

Slack        : 1.900
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.440
Data Delay   : 2.562

Slack        : 1.904
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.436
Data Delay   : 2.562

Slack        : 1.912
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.438
Data Delay   : 2.572

Slack        : 1.921
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.439
Data Delay   : 2.582

Slack        : 1.937
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.440
Data Delay   : 2.599

Slack        : 1.949
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.513
Data Delay   : 2.648

Slack        : 1.953
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.440
Data Delay   : 2.615

Slack        : 1.963
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.231

Slack        : 1.980
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.248

Slack        : 1.984
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.252

Slack        : 1.985
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.253

Slack        : 1.990
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.438
Data Delay   : 2.650

Slack        : 1.990
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.513
Data Delay   : 2.689

Slack        : 2.003
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.271

Slack        : 2.013
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.281

Slack        : 2.014
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.282

Slack        : 2.015
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.022
Data Delay   : 2.259

Slack        : 2.019
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.287

Slack        : 2.022
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.290

Slack        : 2.047
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.083
Data Delay   : 2.316

Slack        : 2.052
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.320

Slack        : 2.078
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.513
Data Delay   : 2.777

Slack        : 2.089
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 2.356

Slack        : 2.097
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.513
Data Delay   : 2.796

Slack        : 2.101
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.441
Data Delay   : 2.764

Slack        : 2.105
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.373

Slack        : 2.108
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.440
Data Delay   : 2.770

Slack        : 2.109
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.377

Slack        : 2.112
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.439
Data Delay   : 2.773

Slack        : 2.127
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.395

Slack        : 2.128
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.396

Slack        : 2.139
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 2.406

Slack        : 2.143
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.411

Slack        : 2.146
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.414

Slack        : 2.156
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.424

Slack        : 2.191
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.459

Slack        : 2.222
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.513
Data Delay   : 2.921

Slack        : 2.231
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 2.498

Slack        : 2.234
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.502

Slack        : 2.247
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.515

Slack        : 2.253
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.521

Slack        : 2.272
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 2.539

Slack        : 2.285
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.553

Slack        : 2.310
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.026
Data Delay   : 2.558

Slack        : 2.315
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.024
Data Delay   : 2.561

Slack        : 2.320
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.588

Slack        : 2.326
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.594

Slack        : 2.331
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.025
Data Delay   : 2.578

Slack        : 2.357
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.625

Slack        : 2.360
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 2.627

Slack        : 2.378
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.646

Slack        : 2.379
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 2.646

Slack        : 2.414
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.682

Slack        : 2.433
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.701

Slack        : 2.464
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.732

Slack        : 2.501
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.769

Slack        : 2.504
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.081
Data Delay   : 2.771

Slack        : 2.558
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.082
Data Delay   : 2.826
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                               ;
+--------------------------------------------------------------------------------+
Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Port Rate
Clock          : clk
Clock Edge     : Rise
Target         : clk

Slack          : -2.693
Actual Width   : 1.000
Required Width : 3.693
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0

Slack          : -2.693
Actual Width   : 1.000
Required Width : 3.693
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0

Slack          : -2.693
Actual Width   : 1.000
Required Width : 3.693
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0

Slack          : -2.693
Actual Width   : 1.000
Required Width : 3.693
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[0]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[1]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[2]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[3]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[4]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[5]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[6]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[7]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[8]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[9]

Slack          : 0.132
Actual Width   : 0.367
Required Width : 0.235
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0

Slack          : 0.132
Actual Width   : 0.367
Required Width : 0.235
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0

Slack          : 0.133
Actual Width   : 0.368
Required Width : 0.235
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0

Slack          : 0.133
Actual Width   : 0.368
Required Width : 0.235
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0

Slack          : 0.260
Actual Width   : 0.448
Required Width : 0.188
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[0]

Slack          : 0.260
Actual Width   : 0.448
Required Width : 0.188
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[1]

Slack          : 0.260
Actual Width   : 0.448
Required Width : 0.188
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[2]

Slack          : 0.260
Actual Width   : 0.448
Required Width : 0.188
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[3]

Slack          : 0.260
Actual Width   : 0.448
Required Width : 0.188
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[4]

Slack          : 0.260
Actual Width   : 0.448
Required Width : 0.188
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[5]

Slack          : 0.260
Actual Width   : 0.448
Required Width : 0.188
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[6]

Slack          : 0.260
Actual Width   : 0.448
Required Width : 0.188
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[7]

Slack          : 0.260
Actual Width   : 0.448
Required Width : 0.188
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[8]

Slack          : 0.262
Actual Width   : 0.450
Required Width : 0.188
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[9]

Slack          : 0.329
Actual Width   : 0.549
Required Width : 0.220
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[9]

Slack          : 0.331
Actual Width   : 0.551
Required Width : 0.220
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[0]

Slack          : 0.331
Actual Width   : 0.551
Required Width : 0.220
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[1]

Slack          : 0.331
Actual Width   : 0.551
Required Width : 0.220
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[2]

Slack          : 0.331
Actual Width   : 0.551
Required Width : 0.220
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[3]

Slack          : 0.331
Actual Width   : 0.551
Required Width : 0.220
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[4]

Slack          : 0.331
Actual Width   : 0.551
Required Width : 0.220
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[5]

Slack          : 0.331
Actual Width   : 0.551
Required Width : 0.220
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[6]

Slack          : 0.331
Actual Width   : 0.551
Required Width : 0.220
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[8]

Slack          : 0.332
Actual Width   : 0.552
Required Width : 0.220
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[7]

Slack          : 0.376
Actual Width   : 0.611
Required Width : 0.235
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0

Slack          : 0.377
Actual Width   : 0.612
Required Width : 0.235
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0

Slack          : 0.377
Actual Width   : 0.612
Required Width : 0.235
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0

Slack          : 0.377
Actual Width   : 0.612
Required Width : 0.235
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0

Slack          : 0.394
Actual Width   : 0.394
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~input|o

Slack          : 0.408
Actual Width   : 0.408
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~inputclkctrl|inclk[0]

Slack          : 0.408
Actual Width   : 0.408
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~inputclkctrl|outclk

Slack          : 0.412
Actual Width   : 0.412
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a0|clk0

Slack          : 0.412
Actual Width   : 0.412
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a18|clk0

Slack          : 0.412
Actual Width   : 0.412
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a27|clk0

Slack          : 0.412
Actual Width   : 0.412
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a9|clk0

Slack          : 0.412
Actual Width   : 0.412
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[7]|clk

Slack          : 0.413
Actual Width   : 0.413
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[0]|clk

Slack          : 0.413
Actual Width   : 0.413
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[1]|clk

Slack          : 0.413
Actual Width   : 0.413
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[2]|clk

Slack          : 0.413
Actual Width   : 0.413
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[3]|clk

Slack          : 0.413
Actual Width   : 0.413
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[4]|clk

Slack          : 0.413
Actual Width   : 0.413
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[5]|clk

Slack          : 0.413
Actual Width   : 0.413
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[6]|clk

Slack          : 0.413
Actual Width   : 0.413
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[8]|clk

Slack          : 0.415
Actual Width   : 0.415
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~input|i

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~input|i

Slack          : 0.585
Actual Width   : 0.585
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[9]|clk

Slack          : 0.587
Actual Width   : 0.587
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a18|clk0

Slack          : 0.587
Actual Width   : 0.587
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a27|clk0

Slack          : 0.587
Actual Width   : 0.587
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a9|clk0

Slack          : 0.587
Actual Width   : 0.587
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[0]|clk

Slack          : 0.587
Actual Width   : 0.587
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[1]|clk

Slack          : 0.587
Actual Width   : 0.587
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[2]|clk

Slack          : 0.587
Actual Width   : 0.587
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[3]|clk

Slack          : 0.587
Actual Width   : 0.587
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[4]|clk

Slack          : 0.587
Actual Width   : 0.587
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[5]|clk

Slack          : 0.587
Actual Width   : 0.587
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[6]|clk

Slack          : 0.587
Actual Width   : 0.587
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[7]|clk

Slack          : 0.587
Actual Width   : 0.587
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[8]|clk

Slack          : 0.588
Actual Width   : 0.588
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a0|clk0

Slack          : 0.592
Actual Width   : 0.592
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~inputclkctrl|inclk[0]

Slack          : 0.592
Actual Width   : 0.592
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~inputclkctrl|outclk

Slack          : 0.606
Actual Width   : 0.606
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~input|o
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : rst
Clock Port      : clk
Rise            : 0.034
Fall            : 0.195
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : rst
Clock Port      : clk
Rise            : 1.245
Fall            : 1.078
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : d1out[*]
Clock Port      : clk
Rise            : 11.725
Fall            : 11.731
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[0]
Clock Port      : clk
Rise            : 10.583
Fall            : 10.449
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[1]
Clock Port      : clk
Rise            : 10.244
Fall            : 10.138
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[2]
Clock Port      : clk
Rise            : 10.330
Fall            : 10.220
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[3]
Clock Port      : clk
Rise            : 10.220
Fall            : 10.115
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[4]
Clock Port      : clk
Rise            : 10.265
Fall            : 10.163
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[5]
Clock Port      : clk
Rise            : 10.298
Fall            : 10.194
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[6]
Clock Port      : clk
Rise            : 10.254
Fall            : 10.147
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[7]
Clock Port      : clk
Rise            : 10.281
Fall            : 10.177
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[8]
Clock Port      : clk
Rise            : 10.369
Fall            : 10.276
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[9]
Clock Port      : clk
Rise            : 10.753
Fall            : 10.621
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[10]
Clock Port      : clk
Rise            : 11.145
Fall            : 10.994
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[11]
Clock Port      : clk
Rise            : 11.725
Fall            : 11.731
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[12]
Clock Port      : clk
Rise            : 10.864
Fall            : 10.721
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[13]
Clock Port      : clk
Rise            : 10.619
Fall            : 10.506
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[14]
Clock Port      : clk
Rise            : 10.867
Fall            : 10.717
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[15]
Clock Port      : clk
Rise            : 10.765
Fall            : 10.623
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[16]
Clock Port      : clk
Rise            : 10.782
Fall            : 10.722
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[17]
Clock Port      : clk
Rise            : 10.971
Fall            : 10.853
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[18]
Clock Port      : clk
Rise            : 10.570
Fall            : 10.469
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[19]
Clock Port      : clk
Rise            : 10.669
Fall            : 10.554
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[20]
Clock Port      : clk
Rise            : 10.371
Fall            : 10.271
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[21]
Clock Port      : clk
Rise            : 10.615
Fall            : 10.506
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[22]
Clock Port      : clk
Rise            : 11.155
Fall            : 10.989
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[23]
Clock Port      : clk
Rise            : 11.437
Fall            : 11.266
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[24]
Clock Port      : clk
Rise            : 10.399
Fall            : 10.308
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[25]
Clock Port      : clk
Rise            : 10.914
Fall            : 10.773
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[26]
Clock Port      : clk
Rise            : 10.640
Fall            : 10.555
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[27]
Clock Port      : clk
Rise            : 10.692
Fall            : 10.589
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[28]
Clock Port      : clk
Rise            : 10.655
Fall            : 10.556
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[29]
Clock Port      : clk
Rise            : 10.417
Fall            : 10.338
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[30]
Clock Port      : clk
Rise            : 10.766
Fall            : 10.654
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[31]
Clock Port      : clk
Rise            : 10.870
Fall            : 10.751
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : d1out[*]
Clock Port      : clk
Rise            : 9.866
Fall            : 9.763
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[0]
Clock Port      : clk
Rise            : 10.214
Fall            : 10.084
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[1]
Clock Port      : clk
Rise            : 9.888
Fall            : 9.784
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[2]
Clock Port      : clk
Rise            : 9.970
Fall            : 9.863
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[3]
Clock Port      : clk
Rise            : 9.866
Fall            : 9.763
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[4]
Clock Port      : clk
Rise            : 9.910
Fall            : 9.810
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[5]
Clock Port      : clk
Rise            : 9.941
Fall            : 9.839
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[6]
Clock Port      : clk
Rise            : 9.898
Fall            : 9.793
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[7]
Clock Port      : clk
Rise            : 9.924
Fall            : 9.823
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[8]
Clock Port      : clk
Rise            : 10.011
Fall            : 9.919
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[9]
Clock Port      : clk
Rise            : 10.378
Fall            : 10.250
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[10]
Clock Port      : clk
Rise            : 10.755
Fall            : 10.608
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[11]
Clock Port      : clk
Rise            : 11.365
Fall            : 11.373
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[12]
Clock Port      : clk
Rise            : 10.486
Fall            : 10.347
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[13]
Clock Port      : clk
Rise            : 10.251
Fall            : 10.142
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[14]
Clock Port      : clk
Rise            : 10.490
Fall            : 10.344
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[15]
Clock Port      : clk
Rise            : 10.389
Fall            : 10.251
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[16]
Clock Port      : clk
Rise            : 10.406
Fall            : 10.347
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[17]
Clock Port      : clk
Rise            : 10.589
Fall            : 10.475
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[18]
Clock Port      : clk
Rise            : 10.201
Fall            : 10.103
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[19]
Clock Port      : clk
Rise            : 10.298
Fall            : 10.186
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[20]
Clock Port      : clk
Rise            : 10.012
Fall            : 9.914
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[21]
Clock Port      : clk
Rise            : 10.244
Fall            : 10.138
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[22]
Clock Port      : clk
Rise            : 10.765
Fall            : 10.604
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[23]
Clock Port      : clk
Rise            : 11.036
Fall            : 10.871
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[24]
Clock Port      : clk
Rise            : 10.038
Fall            : 9.949
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[25]
Clock Port      : clk
Rise            : 10.534
Fall            : 10.398
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[26]
Clock Port      : clk
Rise            : 10.268
Fall            : 10.186
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[27]
Clock Port      : clk
Rise            : 10.320
Fall            : 10.219
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[28]
Clock Port      : clk
Rise            : 10.283
Fall            : 10.187
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[29]
Clock Port      : clk
Rise            : 10.054
Fall            : 9.977
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[30]
Clock Port      : clk
Rise            : 10.391
Fall            : 10.282
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[31]
Clock Port      : clk
Rise            : 10.489
Fall            : 10.373
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                              ;
+--------------------------------------------------------------------------------+
Fmax            : 312.01 MHz
Restricted Fmax : 250.0 MHz
Clock Name      : clk
Note            : limit due to minimum period restriction (max I/O toggle rate)
+--------------------------------------------------------------------------------+

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : clk
Slack         : -2.205
End Point TNS : -26.689
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------------------------------+
Clock         : clk
Slack         : 1.319
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------------------------------+
Clock         : clk
Slack         : -3.000
End Point TNS : -26.446
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                              ;
+--------------------------------------------------------------------------------+
Slack        : -2.205
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.246
Data Delay   : 3.481

Slack        : -2.187
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.244
Data Delay   : 3.461

Slack        : -2.181
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.246
Data Delay   : 3.457

Slack        : -2.159
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.246
Data Delay   : 3.435

Slack        : -2.142
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 3.068

Slack        : -2.141
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.244
Data Delay   : 3.415

Slack        : -2.135
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.246
Data Delay   : 3.411

Slack        : -2.102
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.241
Data Delay   : 3.373

Slack        : -2.095
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.246
Data Delay   : 3.371

Slack        : -2.093
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.246
Data Delay   : 3.369

Slack        : -2.089
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 3.015

Slack        : -2.077
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.244
Data Delay   : 3.351

Slack        : -2.075
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.244
Data Delay   : 3.349

Slack        : -2.071
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.246
Data Delay   : 3.347

Slack        : -2.069
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.246
Data Delay   : 3.345

Slack        : -2.039
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.246
Data Delay   : 3.315

Slack        : -2.030
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.956

Slack        : -2.021
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.244
Data Delay   : 3.295

Slack        : -2.015
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.246
Data Delay   : 3.291

Slack        : -1.990
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.241
Data Delay   : 3.261

Slack        : -1.970
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.246
Data Delay   : 3.246

Slack        : -1.952
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.244
Data Delay   : 3.226

Slack        : -1.946
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.246
Data Delay   : 3.222

Slack        : -1.938
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.864

Slack        : -1.935
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.861

Slack        : -1.921
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.074
Data Delay   : 2.846

Slack        : -1.920
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.241
Data Delay   : 3.191

Slack        : -1.901
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.827

Slack        : -1.885
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.811

Slack        : -1.875
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.074
Data Delay   : 2.800

Slack        : -1.866
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.247
Data Delay   : 3.143

Slack        : -1.858
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.247
Data Delay   : 3.135

Slack        : -1.856
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.241
Data Delay   : 3.127

Slack        : -1.855
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.781

Slack        : -1.852
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.245
Data Delay   : 3.127

Slack        : -1.846
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.246
Data Delay   : 3.122

Slack        : -1.840
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.246
Data Delay   : 3.116

Slack        : -1.832
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.246
Data Delay   : 3.108

Slack        : -1.828
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.244
Data Delay   : 3.102

Slack        : -1.826
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.244
Data Delay   : 3.100

Slack        : -1.825
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.751

Slack        : -1.823
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.749

Slack        : -1.822
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.246
Data Delay   : 3.098

Slack        : -1.817
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.743

Slack        : -1.811
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.074
Data Delay   : 2.736

Slack        : -1.809
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.074
Data Delay   : 2.734

Slack        : -1.800
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.241
Data Delay   : 3.071

Slack        : -1.783
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.709

Slack        : -1.755
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.074
Data Delay   : 2.680

Slack        : -1.735
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.661

Slack        : -1.731
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.657

Slack        : -1.708
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.634

Slack        : -1.705
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.631

Slack        : -1.686
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.074
Data Delay   : 2.611

Slack        : -1.678
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.148
Data Delay   : 2.560

Slack        : -1.674
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.600

Slack        : -1.673
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.305
Data Delay   : 2.977

Slack        : -1.670
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.148
Data Delay   : 2.552

Slack        : -1.664
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.150
Data Delay   : 2.544

Slack        : -1.664
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.241
Data Delay   : 2.935

Slack        : -1.627
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.305
Data Delay   : 2.931

Slack        : -1.620
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.546

Slack        : -1.612
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.072
Data Delay   : 2.539

Slack        : -1.610
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.536

Slack        : -1.597
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.523

Slack        : -1.593
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.519

Slack        : -1.576
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.502

Slack        : -1.563
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.305
Data Delay   : 2.867

Slack        : -1.562
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.074
Data Delay   : 2.487

Slack        : -1.562
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.488

Slack        : -1.561
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.305
Data Delay   : 2.865

Slack        : -1.556
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.242
Data Delay   : 2.828

Slack        : -1.540
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.241
Data Delay   : 2.811

Slack        : -1.533
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.459

Slack        : -1.530
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.241
Data Delay   : 2.801

Slack        : -1.507
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.305
Data Delay   : 2.811

Slack        : -1.504
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.430

Slack        : -1.501
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.427

Slack        : -1.477
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.403

Slack        : -1.438
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.305
Data Delay   : 2.742

Slack        : -1.414
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.340

Slack        : -1.380
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.306

Slack        : -1.379
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.305

Slack        : -1.374
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.300

Slack        : -1.368
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.153
Data Delay   : 2.245

Slack        : -1.350
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.306
Data Delay   : 2.655

Slack        : -1.327
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.253

Slack        : -1.324
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.305
Data Delay   : 2.628

Slack        : -1.314
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.305
Data Delay   : 2.618

Slack        : -1.266
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.192

Slack        : -1.225
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 2.151

Slack        : -1.162
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.089
Data Delay   : 2.072

Slack        : -1.050
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 1.976

Slack        : -1.043
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 1.969

Slack        : -0.909
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.073
Data Delay   : 1.835
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                               ;
+--------------------------------------------------------------------------------+
Slack        : 1.319
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.389
Data Delay   : 1.909

Slack        : 1.333
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.392
Data Delay   : 1.926

Slack        : 1.336
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.389
Data Delay   : 1.926

Slack        : 1.368
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.394
Data Delay   : 1.963

Slack        : 1.397
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.641

Slack        : 1.436
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.392
Data Delay   : 2.029

Slack        : 1.444
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.394
Data Delay   : 2.039

Slack        : 1.454
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.389
Data Delay   : 2.044

Slack        : 1.459
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.394
Data Delay   : 2.054

Slack        : 1.477
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.389
Data Delay   : 2.067

Slack        : 1.483
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.389
Data Delay   : 2.073

Slack        : 1.486
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.389
Data Delay   : 2.076

Slack        : 1.553
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.797

Slack        : 1.563
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.807

Slack        : 1.566
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.467
Data Delay   : 2.204

Slack        : 1.571
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.394
Data Delay   : 2.166

Slack        : 1.578
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.389
Data Delay   : 2.168

Slack        : 1.595
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.394
Data Delay   : 2.190

Slack        : 1.608
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.394
Data Delay   : 2.203

Slack        : 1.610
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.394
Data Delay   : 2.205

Slack        : 1.616
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.467
Data Delay   : 2.254

Slack        : 1.617
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.392
Data Delay   : 2.210

Slack        : 1.633
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.394
Data Delay   : 2.228

Slack        : 1.642
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.089
Data Delay   : 1.902

Slack        : 1.671
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.390
Data Delay   : 2.262

Slack        : 1.674
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.467
Data Delay   : 2.312

Slack        : 1.679
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.468
Data Delay   : 2.318

Slack        : 1.686
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.394
Data Delay   : 2.281

Slack        : 1.697
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.941

Slack        : 1.703
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.947

Slack        : 1.710
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.394
Data Delay   : 2.305

Slack        : 1.713
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.392
Data Delay   : 2.306

Slack        : 1.714
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.394
Data Delay   : 2.309

Slack        : 1.718
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 1.962

Slack        : 1.720
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.392
Data Delay   : 2.313

Slack        : 1.722
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.394
Data Delay   : 2.317

Slack        : 1.727
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.394
Data Delay   : 2.322

Slack        : 1.728
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.392
Data Delay   : 2.321

Slack        : 1.738
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.467
Data Delay   : 2.376

Slack        : 1.743
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.392
Data Delay   : 2.336

Slack        : 1.752
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.394
Data Delay   : 2.347

Slack        : 1.755
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.389
Data Delay   : 2.345

Slack        : 1.769
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.394
Data Delay   : 2.364

Slack        : 1.781
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.394
Data Delay   : 2.376

Slack        : 1.784
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.467
Data Delay   : 2.422

Slack        : 1.792
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.036

Slack        : 1.795
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.039

Slack        : 1.797
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.392
Data Delay   : 2.390

Slack        : 1.799
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.043

Slack        : 1.811
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.055

Slack        : 1.824
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.068

Slack        : 1.829
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.073

Slack        : 1.838
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.011
Data Delay   : 2.050

Slack        : 1.844
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.088

Slack        : 1.845
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.089

Slack        : 1.850
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.094

Slack        : 1.852
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.467
Data Delay   : 2.490

Slack        : 1.865
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.109

Slack        : 1.880
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.467
Data Delay   : 2.518

Slack        : 1.881
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 2.124

Slack        : 1.887
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.074
Data Delay   : 2.132

Slack        : 1.913
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.157

Slack        : 1.914
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.158

Slack        : 1.920
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.164

Slack        : 1.925
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.395
Data Delay   : 2.521

Slack        : 1.931
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.393
Data Delay   : 2.525

Slack        : 1.932
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.395
Data Delay   : 2.528

Slack        : 1.933
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.177

Slack        : 1.939
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 2.182

Slack        : 1.946
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.190

Slack        : 1.957
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.201

Slack        : 1.969
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.213

Slack        : 1.975
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.219

Slack        : 1.987
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.467
Data Delay   : 2.625

Slack        : 2.003
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 2.246

Slack        : 2.027
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.271

Slack        : 2.028
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.272

Slack        : 2.049
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 2.292

Slack        : 2.055
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.299

Slack        : 2.061
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.305

Slack        : 2.089
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.333

Slack        : 2.099
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.016
Data Delay   : 2.316

Slack        : 2.099
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.014
Data Delay   : 2.314

Slack        : 2.110
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.354

Slack        : 2.117
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 2.360

Slack        : 2.118
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.016
Data Delay   : 2.335

Slack        : 2.144
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.388

Slack        : 2.145
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 2.388

Slack        : 2.169
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.413

Slack        : 2.174
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.418

Slack        : 2.202
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.446

Slack        : 2.224
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.468

Slack        : 2.252
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.072
Data Delay   : 2.495

Slack        : 2.290
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.534

Slack        : 2.315
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.073
Data Delay   : 2.559
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                ;
+--------------------------------------------------------------------------------+
Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Port Rate
Clock          : clk
Clock Edge     : Rise
Target         : clk

Slack          : -2.649
Actual Width   : 1.000
Required Width : 3.649
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0

Slack          : -2.649
Actual Width   : 1.000
Required Width : 3.649
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0

Slack          : -2.649
Actual Width   : 1.000
Required Width : 3.649
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0

Slack          : -2.649
Actual Width   : 1.000
Required Width : 3.649
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[0]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[1]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[2]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[3]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[4]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[5]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[6]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[7]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[8]

Slack          : -1.285
Actual Width   : 1.000
Required Width : 2.285
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[9]

Slack          : 0.150
Actual Width   : 0.383
Required Width : 0.233
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0

Slack          : 0.151
Actual Width   : 0.384
Required Width : 0.233
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0

Slack          : 0.151
Actual Width   : 0.384
Required Width : 0.233
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0

Slack          : 0.151
Actual Width   : 0.384
Required Width : 0.233
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0

Slack          : 0.279
Actual Width   : 0.465
Required Width : 0.186
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[7]

Slack          : 0.280
Actual Width   : 0.466
Required Width : 0.186
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[0]

Slack          : 0.280
Actual Width   : 0.466
Required Width : 0.186
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[1]

Slack          : 0.280
Actual Width   : 0.466
Required Width : 0.186
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[2]

Slack          : 0.280
Actual Width   : 0.466
Required Width : 0.186
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[3]

Slack          : 0.280
Actual Width   : 0.466
Required Width : 0.186
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[4]

Slack          : 0.280
Actual Width   : 0.466
Required Width : 0.186
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[5]

Slack          : 0.280
Actual Width   : 0.466
Required Width : 0.186
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[6]

Slack          : 0.280
Actual Width   : 0.466
Required Width : 0.186
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[8]

Slack          : 0.295
Actual Width   : 0.481
Required Width : 0.186
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[9]

Slack          : 0.297
Actual Width   : 0.515
Required Width : 0.218
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[9]

Slack          : 0.314
Actual Width   : 0.532
Required Width : 0.218
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[0]

Slack          : 0.314
Actual Width   : 0.532
Required Width : 0.218
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[1]

Slack          : 0.314
Actual Width   : 0.532
Required Width : 0.218
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[2]

Slack          : 0.314
Actual Width   : 0.532
Required Width : 0.218
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[3]

Slack          : 0.314
Actual Width   : 0.532
Required Width : 0.218
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[4]

Slack          : 0.314
Actual Width   : 0.532
Required Width : 0.218
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[5]

Slack          : 0.314
Actual Width   : 0.532
Required Width : 0.218
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[6]

Slack          : 0.314
Actual Width   : 0.532
Required Width : 0.218
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[7]

Slack          : 0.314
Actual Width   : 0.532
Required Width : 0.218
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[8]

Slack          : 0.380
Actual Width   : 0.613
Required Width : 0.233
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0

Slack          : 0.380
Actual Width   : 0.613
Required Width : 0.233
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0

Slack          : 0.381
Actual Width   : 0.614
Required Width : 0.233
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0

Slack          : 0.381
Actual Width   : 0.614
Required Width : 0.233
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0

Slack          : 0.416
Actual Width   : 0.416
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~input|o

Slack          : 0.422
Actual Width   : 0.422
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~inputclkctrl|inclk[0]

Slack          : 0.422
Actual Width   : 0.422
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~inputclkctrl|outclk

Slack          : 0.427
Actual Width   : 0.427
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a0|clk0

Slack          : 0.427
Actual Width   : 0.427
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a27|clk0

Slack          : 0.427
Actual Width   : 0.427
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[7]|clk

Slack          : 0.428
Actual Width   : 0.428
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a18|clk0

Slack          : 0.428
Actual Width   : 0.428
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a9|clk0

Slack          : 0.428
Actual Width   : 0.428
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[0]|clk

Slack          : 0.428
Actual Width   : 0.428
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[1]|clk

Slack          : 0.428
Actual Width   : 0.428
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[2]|clk

Slack          : 0.428
Actual Width   : 0.428
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[3]|clk

Slack          : 0.428
Actual Width   : 0.428
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[4]|clk

Slack          : 0.428
Actual Width   : 0.428
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[5]|clk

Slack          : 0.428
Actual Width   : 0.428
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[6]|clk

Slack          : 0.428
Actual Width   : 0.428
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[8]|clk

Slack          : 0.443
Actual Width   : 0.443
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[9]|clk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~input|i

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~input|i

Slack          : 0.555
Actual Width   : 0.555
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[9]|clk

Slack          : 0.572
Actual Width   : 0.572
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a18|clk0

Slack          : 0.572
Actual Width   : 0.572
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a27|clk0

Slack          : 0.572
Actual Width   : 0.572
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a9|clk0

Slack          : 0.572
Actual Width   : 0.572
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[0]|clk

Slack          : 0.572
Actual Width   : 0.572
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[1]|clk

Slack          : 0.572
Actual Width   : 0.572
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[2]|clk

Slack          : 0.572
Actual Width   : 0.572
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[3]|clk

Slack          : 0.572
Actual Width   : 0.572
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[4]|clk

Slack          : 0.572
Actual Width   : 0.572
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[5]|clk

Slack          : 0.572
Actual Width   : 0.572
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[6]|clk

Slack          : 0.572
Actual Width   : 0.572
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[7]|clk

Slack          : 0.572
Actual Width   : 0.572
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[8]|clk

Slack          : 0.573
Actual Width   : 0.573
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a0|clk0

Slack          : 0.578
Actual Width   : 0.578
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~inputclkctrl|inclk[0]

Slack          : 0.578
Actual Width   : 0.578
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~inputclkctrl|outclk

Slack          : 0.584
Actual Width   : 0.584
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~input|o
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : rst
Clock Port      : clk
Rise            : 0.056
Fall            : 0.274
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : rst
Clock Port      : clk
Rise            : 1.091
Fall            : 0.930
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : d1out[*]
Clock Port      : clk
Rise            : 10.539
Fall            : 10.494
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[0]
Clock Port      : clk
Rise            : 9.556
Fall            : 9.404
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[1]
Clock Port      : clk
Rise            : 9.253
Fall            : 9.121
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[2]
Clock Port      : clk
Rise            : 9.317
Fall            : 9.201
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[3]
Clock Port      : clk
Rise            : 9.231
Fall            : 9.102
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[4]
Clock Port      : clk
Rise            : 9.273
Fall            : 9.146
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[5]
Clock Port      : clk
Rise            : 9.294
Fall            : 9.183
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[6]
Clock Port      : clk
Rise            : 9.262
Fall            : 9.129
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[7]
Clock Port      : clk
Rise            : 9.278
Fall            : 9.164
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[8]
Clock Port      : clk
Rise            : 9.366
Fall            : 9.254
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[9]
Clock Port      : clk
Rise            : 9.737
Fall            : 9.551
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[10]
Clock Port      : clk
Rise            : 10.082
Fall            : 9.896
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[11]
Clock Port      : clk
Rise            : 10.539
Fall            : 10.494
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[12]
Clock Port      : clk
Rise            : 9.823
Fall            : 9.655
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[13]
Clock Port      : clk
Rise            : 9.609
Fall            : 9.458
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[14]
Clock Port      : clk
Rise            : 9.823
Fall            : 9.653
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[15]
Clock Port      : clk
Rise            : 9.729
Fall            : 9.559
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[16]
Clock Port      : clk
Rise            : 9.741
Fall            : 9.655
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[17]
Clock Port      : clk
Rise            : 9.943
Fall            : 9.771
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[18]
Clock Port      : clk
Rise            : 9.557
Fall            : 9.418
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[19]
Clock Port      : clk
Rise            : 9.634
Fall            : 9.503
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[20]
Clock Port      : clk
Rise            : 9.363
Fall            : 9.246
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[21]
Clock Port      : clk
Rise            : 9.604
Fall            : 9.454
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[22]
Clock Port      : clk
Rise            : 10.102
Fall            : 9.892
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[23]
Clock Port      : clk
Rise            : 10.357
Fall            : 10.145
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[24]
Clock Port      : clk
Rise            : 9.383
Fall            : 9.287
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[25]
Clock Port      : clk
Rise            : 9.872
Fall            : 9.699
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[26]
Clock Port      : clk
Rise            : 9.618
Fall            : 9.501
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[27]
Clock Port      : clk
Rise            : 9.653
Fall            : 9.535
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[28]
Clock Port      : clk
Rise            : 9.635
Fall            : 9.501
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[29]
Clock Port      : clk
Rise            : 9.394
Fall            : 9.309
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[30]
Clock Port      : clk
Rise            : 9.720
Fall            : 9.594
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[31]
Clock Port      : clk
Rise            : 9.841
Fall            : 9.671
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : d1out[*]
Clock Port      : clk
Rise            : 8.888
Fall            : 8.763
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[0]
Clock Port      : clk
Rise            : 9.199
Fall            : 9.052
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[1]
Clock Port      : clk
Rise            : 8.908
Fall            : 8.780
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[2]
Clock Port      : clk
Rise            : 8.969
Fall            : 8.857
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[3]
Clock Port      : clk
Rise            : 8.888
Fall            : 8.763
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[4]
Clock Port      : clk
Rise            : 8.929
Fall            : 8.805
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[5]
Clock Port      : clk
Rise            : 8.949
Fall            : 8.841
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[6]
Clock Port      : clk
Rise            : 8.917
Fall            : 8.788
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[7]
Clock Port      : clk
Rise            : 8.932
Fall            : 8.822
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[8]
Clock Port      : clk
Rise            : 9.018
Fall            : 8.910
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[9]
Clock Port      : clk
Rise            : 9.372
Fall            : 9.193
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[10]
Clock Port      : clk
Rise            : 9.704
Fall            : 9.524
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[11]
Clock Port      : clk
Rise            : 10.190
Fall            : 10.148
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[12]
Clock Port      : clk
Rise            : 9.457
Fall            : 9.295
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[13]
Clock Port      : clk
Rise            : 9.252
Fall            : 9.106
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[14]
Clock Port      : clk
Rise            : 9.458
Fall            : 9.293
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[15]
Clock Port      : clk
Rise            : 9.364
Fall            : 9.201
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[16]
Clock Port      : clk
Rise            : 9.377
Fall            : 9.293
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[17]
Clock Port      : clk
Rise            : 9.572
Fall            : 9.407
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[18]
Clock Port      : clk
Rise            : 9.200
Fall            : 9.065
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[19]
Clock Port      : clk
Rise            : 9.275
Fall            : 9.149
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[20]
Clock Port      : clk
Rise            : 9.016
Fall            : 8.902
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[21]
Clock Port      : clk
Rise            : 9.245
Fall            : 9.100
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[22]
Clock Port      : clk
Rise            : 9.725
Fall            : 9.523
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[23]
Clock Port      : clk
Rise            : 9.970
Fall            : 9.766
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[24]
Clock Port      : clk
Rise            : 9.034
Fall            : 8.940
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[25]
Clock Port      : clk
Rise            : 9.505
Fall            : 9.339
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[26]
Clock Port      : clk
Rise            : 9.259
Fall            : 9.145
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[27]
Clock Port      : clk
Rise            : 9.293
Fall            : 9.179
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[28]
Clock Port      : clk
Rise            : 9.275
Fall            : 9.145
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[29]
Clock Port      : clk
Rise            : 9.043
Fall            : 8.961
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[30]
Clock Port      : clk
Rise            : 9.359
Fall            : 9.237
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[31]
Clock Port      : clk
Rise            : 9.472
Fall            : 9.308
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : clk
Slack         : -0.807
End Point TNS : -8.220
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------------------------------+
Clock         : clk
Slack         : 0.635
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------------------------------+
Clock         : clk
Slack         : -3.000
End Point TNS : -18.136
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                              ;
+--------------------------------------------------------------------------------+
Slack        : -0.807
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.136
Data Delay   : 1.952

Slack        : -0.795
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.137
Data Delay   : 1.941

Slack        : -0.794
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.134
Data Delay   : 1.937

Slack        : -0.741
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.136
Data Delay   : 1.886

Slack        : -0.729
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.137
Data Delay   : 1.875

Slack        : -0.728
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.134
Data Delay   : 1.871

Slack        : -0.726
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.132
Data Delay   : 1.867

Slack        : -0.713
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.136
Data Delay   : 1.858

Slack        : -0.701
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.137
Data Delay   : 1.847

Slack        : -0.700
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.134
Data Delay   : 1.843

Slack        : -0.667
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.612

Slack        : -0.660
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.132
Data Delay   : 1.801

Slack        : -0.645
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.136
Data Delay   : 1.790

Slack        : -0.643
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.588

Slack        : -0.642
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.136
Data Delay   : 1.787

Slack        : -0.633
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.137
Data Delay   : 1.779

Slack        : -0.632
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.134
Data Delay   : 1.775

Slack        : -0.630
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.137
Data Delay   : 1.776

Slack        : -0.629
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.134
Data Delay   : 1.772

Slack        : -0.619
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.564

Slack        : -0.607
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.136
Data Delay   : 1.752

Slack        : -0.601
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.546

Slack        : -0.599
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.132
Data Delay   : 1.740

Slack        : -0.597
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.137
Data Delay   : 1.743

Slack        : -0.597
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.134
Data Delay   : 1.740

Slack        : -0.590
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.136
Data Delay   : 1.735

Slack        : -0.583
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.528

Slack        : -0.578
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.137
Data Delay   : 1.724

Slack        : -0.577
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.134
Data Delay   : 1.720

Slack        : -0.577
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.136
Data Delay   : 1.722

Slack        : -0.574
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.519

Slack        : -0.565
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.137
Data Delay   : 1.711

Slack        : -0.564
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.134
Data Delay   : 1.707

Slack        : -0.553
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.498

Slack        : -0.540
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.485

Slack        : -0.527
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.132
Data Delay   : 1.668

Slack        : -0.525
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.470

Slack        : -0.517
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.462

Slack        : -0.516
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.461

Slack        : -0.504
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.153
Data Delay   : 1.644

Slack        : -0.502
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.132
Data Delay   : 1.643

Slack        : -0.500
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.136
Data Delay   : 1.645

Slack        : -0.490
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.137
Data Delay   : 1.636

Slack        : -0.490
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.134
Data Delay   : 1.633

Slack        : -0.480
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.425

Slack        : -0.477
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.422

Slack        : -0.468
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.413

Slack        : -0.457
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.402

Slack        : -0.456
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.401

Slack        : -0.455
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.400

Slack        : -0.454
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.067
Data Delay   : 1.396

Slack        : -0.454
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.399

Slack        : -0.453
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.398

Slack        : -0.450
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.395

Slack        : -0.444
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.066
Data Delay   : 1.387

Slack        : -0.444
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.069
Data Delay   : 1.384

Slack        : -0.438
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.153
Data Delay   : 1.578

Slack        : -0.424
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.132
Data Delay   : 1.565

Slack        : -0.410
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.153
Data Delay   : 1.550

Slack        : -0.409
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.354

Slack        : -0.407
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.132
Data Delay   : 1.548

Slack        : -0.402
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.347

Slack        : -0.394
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.132
Data Delay   : 1.535

Slack        : -0.393
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.338

Slack        : -0.391
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.336

Slack        : -0.390
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.335

Slack        : -0.389
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.334

Slack        : -0.389
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.334

Slack        : -0.387
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.332

Slack        : -0.384
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.329

Slack        : -0.366
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.311

Slack        : -0.361
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.306

Slack        : -0.342
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.153
Data Delay   : 1.482

Slack        : -0.339
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.153
Data Delay   : 1.479

Slack        : -0.327
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.272

Slack        : -0.326
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.271

Slack        : -0.317
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.132
Data Delay   : 1.458

Slack        : -0.312
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.153
Data Delay   : 1.452

Slack        : -0.293
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.238

Slack        : -0.290
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.235

Slack        : -0.287
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.153
Data Delay   : 1.427

Slack        : -0.276
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.221

Slack        : -0.274
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.153
Data Delay   : 1.414

Slack        : -0.271
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.071
Data Delay   : 1.209

Slack        : -0.257
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.202

Slack        : -0.254
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.199

Slack        : -0.243
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.188

Slack        : -0.233
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.178

Slack        : -0.210
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.155

Slack        : -0.205
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.153
Data Delay   : 1.345

Slack        : -0.180
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.125

Slack        : -0.159
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.050
Data Delay   : 1.096

Slack        : -0.095
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.040

Slack        : -0.093
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 1.038

Slack        : 0.011
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : -0.042
Data Delay   : 0.934
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                               ;
+--------------------------------------------------------------------------------+
Slack        : 0.635
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.224
Data Delay   : 0.963

Slack        : 0.663
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.226
Data Delay   : 0.993

Slack        : 0.663
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.224
Data Delay   : 0.991

Slack        : 0.679
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.805

Slack        : 0.683
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.230
Data Delay   : 1.017

Slack        : 0.696
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.224
Data Delay   : 1.024

Slack        : 0.704
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.226
Data Delay   : 1.034

Slack        : 0.711
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.229
Data Delay   : 1.044

Slack        : 0.713
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.224
Data Delay   : 1.041

Slack        : 0.714
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.224
Data Delay   : 1.042

Slack        : 0.717
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.224
Data Delay   : 1.045

Slack        : 0.719
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.230
Data Delay   : 1.053

Slack        : 0.744
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.870

Slack        : 0.749
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.875

Slack        : 0.773
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.245
Data Delay   : 1.102

Slack        : 0.774
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.229
Data Delay   : 1.107

Slack        : 0.784
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.224
Data Delay   : 1.112

Slack        : 0.788
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.226
Data Delay   : 1.118

Slack        : 0.790
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.229
Data Delay   : 1.123

Slack        : 0.793
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.230
Data Delay   : 1.127

Slack        : 0.794
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.229
Data Delay   : 1.127

Slack        : 0.797
From Node    : lab4_fetch:ftch|count[8]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.230
Data Delay   : 1.131

Slack        : 0.800
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.224
Data Delay   : 1.128

Slack        : 0.811
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.050
Data Delay   : 0.945

Slack        : 0.827
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.245
Data Delay   : 1.156

Slack        : 0.828
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.229
Data Delay   : 1.161

Slack        : 0.829
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.955

Slack        : 0.841
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.245
Data Delay   : 1.170

Slack        : 0.842
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.230
Data Delay   : 1.176

Slack        : 0.842
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.968

Slack        : 0.843
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.226
Data Delay   : 1.173

Slack        : 0.845
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.229
Data Delay   : 1.178

Slack        : 0.846
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.245
Data Delay   : 1.175

Slack        : 0.850
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.226
Data Delay   : 1.180

Slack        : 0.851
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.226
Data Delay   : 1.181

Slack        : 0.853
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.226
Data Delay   : 1.183

Slack        : 0.856
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.229
Data Delay   : 1.189

Slack        : 0.860
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 0.986

Slack        : 0.860
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.229
Data Delay   : 1.193

Slack        : 0.864
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.230
Data Delay   : 1.198

Slack        : 0.864
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.224
Data Delay   : 1.192

Slack        : 0.871
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.230
Data Delay   : 1.205

Slack        : 0.871
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.230
Data Delay   : 1.205

Slack        : 0.877
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.003

Slack        : 0.889
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.015

Slack        : 0.893
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.019

Slack        : 0.896
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.226
Data Delay   : 1.226

Slack        : 0.898
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.024

Slack        : 0.901
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.027

Slack        : 0.903
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.029

Slack        : 0.905
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.245
Data Delay   : 1.234

Slack        : 0.905
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.031

Slack        : 0.906
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.032

Slack        : 0.907
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.033

Slack        : 0.907
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.245
Data Delay   : 1.236

Slack        : 0.909
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.029
Data Delay   : 1.042

Slack        : 0.911
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.037

Slack        : 0.912
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.038

Slack        : 0.941
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.230
Data Delay   : 1.275

Slack        : 0.942
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.226
Data Delay   : 1.272

Slack        : 0.942
From Node    : lab4_fetch:ftch|count[7]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.229
Data Delay   : 1.275

Slack        : 0.956
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.082

Slack        : 0.958
From Node    : lab4_fetch:ftch|count[5]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.084

Slack        : 0.962
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.088

Slack        : 0.964
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.245
Data Delay   : 1.293

Slack        : 0.964
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.090

Slack        : 0.970
From Node    : lab4_fetch:ftch|count[6]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.096

Slack        : 0.971
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.097

Slack        : 0.972
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.098

Slack        : 0.973
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.099

Slack        : 0.974
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.245
Data Delay   : 1.303

Slack        : 0.982
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.108

Slack        : 0.993
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.119

Slack        : 1.025
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.151

Slack        : 1.027
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.245
Data Delay   : 1.356

Slack        : 1.030
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.156

Slack        : 1.034
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.160

Slack        : 1.036
From Node    : lab4_fetch:ftch|count[2]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.162

Slack        : 1.036
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.162

Slack        : 1.038
From Node    : lab4_fetch:ftch|count[4]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.164

Slack        : 1.040
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.166

Slack        : 1.053
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.031
Data Delay   : 1.188

Slack        : 1.056
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.035
Data Delay   : 1.195

Slack        : 1.062
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.188

Slack        : 1.062
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.188

Slack        : 1.063
From Node    : lab4_fetch:ftch|count[9]
To Node      : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.034
Data Delay   : 1.201

Slack        : 1.093
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.219

Slack        : 1.093
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.219

Slack        : 1.095
From Node    : lab4_fetch:ftch|count[3]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.221

Slack        : 1.103
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.229

Slack        : 1.105
From Node    : lab4_fetch:ftch|count[0]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.231

Slack        : 1.115
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.241

Slack        : 1.115
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.241

Slack        : 1.156
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.282

Slack        : 1.158
From Node    : lab4_fetch:ftch|count[1]
To Node      : lab4_fetch:ftch|count[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.042
Data Delay   : 1.284
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                ;
+--------------------------------------------------------------------------------+
Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Port Rate
Clock          : clk
Clock Edge     : Rise
Target         : clk

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[0]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[1]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[2]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[3]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[4]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[5]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[6]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[7]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[8]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[9]

Slack          : -0.126
Actual Width   : 0.104
Required Width : 0.230
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0

Slack          : -0.126
Actual Width   : 0.104
Required Width : 0.230
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0

Slack          : -0.126
Actual Width   : 0.104
Required Width : 0.230
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0

Slack          : -0.125
Actual Width   : 0.105
Required Width : 0.230
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0

Slack          : -0.084
Actual Width   : 0.100
Required Width : 0.184
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[9]

Slack          : -0.061
Actual Width   : 0.123
Required Width : 0.184
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[0]

Slack          : -0.061
Actual Width   : 0.123
Required Width : 0.184
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[1]

Slack          : -0.061
Actual Width   : 0.123
Required Width : 0.184
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[2]

Slack          : -0.061
Actual Width   : 0.123
Required Width : 0.184
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[3]

Slack          : -0.061
Actual Width   : 0.123
Required Width : 0.184
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[4]

Slack          : -0.061
Actual Width   : 0.123
Required Width : 0.184
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[5]

Slack          : -0.061
Actual Width   : 0.123
Required Width : 0.184
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[6]

Slack          : -0.061
Actual Width   : 0.123
Required Width : 0.184
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[7]

Slack          : -0.061
Actual Width   : 0.123
Required Width : 0.184
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[8]

Slack          : 0.096
Actual Width   : 0.096
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[9]|clk

Slack          : 0.118
Actual Width   : 0.118
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a18|clk0

Slack          : 0.118
Actual Width   : 0.118
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a27|clk0

Slack          : 0.118
Actual Width   : 0.118
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a9|clk0

Slack          : 0.118
Actual Width   : 0.118
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[0]|clk

Slack          : 0.118
Actual Width   : 0.118
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[1]|clk

Slack          : 0.118
Actual Width   : 0.118
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[2]|clk

Slack          : 0.118
Actual Width   : 0.118
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[3]|clk

Slack          : 0.118
Actual Width   : 0.118
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[4]|clk

Slack          : 0.118
Actual Width   : 0.118
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[5]|clk

Slack          : 0.118
Actual Width   : 0.118
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[6]|clk

Slack          : 0.118
Actual Width   : 0.118
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[8]|clk

Slack          : 0.119
Actual Width   : 0.119
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a0|clk0

Slack          : 0.119
Actual Width   : 0.119
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[7]|clk

Slack          : 0.120
Actual Width   : 0.120
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~input|o

Slack          : 0.133
Actual Width   : 0.133
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~inputclkctrl|inclk[0]

Slack          : 0.133
Actual Width   : 0.133
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~inputclkctrl|outclk

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~input|i

Slack          : 0.500
Actual Width   : 0.500
Required Width : 0.000
Type           : Low Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~input|i

Slack          : 0.659
Actual Width   : 0.875
Required Width : 0.216
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[7]

Slack          : 0.660
Actual Width   : 0.890
Required Width : 0.230
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a0~porta_address_reg0

Slack          : 0.660
Actual Width   : 0.890
Required Width : 0.230
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a9~porta_address_reg0

Slack          : 0.660
Actual Width   : 0.876
Required Width : 0.216
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[0]

Slack          : 0.660
Actual Width   : 0.876
Required Width : 0.216
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[1]

Slack          : 0.660
Actual Width   : 0.876
Required Width : 0.216
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[2]

Slack          : 0.660
Actual Width   : 0.876
Required Width : 0.216
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[3]

Slack          : 0.660
Actual Width   : 0.876
Required Width : 0.216
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[4]

Slack          : 0.660
Actual Width   : 0.876
Required Width : 0.216
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[5]

Slack          : 0.660
Actual Width   : 0.876
Required Width : 0.216
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[6]

Slack          : 0.660
Actual Width   : 0.876
Required Width : 0.216
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[8]

Slack          : 0.662
Actual Width   : 0.892
Required Width : 0.230
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a18~porta_address_reg0

Slack          : 0.662
Actual Width   : 0.892
Required Width : 0.230
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|altsyncram:RAM_rtl_0|altsyncram_um71:auto_generated|ram_block1a27~porta_address_reg0

Slack          : 0.681
Actual Width   : 0.897
Required Width : 0.216
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : lab4_fetch:ftch|count[9]

Slack          : 0.866
Actual Width   : 0.866
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~inputclkctrl|inclk[0]

Slack          : 0.866
Actual Width   : 0.866
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~inputclkctrl|outclk

Slack          : 0.880
Actual Width   : 0.880
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : clk~input|o

Slack          : 0.880
Actual Width   : 0.880
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a0|clk0

Slack          : 0.880
Actual Width   : 0.880
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a9|clk0

Slack          : 0.881
Actual Width   : 0.881
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[0]|clk

Slack          : 0.881
Actual Width   : 0.881
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[1]|clk

Slack          : 0.881
Actual Width   : 0.881
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[2]|clk

Slack          : 0.881
Actual Width   : 0.881
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[3]|clk

Slack          : 0.881
Actual Width   : 0.881
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[4]|clk

Slack          : 0.881
Actual Width   : 0.881
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[5]|clk

Slack          : 0.881
Actual Width   : 0.881
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[6]|clk

Slack          : 0.881
Actual Width   : 0.881
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[7]|clk

Slack          : 0.881
Actual Width   : 0.881
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[8]|clk

Slack          : 0.882
Actual Width   : 0.882
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a18|clk0

Slack          : 0.882
Actual Width   : 0.882
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|RAM_rtl_0|auto_generated|ram_block1a27|clk0

Slack          : 0.903
Actual Width   : 0.903
Required Width : 0.000
Type           : High Pulse Width
Clock          : clk
Clock Edge     : Rise
Target         : ftch|count[9]|clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : rst
Clock Port      : clk
Rise            : 0.010
Fall            : 0.254
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : rst
Clock Port      : clk
Rise            : 0.677
Fall            : 0.380
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : d1out[*]
Clock Port      : clk
Rise            : 6.064
Fall            : 6.168
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[0]
Clock Port      : clk
Rise            : 5.225
Fall            : 5.277
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[1]
Clock Port      : clk
Rise            : 5.059
Fall            : 5.096
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[2]
Clock Port      : clk
Rise            : 5.103
Fall            : 5.145
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[3]
Clock Port      : clk
Rise            : 5.059
Fall            : 5.090
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[4]
Clock Port      : clk
Rise            : 5.087
Fall            : 5.123
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[5]
Clock Port      : clk
Rise            : 5.113
Fall            : 5.147
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[6]
Clock Port      : clk
Rise            : 5.065
Fall            : 5.101
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[7]
Clock Port      : clk
Rise            : 5.094
Fall            : 5.128
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[8]
Clock Port      : clk
Rise            : 5.163
Fall            : 5.207
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[9]
Clock Port      : clk
Rise            : 5.301
Fall            : 5.365
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[10]
Clock Port      : clk
Rise            : 5.514
Fall            : 5.586
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[11]
Clock Port      : clk
Rise            : 6.064
Fall            : 6.168
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[12]
Clock Port      : clk
Rise            : 5.385
Fall            : 5.447
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[13]
Clock Port      : clk
Rise            : 5.274
Fall            : 5.332
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[14]
Clock Port      : clk
Rise            : 5.388
Fall            : 5.448
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[15]
Clock Port      : clk
Rise            : 5.317
Fall            : 5.372
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[16]
Clock Port      : clk
Rise            : 5.350
Fall            : 5.435
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[17]
Clock Port      : clk
Rise            : 5.447
Fall            : 5.531
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[18]
Clock Port      : clk
Rise            : 5.228
Fall            : 5.286
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[19]
Clock Port      : clk
Rise            : 5.299
Fall            : 5.356
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[20]
Clock Port      : clk
Rise            : 5.148
Fall            : 5.193
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[21]
Clock Port      : clk
Rise            : 5.246
Fall            : 5.307
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[22]
Clock Port      : clk
Rise            : 5.527
Fall            : 5.604
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[23]
Clock Port      : clk
Rise            : 5.676
Fall            : 5.761
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[24]
Clock Port      : clk
Rise            : 5.167
Fall            : 5.213
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[25]
Clock Port      : clk
Rise            : 5.426
Fall            : 5.487
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[26]
Clock Port      : clk
Rise            : 5.280
Fall            : 5.348
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[27]
Clock Port      : clk
Rise            : 5.308
Fall            : 5.374
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[28]
Clock Port      : clk
Rise            : 5.276
Fall            : 5.343
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[29]
Clock Port      : clk
Rise            : 5.167
Fall            : 5.220
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[30]
Clock Port      : clk
Rise            : 5.350
Fall            : 5.417
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[31]
Clock Port      : clk
Rise            : 5.361
Fall            : 5.440
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : d1out[*]
Clock Port      : clk
Rise            : 4.841
Fall            : 4.871
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[0]
Clock Port      : clk
Rise            : 5.000
Fall            : 5.050
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[1]
Clock Port      : clk
Rise            : 4.841
Fall            : 4.876
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[2]
Clock Port      : clk
Rise            : 4.882
Fall            : 4.923
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[3]
Clock Port      : clk
Rise            : 4.841
Fall            : 4.871
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[4]
Clock Port      : clk
Rise            : 4.869
Fall            : 4.903
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[5]
Clock Port      : clk
Rise            : 4.893
Fall            : 4.926
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[6]
Clock Port      : clk
Rise            : 4.846
Fall            : 4.881
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[7]
Clock Port      : clk
Rise            : 4.874
Fall            : 4.907
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[8]
Clock Port      : clk
Rise            : 4.942
Fall            : 4.984
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[9]
Clock Port      : clk
Rise            : 5.073
Fall            : 5.134
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[10]
Clock Port      : clk
Rise            : 5.278
Fall            : 5.347
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[11]
Clock Port      : clk
Rise            : 5.842
Fall            : 5.944
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[12]
Clock Port      : clk
Rise            : 5.155
Fall            : 5.215
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[13]
Clock Port      : clk
Rise            : 5.049
Fall            : 5.104
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[14]
Clock Port      : clk
Rise            : 5.158
Fall            : 5.216
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[15]
Clock Port      : clk
Rise            : 5.088
Fall            : 5.141
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[16]
Clock Port      : clk
Rise            : 5.120
Fall            : 5.202
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[17]
Clock Port      : clk
Rise            : 5.215
Fall            : 5.295
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[18]
Clock Port      : clk
Rise            : 5.003
Fall            : 5.059
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[19]
Clock Port      : clk
Rise            : 5.074
Fall            : 5.129
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[20]
Clock Port      : clk
Rise            : 4.928
Fall            : 4.972
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[21]
Clock Port      : clk
Rise            : 5.020
Fall            : 5.080
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[22]
Clock Port      : clk
Rise            : 5.293
Fall            : 5.367
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[23]
Clock Port      : clk
Rise            : 5.436
Fall            : 5.518
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[24]
Clock Port      : clk
Rise            : 4.946
Fall            : 4.990
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[25]
Clock Port      : clk
Rise            : 5.196
Fall            : 5.256
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[26]
Clock Port      : clk
Rise            : 5.053
Fall            : 5.119
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[27]
Clock Port      : clk
Rise            : 5.081
Fall            : 5.145
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[28]
Clock Port      : clk
Rise            : 5.050
Fall            : 5.115
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[29]
Clock Port      : clk
Rise            : 4.945
Fall            : 4.996
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[30]
Clock Port      : clk
Rise            : 5.123
Fall            : 5.188
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[31]
Clock Port      : clk
Rise            : 5.131
Fall            : 5.207
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+--------------------------------------------------------------------------------+
Clock               : Worst-case Slack
Setup               : -2.508
Hold                : 0.635
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -3.000

Clock               :  clk
Setup               : -2.508
Hold                : 0.635
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -3.000

Clock               : Design-wide TNS
Setup               : -30.892
Hold                : 0.0
Recovery            : 0.0
Removal             : 0.0
Minimum Pulse Width : -26.622

Clock               :  clk
Setup               : -30.892
Hold                : 0.000
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -26.622
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : rst
Clock Port      : clk
Rise            : 0.056
Fall            : 0.274
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : rst
Clock Port      : clk
Rise            : 1.245
Fall            : 1.078
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : d1out[*]
Clock Port      : clk
Rise            : 11.725
Fall            : 11.731
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[0]
Clock Port      : clk
Rise            : 10.583
Fall            : 10.449
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[1]
Clock Port      : clk
Rise            : 10.244
Fall            : 10.138
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[2]
Clock Port      : clk
Rise            : 10.330
Fall            : 10.220
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[3]
Clock Port      : clk
Rise            : 10.220
Fall            : 10.115
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[4]
Clock Port      : clk
Rise            : 10.265
Fall            : 10.163
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[5]
Clock Port      : clk
Rise            : 10.298
Fall            : 10.194
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[6]
Clock Port      : clk
Rise            : 10.254
Fall            : 10.147
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[7]
Clock Port      : clk
Rise            : 10.281
Fall            : 10.177
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[8]
Clock Port      : clk
Rise            : 10.369
Fall            : 10.276
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[9]
Clock Port      : clk
Rise            : 10.753
Fall            : 10.621
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[10]
Clock Port      : clk
Rise            : 11.145
Fall            : 10.994
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[11]
Clock Port      : clk
Rise            : 11.725
Fall            : 11.731
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[12]
Clock Port      : clk
Rise            : 10.864
Fall            : 10.721
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[13]
Clock Port      : clk
Rise            : 10.619
Fall            : 10.506
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[14]
Clock Port      : clk
Rise            : 10.867
Fall            : 10.717
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[15]
Clock Port      : clk
Rise            : 10.765
Fall            : 10.623
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[16]
Clock Port      : clk
Rise            : 10.782
Fall            : 10.722
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[17]
Clock Port      : clk
Rise            : 10.971
Fall            : 10.853
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[18]
Clock Port      : clk
Rise            : 10.570
Fall            : 10.469
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[19]
Clock Port      : clk
Rise            : 10.669
Fall            : 10.554
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[20]
Clock Port      : clk
Rise            : 10.371
Fall            : 10.271
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[21]
Clock Port      : clk
Rise            : 10.615
Fall            : 10.506
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[22]
Clock Port      : clk
Rise            : 11.155
Fall            : 10.989
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[23]
Clock Port      : clk
Rise            : 11.437
Fall            : 11.266
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[24]
Clock Port      : clk
Rise            : 10.399
Fall            : 10.308
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[25]
Clock Port      : clk
Rise            : 10.914
Fall            : 10.773
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[26]
Clock Port      : clk
Rise            : 10.640
Fall            : 10.555
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[27]
Clock Port      : clk
Rise            : 10.692
Fall            : 10.589
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[28]
Clock Port      : clk
Rise            : 10.655
Fall            : 10.556
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[29]
Clock Port      : clk
Rise            : 10.417
Fall            : 10.338
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[30]
Clock Port      : clk
Rise            : 10.766
Fall            : 10.654
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[31]
Clock Port      : clk
Rise            : 10.870
Fall            : 10.751
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : d1out[*]
Clock Port      : clk
Rise            : 4.841
Fall            : 4.871
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[0]
Clock Port      : clk
Rise            : 5.000
Fall            : 5.050
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[1]
Clock Port      : clk
Rise            : 4.841
Fall            : 4.876
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[2]
Clock Port      : clk
Rise            : 4.882
Fall            : 4.923
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[3]
Clock Port      : clk
Rise            : 4.841
Fall            : 4.871
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[4]
Clock Port      : clk
Rise            : 4.869
Fall            : 4.903
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[5]
Clock Port      : clk
Rise            : 4.893
Fall            : 4.926
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[6]
Clock Port      : clk
Rise            : 4.846
Fall            : 4.881
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[7]
Clock Port      : clk
Rise            : 4.874
Fall            : 4.907
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[8]
Clock Port      : clk
Rise            : 4.942
Fall            : 4.984
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[9]
Clock Port      : clk
Rise            : 5.073
Fall            : 5.134
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[10]
Clock Port      : clk
Rise            : 5.278
Fall            : 5.347
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[11]
Clock Port      : clk
Rise            : 5.842
Fall            : 5.944
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[12]
Clock Port      : clk
Rise            : 5.155
Fall            : 5.215
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[13]
Clock Port      : clk
Rise            : 5.049
Fall            : 5.104
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[14]
Clock Port      : clk
Rise            : 5.158
Fall            : 5.216
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[15]
Clock Port      : clk
Rise            : 5.088
Fall            : 5.141
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[16]
Clock Port      : clk
Rise            : 5.120
Fall            : 5.202
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[17]
Clock Port      : clk
Rise            : 5.215
Fall            : 5.295
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[18]
Clock Port      : clk
Rise            : 5.003
Fall            : 5.059
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[19]
Clock Port      : clk
Rise            : 5.074
Fall            : 5.129
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[20]
Clock Port      : clk
Rise            : 4.928
Fall            : 4.972
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[21]
Clock Port      : clk
Rise            : 5.020
Fall            : 5.080
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[22]
Clock Port      : clk
Rise            : 5.293
Fall            : 5.367
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[23]
Clock Port      : clk
Rise            : 5.436
Fall            : 5.518
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[24]
Clock Port      : clk
Rise            : 4.946
Fall            : 4.990
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[25]
Clock Port      : clk
Rise            : 5.196
Fall            : 5.256
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[26]
Clock Port      : clk
Rise            : 5.053
Fall            : 5.119
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[27]
Clock Port      : clk
Rise            : 5.081
Fall            : 5.145
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[28]
Clock Port      : clk
Rise            : 5.050
Fall            : 5.115
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[29]
Clock Port      : clk
Rise            : 4.945
Fall            : 4.996
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[30]
Clock Port      : clk
Rise            : 5.123
Fall            : 5.188
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  d1out[31]
Clock Port      : clk
Rise            : 5.131
Fall            : 5.207
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                  ;
+--------------------------------------------------------------------------------+
Pin                     : d1out[0]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[1]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[2]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[3]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[4]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[5]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[6]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[7]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[8]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[9]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[10]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[11]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[12]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[13]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[14]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[15]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[16]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[17]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[18]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[19]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[20]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[21]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[22]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[23]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[24]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[25]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[26]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[27]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[28]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[29]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[30]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d1out[31]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[0]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[1]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[2]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[3]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[4]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[5]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[6]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[7]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[8]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[9]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[10]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[11]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[12]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[13]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[14]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[15]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[16]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[17]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[18]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[19]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[20]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[21]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[22]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[23]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[24]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[25]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[26]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[27]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[28]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[29]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[30]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : d2out[31]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ~ALTERA_DCLK~
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ~ALTERA_nCEO~
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Input Transition Times                                                         ;
+--------------------------------------------------------------------------------+
Pin             : clk
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : rst
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_ASDO_DATA1~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_FLASH_nCE_nCSO~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_DATA0~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                ;
+--------------------------------------------------------------------------------+
Pin                                  : d1out[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00467 V
Ringback Voltage on Rise at FPGA Pin : 0.226 V
Ringback Voltage on Fall at FPGA Pin : 0.087 V
10-90 Rise Time at FPGA Pin          : 2.91e-09 s
90-10 Fall Time at FPGA Pin          : 2.74e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00467 V
Ringback Voltage on Rise at Far-end  : 0.226 V
Ringback Voltage on Fall at Far-end  : 0.087 V
10-90 Rise Time at Far-end           : 2.91e-09 s
90-10 Fall Time at Far-end           : 2.74e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[16]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[17]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[18]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[19]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[20]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[21]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[22]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[23]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[24]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[25]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[26]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[27]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[28]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[29]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[30]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[31]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00467 V
Ringback Voltage on Rise at FPGA Pin : 0.226 V
Ringback Voltage on Fall at FPGA Pin : 0.087 V
10-90 Rise Time at FPGA Pin          : 2.91e-09 s
90-10 Fall Time at FPGA Pin          : 2.74e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00467 V
Ringback Voltage on Rise at Far-end  : 0.226 V
Ringback Voltage on Fall at Far-end  : 0.087 V
10-90 Rise Time at Far-end           : 2.91e-09 s
90-10 Fall Time at Far-end           : 2.74e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[16]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[17]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[18]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[19]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[20]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[21]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[22]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[23]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[24]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00496 V
Ringback Voltage on Rise at FPGA Pin : 0.223 V
Ringback Voltage on Fall at FPGA Pin : 0.086 V
10-90 Rise Time at FPGA Pin          : 2.9e-09 s
90-10 Fall Time at FPGA Pin          : 2.73e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00496 V
Ringback Voltage on Rise at Far-end  : 0.223 V
Ringback Voltage on Fall at Far-end  : 0.086 V
10-90 Rise Time at Far-end           : 2.9e-09 s
90-10 Fall Time at Far-end           : 2.73e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[25]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[26]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[27]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[28]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[29]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[30]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[31]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 2.67e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0485 V
Ringback Voltage on Rise at FPGA Pin : 0.167 V
Ringback Voltage on Fall at FPGA Pin : 0.096 V
10-90 Rise Time at FPGA Pin          : 2.95e-10 s
90-10 Fall Time at FPGA Pin          : 2.73e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 2.67e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0485 V
Ringback Voltage on Rise at Far-end  : 0.167 V
Ringback Voltage on Fall at Far-end  : 0.096 V
10-90 Rise Time at Far-end           : 2.95e-10 s
90-10 Fall Time at Far-end           : 2.73e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.18e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00483 V
Ringback Voltage on Rise at FPGA Pin : 0.152 V
Ringback Voltage on Fall at FPGA Pin : 0.012 V
10-90 Rise Time at FPGA Pin          : 4.81e-10 s
90-10 Fall Time at FPGA Pin          : 6.29e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.18e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00483 V
Ringback Voltage on Rise at Far-end  : 0.152 V
Ringback Voltage on Fall at Far-end  : 0.012 V
10-90 Rise Time at Far-end           : 4.81e-10 s
90-10 Fall Time at Far-end           : 6.29e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                               ;
+--------------------------------------------------------------------------------+
Pin                                  : d1out[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00265 V
Ringback Voltage on Rise at FPGA Pin : 0.133 V
Ringback Voltage on Fall at FPGA Pin : 0.056 V
10-90 Rise Time at FPGA Pin          : 3.55e-09 s
90-10 Fall Time at FPGA Pin          : 3.31e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00265 V
Ringback Voltage on Rise at Far-end  : 0.133 V
Ringback Voltage on Fall at Far-end  : 0.056 V
10-90 Rise Time at Far-end           : 3.55e-09 s
90-10 Fall Time at Far-end           : 3.31e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[16]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[17]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[18]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[19]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[20]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[21]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[22]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[23]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[24]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[25]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[26]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[27]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[28]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[29]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[30]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[31]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00265 V
Ringback Voltage on Rise at FPGA Pin : 0.133 V
Ringback Voltage on Fall at FPGA Pin : 0.056 V
10-90 Rise Time at FPGA Pin          : 3.55e-09 s
90-10 Fall Time at FPGA Pin          : 3.31e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00265 V
Ringback Voltage on Rise at Far-end  : 0.133 V
Ringback Voltage on Fall at Far-end  : 0.056 V
10-90 Rise Time at Far-end           : 3.55e-09 s
90-10 Fall Time at Far-end           : 3.31e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[16]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[17]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[18]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[19]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[20]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[21]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[22]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[23]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[24]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00269 V
Ringback Voltage on Rise at FPGA Pin : 0.13 V
Ringback Voltage on Fall at FPGA Pin : 0.055 V
10-90 Rise Time at FPGA Pin          : 3.54e-09 s
90-10 Fall Time at FPGA Pin          : 3.29e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00269 V
Ringback Voltage on Rise at Far-end  : 0.13 V
Ringback Voltage on Fall at Far-end  : 0.055 V
10-90 Rise Time at Far-end           : 3.54e-09 s
90-10 Fall Time at Far-end           : 3.29e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[25]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[26]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[27]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[28]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[29]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[30]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[31]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.75e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.0109 V
Ringback Voltage on Rise at FPGA Pin : 0.084 V
Ringback Voltage on Fall at FPGA Pin : 0.027 V
10-90 Rise Time at FPGA Pin          : 4.31e-10 s
90-10 Fall Time at FPGA Pin          : 3.61e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.75e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.0109 V
Ringback Voltage on Rise at Far-end  : 0.084 V
Ringback Voltage on Fall at Far-end  : 0.027 V
10-90 Rise Time at Far-end           : 4.31e-10 s
90-10 Fall Time at Far-end           : 3.61e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.15e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00712 V
Ringback Voltage on Rise at FPGA Pin : 0.093 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 6.21e-10 s
90-10 Fall Time at FPGA Pin          : 7.9e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.15e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00712 V
Ringback Voltage on Rise at Far-end  : 0.093 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 6.21e-10 s
90-10 Fall Time at Far-end           : 7.9e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                ;
+--------------------------------------------------------------------------------+
Pin                                  : d1out[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0113 V
Ringback Voltage on Rise at FPGA Pin : 0.208 V
Ringback Voltage on Fall at FPGA Pin : 0.179 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.23e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0113 V
Ringback Voltage on Rise at Far-end  : 0.208 V
Ringback Voltage on Fall at Far-end  : 0.179 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.23e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[16]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[17]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[18]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[19]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[20]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[21]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[22]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[23]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[24]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[25]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[26]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[27]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[28]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[29]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[30]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d1out[31]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0113 V
Ringback Voltage on Rise at FPGA Pin : 0.208 V
Ringback Voltage on Fall at FPGA Pin : 0.179 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.23e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0113 V
Ringback Voltage on Rise at Far-end  : 0.208 V
Ringback Voltage on Fall at Far-end  : 0.179 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.23e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[16]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[17]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[18]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[19]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[20]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[21]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[22]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[23]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[24]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0117 V
Ringback Voltage on Rise at FPGA Pin : 0.202 V
Ringback Voltage on Fall at FPGA Pin : 0.176 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.22e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0117 V
Ringback Voltage on Rise at Far-end  : 0.202 V
Ringback Voltage on Fall at Far-end  : 0.176 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.22e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[25]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[26]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[27]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[28]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[29]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[30]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : d2out[31]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.22e-08 V
Voh Max at FPGA Pin                  : 2.74 V
Vol Min at FPGA Pin                  : -0.06 V
Ringback Voltage on Rise at FPGA Pin : 0.158 V
Ringback Voltage on Fall at FPGA Pin : 0.08 V
10-90 Rise Time at FPGA Pin          : 2.68e-10 s
90-10 Fall Time at FPGA Pin          : 2.19e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.22e-08 V
Voh Max at Far-end                   : 2.74 V
Vol Min at Far-end                   : -0.06 V
Ringback Voltage on Rise at Far-end  : 0.158 V
Ringback Voltage on Fall at Far-end  : 0.08 V
10-90 Rise Time at Far-end           : 2.68e-10 s
90-10 Fall Time at Far-end           : 2.19e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 3.54e-08 V
Voh Max at FPGA Pin                  : 2.7 V
Vol Min at FPGA Pin                  : -0.00943 V
Ringback Voltage on Rise at FPGA Pin : 0.276 V
Ringback Voltage on Fall at FPGA Pin : 0.035 V
10-90 Rise Time at FPGA Pin          : 3.19e-10 s
90-10 Fall Time at FPGA Pin          : 4.99e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 3.54e-08 V
Voh Max at Far-end                   : 2.7 V
Vol Min at Far-end                   : -0.00943 V
Ringback Voltage on Rise at Far-end  : 0.276 V
Ringback Voltage on Fall at Far-end  : 0.035 V
10-90 Rise Time at Far-end           : 3.19e-10 s
90-10 Fall Time at Far-end           : 4.99e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Transfers                                                                ;
+--------------------------------------------------------------------------------+
From Clock : clk
To Clock   : clk
RR Paths   : 275
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------+
; Hold Transfers                                                                 ;
+--------------------------------------------------------------------------------+
From Clock : clk
To Clock   : clk
RR Paths   : 275
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+--------------------------------------------------------------------------------+
; Unconstrained Paths                                                            ;
+--------------------------------------------------------------------------------+
Property : Illegal Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Input Ports
Setup    : 1
Hold     : 1

Property : Unconstrained Input Port Paths
Setup    : 14
Hold     : 14

Property : Unconstrained Output Ports
Setup    : 32
Hold     : 32

Property : Unconstrained Output Port Paths
Setup    : 32
Hold     : 32
+--------------------------------------------------------------------------------+



+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Sat Nov 19 01:16:39 2016
Info: Command: quartus_sta the_project -c the_project
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'the_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.508
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.508       -30.892 clk 
Info (332146): Worst-case hold slack is 1.439
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.439         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -26.622 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.205
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.205       -26.689 clk 
Info (332146): Worst-case hold slack is 1.319
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.319         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -26.446 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.807
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.807        -8.220 clk 
Info (332146): Worst-case hold slack is 0.635
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.635         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -18.136 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 442 megabytes
    Info: Processing ended: Sat Nov 19 01:16:43 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


