INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/AC_DESIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC_DESIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/ARCHITECTURE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARCHITECTURE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/AR_DESIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AR_DISGN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/BUS_DESIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS_DESIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/BUS_SELECTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS_SELECTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/CONTROLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROLER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/DECODER3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/DR_DESIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR_DESIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/ENCODER8_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encoder8_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/INSTRUCTION_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/IR-DESIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_DESIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/MEMORY_DESIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMORY_DESIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/PC_DESIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_DESIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/PROGRAM_COUNTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/SC_DESIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC_DESIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/SequenceCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SequenceCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/semi_final/my_mano/my_mano.srcs/sim_1/new/ARCHITECTURE_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARCHITECTURE_tb
