# Mips-Project
This project is a verilog code for pipelined mips processor

----------------------------------------------------------------------------------------------------------------------

The project contains 5-stage mips pipelined fetching,decoding,excueting,memory and write back stages.

Few instructions are allowed.

It doesn't support jump instruction.

Instructions are passed by file.
