###############################################################################
# AvtTools version 3.4p5 Release Notes
# Copyright (c) 1998-2010, AVERTEC All Rights Reserved
# Jun 7th, 2010
#
###############################################################################

# 1 - New functionalities
  - Optimization of netlist flattening phase in the case of a large number of
    global parameters in the spice netlist.

# 2 - Bug fixes
  - Improved handling of .PARAM and .MODEL statements in spice parser to remove
    risk of buffer overrun.

###############################################################################
# AvtTools version 3.4p4 Release Notes
# Copyright (c) 1998-2010, AVERTEC All Rights Reserved
# Dec 28th, 2009
#
###############################################################################

# 1 - New functionalities
  - Support for transition dependant "three_state_enable|disable" directives
    in LIB file generation.

# 2 - Bug fixes
  - Corrections in TCL API for power analysis using VCD data especially for 
    handling of vectorized VCD data.
  - Correction for stability analysis on precharge timing nodes in the presence
    of user-defined false paths.

###############################################################################
# AvtTools version 3.4p3 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Jul 3rd, 2009
#
###############################################################################

# 1 - New functionalities
  - New API "stb_FindLagPaths" to display all paths creating lag in a list of
    given slacks.
  - New option to "avt_SetBlackBoxes", if the name of a black box model is 
    prefixed by unused then the transistors of the model remain in the parsed
    netlist so their capacitance will be taken into account.
  - New APIs for parsing and driving VHDL and Verilog behavioral descriptions.
  - Calculation of state-based leakage power for sequential cells in cell
    libraries.
  - Automatic detection and reporting of resistive paths between different
    power supply nodes.
  - New experimental TCL API for performing power analysis on a timing 
    database by processing of a coherent VCD file obtained for example through
    simulation of a Yagle generated verilog or VHDL behavior.

# 2 - Bug fixes
  - Unused transistors now always have a correct power supply association for
    more accurate capacitance calculation.
  - Correction of incoherency issues in "stbStabilityCorrection" option which
    corrects stability and lag analysis results to take into account false path
    settings.
    
# 3 - Configuration changes
  - The configuration variable "simToolModel" now only controls how technology
    files are interpreted, together with the "trmodel.cfg" file. Use the new
    variable "simTool" to specify which simulator is being used for external
    linking.
  - The "ngspice" setting of "simTool" configuration is now adapted for use
    with ngspice version 19. A version of this simulator is included in the
    tutorials directory of the release, the version is enhanced for better
    hspice model compatibility.
  
###############################################################################
# AvtTools version 3.4p2 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Apr 22nd, 2009
#
###############################################################################

# 1 - New functionalities
  - New mode in RS detection to enable or not a latch style behavioural model,
    this is disabled by default. Previously a latch style model was always
    generated.

# 2 - Bug fixes
  - the inf_DefineModelLatchLoop now works on latches recognised by the
    simple pattern matching algorithms.
  - The weak driver added by inf_DefineModelLatchLoop no longer prevents
    correct RS detection and is removed in a latch style RS model.

###############################################################################
# AvtTools version 3.4 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Apr 7th, 2009
#
###############################################################################

# 1 - New functionalities
  - New setting "avtPowerCalculation" to control use of the new power
    calculation options detailed below. When set to "yes", all the following
    are enabled.
  - Calculation of maximum and minimum possible leakage current for each
    state of internal or external nodes. These values can be retrieved as
    TCL timing signal object properties.
  - Calculation of state-based leakage power for cell libraries and
    non-sequential macros. In .LIB files this appears as leakage power
    group with a functional condition of input pins as an attribute.
  - Generation of a switching power model for all internal nodes. Currently
    this is used to generate switching power tables for cell libraries.
  - Option to specify driver strength in GNS behavioral models.
  - New INF option to explicitly model latch loops in Yagle generated
    behavioral models.
  - New INF option to maintain non-memorising behavioral description of
    busses when the yagTristateIsMemory option is used.
  - New API to allow GNS simulation rules to have access to all power
    supply definitions.
  - All new features introduced in preceding 3.3 patch releases.
  
# 2 - Bug fixes
  - All corrections of preceding 3.3 patch releases.
  
# 3 - Configuration changes
  - The old tma_abstract command has been removed. Use of this command
    is now just an alias for the "tmabs" command.

###############################################################################
# AvtTools version 3.3p25 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Mar 16th, 2009
#
###############################################################################

# 1 - New functionalities
  - More intelligent choice of current path determining maximum delay in case
    where most resistive path is effectivly redundant.
  - New option to set default nominal temperature using either spicedeck or
    "simNominalTemperature" variable.
  - Proper parsing and handling of resistance temperature coefficients.
  - New option in GNS behavioural API to force driving of sequential blocks
    in Verilog regardles of the driver configuration settings.
  - Added API fflush.
  - New verilog driver setting "avtVerilogDriveConflict" to control drive
    of conflict condition.
  - Explicit instance connector orientation now also works when the model
    is not a transistor level.
  - Bleeders with series resistances are now detected automatically.
  
# 2 - Bug fixes
  - Corrected BSIM4 calculation issues which could lead to overflow for some
    parameter values.
  - Default nominal temperature now properly set by "simToolModel", i.e.
    25C for hspice, else 27C.
  - Verification of undeclared signals in the behavioural model.
  - Empty timing groups can no longer be driven in .LIB files.
  - Issue in gnsTraceFile.
  - Corrected some inconsistencies in bleeder and level-hold markings which 
    could lead to non-detection or loss of stuck flag.

###############################################################################
# AvtTools version 3.3p24 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Feb 12th, 2009
#
###############################################################################

# 1 - Bug fixes
  - Corrected bug in new glitcher detection setting.
  - Corrected bug causing user-defined bleeder marking to disappear in case
    of transfer-gate like structure.

###############################################################################
# AvtTools version 3.3p23 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Feb 11th, 2009
#
###############################################################################

# 1 - New functionalities
  - New GNS pragma search option "stop_at_power_supplies" which can optimise
    search times of certain models when the instance connectors are power
    supplies.
  - The "yagDetectGlitchers" setting (default yes) now detects glitched current
    paths in CMOS dual gates, set to "nondual" to disable this.
  - New configuration "yagLoopOrientRatio" to control the relative size
    difference to allow orientation of double inverter loops.
  - Separate rise and fall wire delays in timed behavioural models.

# 2 - Bug fixes
  - Corrected bug in redundant current path detection.
  - Fixed some cases where non-latch inverter loops were not considered to be
    level-holds.

###############################################################################
# AvtTools version 3.3p22 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Feb 8th, 2009
#
###############################################################################

# 1 - New functionalities
  - New configuration variable "avtSpiIgnoreCrypt" so that the .PROTECT and
    .UNPROTECT are ignored by the spice parser, otherwise they are considered
    to encapsulate encrypted data.
  - New configuration variable "yagPullupRatio" to specify how much more
    resistive a current path has to be in order to be considered as a
    pull-up or pull-down rather than stuck.
  - Logging of slope values for "delay_calc" log. 

# 2 - Bug fixes
  - Correction for some missing signal correspondences for behavioural code
    generated by GNS.

###############################################################################
# AvtTools version 3.3p21 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Feb 3rd, 2009
#
###############################################################################

# 1 - Bug fixes
  - Issue of missing delays in verilog when the new bus style (default) is
    used and the delays obtained by simulation.

###############################################################################
# AvtTools version 3.3p20 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Jan 23rd, 2009
#
###############################################################################

# 1 - New functionalities
  - Proper driving of power-rail definitions in .LIB files.
  - Proper handling of user-defined signal swing on input pins.
  
# 2 - Bug fixes
  - Coherent handling by TMA of pin names starting with digits.
  - Instance parameter "sca" no longer ignored.
  - Minor BSIM4 bug involving "toxe" and "epsrox" parameters.
  - Minor bug configuring between .print and .measure in generated spicedecks.
  - Correction for axes incoherency when redriving a parsed .LIB file.
  - Correction for schematic generation bug introduced by expression evaluator
    optimisation.
  - Behavioural model generation bug when memory nodes are on the interface.
  - Correction for resistive level-hold detection.
  - Possible fatal error in asynchronous command detection.

# 3 - Configuration changes
  - Configuration variable "tmaLibCellSyntax" removed since cell and macro
    .LIB files are now identical.
    
###############################################################################
# AvtTools version 3.3p19 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Nov 18th, 2008
#
###############################################################################

# 1 - New functionalities
  - New API "ttv_PlotPathDetail" to generate HiTAS waveform plots for all nodes
    on a timing path. 
  - New option to API ttv_SimulatePath to generate waveforms plots from
    simulation results.
  - New setting "yagLevelHoldAnalysis" to generate bus style behavioural models
    for level-hold nodes.
  - New Verilog behavioural driver option "avtVerilogOldStyleBus" to model 
    bussed signals using conditional continuous assignments.
  - New Verilog behavioural driver option "avtVerilogTristateIsMemory" to add 
    a memorizing process to all bussed signals.
  - New Verilog behavioural driver option "avtVerilogInertialMemory" to model 
    latches using conditional continuous assignments and a memorizing process.
  - Verilog behaviour modeling improvements.
  - New option "yagSingleDelayRatio" to use identical timing for drivers in
    a process which similar timing. This avoids race problems.
  - New option "yagDriveConflictCondition" to drive the real conflict condition
    after latch or bus analysis.
  - Bus anlysis no longer abandons when conflict conditions exist but has no
    effect if no explicit data inputs can be identified.

# 2 - Bug fixes
  - BSIM4 current calculation bug in some cases of very small current
    contributions.
  - Correction in the timing calculation in the case of parallel transistors
    with very different lengths.
  - Corrected bug in timing figure cleaning in some cases of black box 
    connectors.
  - Proper behavioural expression generation for latches which have a real
    high impedance condition.

# 3 - Configuration changes
  - Glitcher detection is now on by default.

###############################################################################
# AvtTools version 3.3p18 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Oct 14th, 2008
#
###############################################################################

# 1 - New functionalities
  - Bus processes are now always in the form IF-ELSEIF-...-ELSEIF-ELSE HZ to 
    avoid non active IF to set the BUS in HZ state.

# 3 - Configuration changes
  - yagSplitTimingRatio is now set to 0 by default.

###############################################################################
# AvtTools version 3.3p17 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Oct 11th, 2008
#
###############################################################################

# 1 - New functionalities
  - Support for native rising and falling delay specification in verilog
    assignments.

###############################################################################
# AvtTools version 3.3p16 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Oct 11th, 2008
#
###############################################################################

# 1 - New functionalities
  - Explicit RC delays in Yagle generated behavioural models.
    This mode is enabled by tasMergeRCAndGateDelays=no. It's the default.
  - More tolerant glitcher detection with new configuration variable
    "yagMaxGlitcherLinks", an integer value which specifies the maximum
    number of links beyond which no glitcher detection is done (default is 3)

# 2 - Bug fixes
  - Possible crash in GNS with blackboxes with RC on their pins when executing
    actions involving simulations.
  - Issue which prevented latch detection when the feedback loop was 
    conflictual.
  - Issue preventing RS detection when one of the gates had additional
    conflictual drivers.
  - Issue which prevented marking of redundancy when bleeders or level-holds
    were present.

###############################################################################
# AvtTools version 3.3p15 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Oct 9th, 2008
#
###############################################################################

# 1 - New functionalities
  - Yagle sensitive timing support for verilog models.
  - Double inverter loops which are not latches are considered level-holds.

# 2 - Bug fixes
  - Stuck loops are no longer reported as unknown loops.
  - Fixed possible fatal error in RC delay calculation for hierarchical Yagle.

###############################################################################
# AvtTools version 3.3p14 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Oct 8th, 2008
#
###############################################################################

# 1 - New functionalities
  - A level-hold is now modeled as memorizing by Yagle generated models

# 2 - Bug fixes
  - Fixed possible fatal error in hierarchical Yagle when building final
    model after multiples runs building manual behavioral models for
    recognised blocks.
  - Fixed possible latch recognition failure.

###############################################################################
# AvtTools version 3.3p13 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Sep 30th, 2008
#
###############################################################################

# 1 - New functionalities
  - Default configuration settings displayed in avtman.
  - New TCL command "cpe_DefineCorrelation" to specify external constraints
    required for correct stimulus generation in extracted spicedecks.
  - Proper spicedeck generation for buffer structures made from multiple
    logic paths.
  - New option "yagDetectDelayedRS" to activate automatic detection and
    handling of RS type non-overlapping clock generators.
  - Verilog netlist driver can now output transistors.
  - New option "yagHierarchyGroupTransistors" for yagle hierarchical mode
    when handling a netlist for which all instances have generated models
    but there are some transistors. Setting this option to "yes" results
    in the transistors being grouped in a separate module which is then
    abstracted.
  - Modified false path marking algorithm which can sometimes improve 
    performance for large numbers of false path settings.

# 2 - Bug fixes
  - Fixed technology file issue for new tempmod=2 setting available since
    BSIM 4.5.
  - Fixed issue in netlist flattening which could sometimes cause power
    supply markings to be lost.
  - Fixed issue which could sometimes result in incorrent detection of
    static conflicts in latch feedback loops.
  - Fixed path search bug due to latch nodes directly in the interface
    or directly driving latch commands.
  - Fixed issue in generation of bussed output expressions in behavioural
    verilog driver.

# 3 - Configuration changes
  - Removal of "yagVectorize" and associated options so that vector
    policy for abstraction is determined by "avtVectorize". But added
    option "yagReorderInterfaceVectors" to reorder interface pins for
    behavioural models if desired.
  - Replacement of "avtVerilogNamePolicy" by "avtVerilogKeepNames" which
    keeps names which are not legal Verilog by using the backslash
    convention. By default the names are modified. 

###############################################################################
# AvtTools version 3.3p12 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Sep 9th, 2008
#
###############################################################################

# 1 - New functionalities
  - Falsepath handling speed up
  - Slack object list display speed up
  - New option "apiUseCorrespondenceTable" to revert GNS generated hierarchical
    names to original circuit names when they are not vectors. 
  - More value computation error checks in spice parser.
  - Handling of correlated skew for paths which are not access paths.

###############################################################################
# AvtTools version 3.3p11 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Sep 1st, 2008
#
###############################################################################

# 1 - New functionalities
  - Possibility to specify the transition of the test clock when specifying
    false slacks using the "inf_DefineFalseSlack" command.
  - New options "tasStrictPathCapacitance" and "tasMaxPathCapacitanceFanout"
    to control the handling of out of path capacitances.

# 2 - Bug fixes
  - Possible case sensitive issue in FCL markings.  
  - Error in handling of some cases of transmission gate latches directly 
    on interface.  

###############################################################################
# AvtTools version 3.3p10 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Aug 29th, 2008
#
###############################################################################

# 1 - New functionalities
  - Possibility to disable use of threads in tmabs by setting "simAllowThreads"
    to "no".
  - Select alternative means of calling external simulator by setting
    "simUseSystemCommand" to "yes".

###############################################################################
# AvtTools version 3.3p9 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Aug 22nd, 2008
#
###############################################################################

# 1 - Bug fixes
  - Fixed possible internal error due to inconsistent dependancy graph  

###############################################################################
# AvtTools version 3.3p8 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Aug 21st, 2008
#
###############################################################################

# 1 - New functionalities
  - Configuration option "simTransistorAsInstance" can be set to "smart" to handle
    mix of transistor instances and transistors.
  - units supports for simulation API

###############################################################################
# AvtTools version 3.3p7 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Jul 30th, 2008
#
###############################################################################

# 1 - Bug fixes
  - Fixed wrong hold value computation when using false access path information.

###############################################################################
# AvtTools version 3.3p6 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Jul 30th, 2008
#
###############################################################################

# 1 - New functionalities
  - avt_shell is now based on Tcl 8.5.3
  - Improved false path check when using STB if the false paths are defined
    by 3 nodes: {clock latch outputnode}.
  - "set_multi_cycle_path" defined with an origin (-from) now impacts the LAGs
    in the circuit statility.

# 2 - Bug fixes
  - Fixed filter-directive errors in slack details.
  - Fixed wrong DATA REQUIRED value with check-directive. 

###############################################################################
# AvtTools version 3.3p5 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Jul 30th, 2008
#
###############################################################################

# 1 - New functionalities
  - New configuration option "stbSuppressLag" to disable data lag calculation
    for latches, precharges or both.
  - Automatic handling of RS structure of greater than two inputs.
  - Configuration option "yagDetectClockGating" has been enhanced to allow
    detection of just timing checks or just filters.
  - Removal of clock relative columns in slack report summary.
  - Display of data lag in slack report summary.
  - Display of total and group counts in in slack wrap-up reports.
  - In spice extracted netlists any *|NET directive now influences names
    for floating nodes.
  - Generated clocks are now supported in .lib files.

# 2 - Bug fixes
  - False slack through transparent precharge directly to clock ignoring lag.

###############################################################################
# AvtTools version 3.3p4 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Jul 21st, 2008
#
###############################################################################

# 1 - Bug fixes
  - Fixed fatal error in level-hold detection on node connected to a GNS 
    recognised instance.

###############################################################################
# AvtTools version 3.3p2 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Jul 17th, 2008
#
###############################################################################

# 1 - Bug fixes
  - GNS recognition correctly uses power supplies in circuit to set Vcards in
    extracted spicedeck for simulation.
  - Correct default verilog file suffix for structural driver.

###############################################################################
# AvtTools version 3.3p1 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Jul 16th, 2008
#
###############################################################################

# 1 - New functionalities
  - Possibility to refer to an external signal name in a BEG behaviour
    generation rule for GNS.
  - Option "yagStuckAnalysis" to disable detailed analysis of stuck nets.
  - Improved logging of set_case_analysis constraining. 

# 2 - Bug fixes
  - Eliminated possible unnecessary fatal error in transistor VTI calculation.

###############################################################################
# AvtTools version 3.3 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Jul 10th, 2008
#
###############################################################################

# 1 - New functionalities
  - "Hitas SSTA" based on MonteCarlo analysis (ssta slack report, ssta path report).
  - New TCL actions for GNS.
  - Internal pins and "max_capacitance" are now supported in "tmabs" and .lib files.
  - Environnement variable supported in .include and .lib spice files.
  - New configuration variable "avtSpiReplaceVoltageInExpressions" to support 
    voltage between 2 nodes in expression in technology files.
  - "clock uncertainty" and "is_hz" added for slack properties.

# 2 - Bug fixes
  - Support of ".connect" at top level netlist is now fixed.
  - Default comment '!' when using simToolModel ELDO.
  - Standalone parasitics added in false path detection.
  - Standalone parasitics are now supported in CPE.
  - ACM bug for some hspice BSIM3 models.
  - Detection of RS bistable directly on output pins.
  - Undriven cones correctly modeled in behaviour.


###############################################################################
# AvtTools version 3.2p13 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Jun 20th, 2008
#
###############################################################################

# 1 - New functionalities
  - False access path settings fully taken into account during slack analysis.
  - New TCL command "stb_DisplayCoverage" which dumps a report with statistics
    of how many timing nodes have been checked and details of those which have
    not been checked.
  - Support of SDC command "set_clock_uncertainty".
  - Support of SDC commands "set_max_delay" and ""set_min_delay" as additional
    timing checks.
  - Support of CDL syntax .PININFO to orient subckt pins.
  - Support for orientation of signals mapped to pins of cells recognised
    using GNS.
  - Reporting of probable badly identified gates in .REP file.
  - Option to attempt to guess any necessary MUTEX settings, activated by
    "yagMutexHelp" configuration variable.  
  
# 2 - Bug fixes
  - Selective handling of parasitics on current paths.
  - Issue in parasitic delay recalculation on signals without drivers.


###############################################################################
# AvtTools version 3.2p12 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Jun 13th, 2008
#
###############################################################################

# 1 - New functionalities
  - Generation of avt_env.sh during the installation.
  
# 2 - Bug fixes
  - Fixed an error if "bus_naming_style" is missing in .lib files.
  - Fixed an error if "pulling_resistance_unit" is missing in .lib files.

###############################################################################
# AvtTools version 3.2p11 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Jun 4th, 2008
#
###############################################################################

# 1 - New functionalities
  - Recognition of Level-Hold structures containing resistive transistors.
  - Experimental faster transistor characterisation to accelerate
    statistical analysis.
  
# 2 - Bug fixes
  - Fixed a fatal error handling transistor M factors in certain cases.

###############################################################################
# AvtTools version 3.2p10 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# May 21st, 2008
#
###############################################################################

# 1 - New functionalities
  - Possibilty to use an external dynamically linked library for transistor
    characterisation.

###############################################################################
# AvtTools version 3.2p9 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# May 16th, 2008
#
###############################################################################

# 1 - Bug fixes
  - Fixed an issue of slow database generation in some schematic netlists.
  - Fixed an issue where clock was incorrectly identified in precharges
    when data inputs were filtered by other clocks. 

###############################################################################
# AvtTools version 3.2p8 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# May 15th, 2008
#
###############################################################################

# 1 - New functionalities
  - More precise delay calculation for pass-transistors when gate is voltage
    boosted. 

# 2 - Bug fixes
  - Fixed a spicedeck generation issue of blocked transistors being
    incorrectly polarised.

###############################################################################
# AvtTools version 3.2p7 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# May 2nd, 2008
#
###############################################################################

# 1 - New functionalities
  - Technology and netlist encryption using new TCL command "avt_EncryptSpice",
    encrypted files are decrypted automatically. 
  - Support for SDC command "set_clock_uncertainty".
  
# 2 - Bug fixes
  - Fixed a stability issue when latches were missing clock definition.
  - Wildcards now work for specifying clock pins.

###############################################################################
# AvtTools version 3.2p6 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Apr 21st, 2008
#
###############################################################################

# 1 - Bug fixes
  - Fixed a syntax ambiguity in the spice parser between models bounded by
    brackets and functions which are space separated from their arguments.

###############################################################################
# AvtTools version 3.2p5 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Apr 17th, 2008
#
###############################################################################

# 1 - New functionalities
  - Enhancement in "tmabs" for handling blackbox constraints at the interface. 
  - Spice units enhancement.
  - Disabling of transistor diode detection.
  
# 2 - Bug fixes
  - Fixed a special case in BSIM4 parameter handling.
  - TCL_LIBRARY setting when using SDC commands.
  - Fixed an issue of handling capacitances through transfer gates.
  - Better handling of BYPASS in "tma_abstract".
  - Better handling of LIB parser functionnality. 

###############################################################################
# AvtTools version 3.2p4 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Mar 31st, 2008
#
###############################################################################

# 1 - New functionalities
  - avt_shell is now based on Tcl 8.5.1
  - New setting "avtSpiUseUnits" which allows the use of units in driven spicedeck.
  - Some API's are now with variable arguments: "stb_GetSlacks", "ttv_ProbeDelay",
    "ttv_GetPaths" and "ttv_DisplaySlackReport".
  - New API "hitas_pvt_count" which returns the number of PVT errors encountered in
    the last Hitas run.
  - New API "stb_ComputeSlacks" computing slacks directly from list of paths.
  - Better handling of breakpoints in STA.
  - Non-driven cones are set as breakpoints and paths from them are created.
  - Enhancement of latch and memsym detection/configuration.

# 2 - Bug fixes
  - Corrected an issue when diodes and transistors have same model name.
  - Fixed clock edge synchronization for multiple clock domains in STA.
  - Fixed an issue in computing intrinsic setup/hold values.
  - Enhancement of blocked transitors driven in spicedeck.

# 3 - Configuration changes
  - Added setting "include" in "avtSpiParseFirstLine".
  - The setting of "avtErrorPolicy" is "strict" by default.
  - The setting of "tasGenerateConeFile" is defaulted to "yes".

###############################################################################
# AvtTools version 3.2p3 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Mar 18th, 2008
#
###############################################################################

# 1 - Bug fixes
  - Fixed an issue in configuration of environment variables.

###############################################################################
# AvtTools version 3.2p2 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Mar 7th, 2008
#
###############################################################################

# 1 - New functionalities
  - New tutorial.

# 2 - Bug fixes
  - TMA correctly handles output load dependence when parasitics are present.
  
###############################################################################
# AvtTools version 3.2p1 Release Notes
# Copyright (c) 1998-2008, AVERTEC All Rights Reserved
# Feb 20th, 2008
#
###############################################################################

# 1 - New functionalities
  - slew_derate_from_library in LIB can be tuned with the variable "tmaLibSlewDerate".
  - CPE is now compatible with Mspice.
  - .lib inside .subckt is now supported in spice.
  - Enhancement of error messages for computed expressions.

# 2 - Bug fixes
  - False slacks computed in STB.

###############################################################################
# AvtTools version 3.2 Release Notes
# Copyright (c) 1998-2007, AVERTEC All Rights Reserved
# Dec 3rd, 2007
#
###############################################################################

# 1 - New functionalities
  - On-line help in avt_shell, type "help help" in avt_shell for details.
  - New API "tmabs", replacement for "tma_abstract" API. This new function
    provides the following advantages:
    + identical configuration for characterization using the HiTAS timing 
      engine or characterization using an external Spice simulator.
    + A common base with the standard path report functions such as 
      ConnectorToLatchMargin and Access Paths which guarantees results
      consistency and allows easy user configuration and results check. 
    + Support for partial characterization, i.e. the user can specify which 
      pins to characterize.
    + Clock-gating checks are reported in the LIB.
    + Setup/Hold constraints relative to generated clocks are handled.
  - New TCL Constraint Objects. Compound object, representing a setup/hold
    timing constraint, made up of the relevant data and clock path components
    together with intrinsic setup/hold. This object is used internally by
    the new "tmabs" and by "ConnectorToLatchMargin". The object also handles
    generated clocks correctly.
  - New properties for timing path object:
     "TYPE", "IS_HZ", "PATH_MARGIN_FACTOR", "PATH_MARGIN_DELTA"
  - New property "IS_ASYNCHRONOUS" for timing signal object.
  - CPE is now capable of calculating simulation patterns for RS loops
    and symmetric memory cells.
  - CPE is now capable of generating simulation measures for HZ paths.
  - Slack reports for user-defined timing checks show details of all slacks
    separated by THRU latch and command and not just the worst case.
    This is the same behaviour as for a normal timing check.
  - Better handling of "counter" style clocking schemes since nodes with
    a generated clock directive are now verified and can be sources of data.
  - M-factor now handled by Spice parser for Instances, Resistors and
    Capacitors as well as Transistors.
  - The automatic false path detection algorithm can now handle access paths.
  - New setting "avtEnableMultipleConnectorsOnNet", which, when set to "yes",
    handles multiple pin connections on a single logical net. This can be 
    useful to avoid disappearance of external pins for a generated LIB file.
    However, this option should not be used unless strictly necessary.
  - New setting "tmaLibDriveTableIndex", which, when set to "yes" means that
    any LIB files are generated with axes specified individually for each
    look-up table instead of being only in the template.

# 2 - Bug fixes
  - Corrected ordering issue in delay recalculation (e.g. ttv_RecomputeDelays)
    which meant some timings were not recalculated.
  - Corrected "set_false_path" matching issue in rare cases where the path
    contained parasitics.
  - Fixed an issue which led to breakpoints being eliminated if there was
    no timing path reaching the breakpoint.

# 3 - Configuration changes
  - Property "FIGNAME" for object TimingFigure is obsolete, use "NAME"
  
# 4 - Feature changes
  - The effect of a multicycle path directive is now reported in the
    DATA REQUIRED component of a slack.

###############################################################################
# AvtTools version 3.1p6 Release Notes
# Copyright (c) 1998-2007, AVERTEC All Rights Reserved
# Sep 3rd, 2007
#
###############################################################################
# 2 - Bug fixes
  - Bug concerning the usage "tasUseFinalCapacitance" introduced in 3.1p5 fixed.

###############################################################################
# AvtTools version 3.1p5 Release Notes
# Copyright (c) 1998-2007, AVERTEC All Rights Reserved
# Aug 24th, 2007
#
###############################################################################

# 1 - New functionalities
  - Standard header information automatically added at start of all reports.
  - User can specify a .avt_shellrc file in home directory which is run
    automatically at the start of an avt_shell script. 
  - New setting "tasPathCapacitanceDepth" which, is set to a non-zero values
    controls across how many transistor the out of path capacitance should
    be counted.
  - Spicedeck generation can now handle certain types of timing loop.
  - New setting "cpePrechargedMemsym" which tells HiTAS that symmetric memory
    nodes should be considered to have been precharged for the generation of
    Spicedeck stimuli for memory read.
  - File compression can now be selectively disabled using the setting
    "avtDisableCompression" which is a space separated list of filenames.
  - Spicedeck generation can now identify the conditions for writing to
    a symmetric memory.

# 2 - Bug fixes
  - Fixed discrepancy with Spice where HiTAS used GEOMOD to calculate diffusion
    size when these parameters are set to zero in a netlist.
  - Fixed discrepancy with Spice where HiTAS could use a model inside a subckt
    to characterize a transistor even if the transistor was not described as an
    instance.
  - Device names containing only Spice device card are now accepted by HiTAS.
  - Fixed potential fatal error during crosstalk analysis of circuits without 
    any clock.
  - Fixed potential undefined behaviour when calculating the slope for a very
    large resistance.

###############################################################################
# AvtTools version 3.1p4 Release Notes
# Copyright (c) 1998-2007, AVERTEC All Rights Reserved
# Aug 2nd, 2007
#
###############################################################################

# 1 - New functionalities
  - New TCL function "inf_DefineStrictSetup" to specify a strict verification 
    mode for a given latch. Setup is check with respect to the opening clock 
    edge and hold with respect to the closing edge.
  - New TCL function "sim_ReadMeasure" which allows extraction of a delay
    or slope measurement from the results file of a spice simulation. 
  - The setting "yagSetResetDetection" has a new option "remove" which will
    disable all set/reset inputs for all latches except RS bistables.
  - New TCL function inf_DefineMemsym which sets a pair of signals to be a 
    symmetric memory so long as there is a loop between the two signals.
  - Enhanced modeling of overshoot discharge in conflictual current paths.
  - Enhanced modeling of gate delay and slope when driving huge RC networks.

# 2 - Bug fixes
  - Fixed fatal error in CPE when extracting Spicedeck of unusual symmetric 
    memory configurations.
  - V cards on internal connectors of a hierarchical netlist now handled
    in HiTAS hierarchical mode.
  - intelligent handling of XOR structures at a circuit interface.

# 3 - Configuration Changes
  - New configuration variable "yagMemsymHeuristic", defaults to no. When set
    to yes, always eliminates current paths connecting two symmetric memories,
    which was previous behavior.
  - The setting "yagMemsymLatch" has been removed, behavior is as if this was
    set to yes.
  - The TCL function "ttv_SimulatePathDetail" is deprecated and is replaced by
    the new function "ttv_SimulatePath" which takes a timing path.
  - New configuration variable "yagStuckLatch". When set to "yes" (the default)
    latches are considered to be stuck if all data inputs are stuck even if
    the clock inputs are not stuck.

###############################################################################
# AvtTools version 3.1p3 Release Notes
# Copyright (c) 1998-2007, AVERTEC All Rights Reserved
# Jul 25th, 2007
#
###############################################################################

# 1 - New functionalities
  - New TCL function "inf_DefineTransparent" which allows user to specify that a 
    latch can be transparent so that paths crossing the latch are reported.
  - The "set_false_path" command can now be used for access paths.
  - Slack report for clock gating checks now display all data origins instead
    of just the worst.
  - Optional precision warning message, activated by "stmPrecisionWarning",
    during delay calculation when an input slope is more than a given multiple
    of the gate delay. Multiple given by "stmPrecisionThreshold" (default 10).
  - The "ttv_ProbeDelay" function now supports use of wildcards
  - Possibility to generate a mini crosstalk report after each iteration in
    crosstalk analysis. Enabled by setting "stbCtkMaxReportedSignals" greater
    than zero, this value sets the number of slacks/delays/scores to report.
  - New TCL function "inf_DefineSwitchingProbability" to define a switching 
    probability for a signal used during crosstalk analysis to filter 
    improbable aggression.
  - Possibility to use explicit time/capacitance units in TCL functions.

# 2 - Bug fixes
  - Clock latency is now displayed in slack report when user specified by 
    "set_clock_latency".
  - INF or SDC directives affecting database generation can now use any of
    the possible names when referring to a node in a hierarchical netlist.
  - Filter directives could sometimes eliminate valid paths.
  - CPE can now correctly handle looped structures such as RS and clock
    generators.
  - CPE can now handle a write to a symmetric memory.
  - The setting "avtParasiticCacheSize = 0" now works from a TCL script.
  - The observable mode of crosstalk analysis now filters correctly.
  - Fixed bug preventing timing checks for directives between two data
    signals.
  - Configuration "avtSpiTp/TnModelName" now works from a TCL script.

# 3 - Configuration Changes
  - Crosstalk analysis is set to observable mode by default.
    

###############################################################################
# AvtTools version 3.1p2 Release Notes
# Copyright (c) 1998-2007, AVERTEC All Rights Reserved
# Jun 21st, 2007
#
###############################################################################

# 1 - New functionalities
  - Clock gating checks are performed between the inputs of the gate at which 
    the convergence occurs.
  - Any of the possible hierarchical names can be set for "set_case_analysis"
    constraints in a hierarchical netlist.
  - Display both HZ and non-HZ slacks for a precharge node instead of just the
    worst.
  - Possibility to specify HZ transition in path or slack report request by
    suffixing the character 'Z' or '/' to the direction specification.
  - Path search can now take into account that latches or precharges of 
    identical phase are transparent.
  - New option to allow propagation of a slack error on a precharge to the
    latch at the end of a domino precharge chain in order to obtain slack
    error margin at this latch. Set "avtTransparentPrecharge" to "unfiltered".
  - Possibility to specify the "through latch" in a slack report request.
  - Marking a latch using FCL no longer automatically blocks current paths
    through the latch unless the "BLOCKER" directive is added.
    
# 2 - Bug fixes
  - Possibility of wrong evaluation of expressions in the flattening process.
  - Critical path search through precharge nodes ("avtTransparentPrecharge")
    could return incorrect path.
  - Missing "through" node in slack corresponding to unclocked precharge
    evaluation.

###############################################################################
# AvtTools version 3.1p1 Release Notes
# Copyright (c) 1998-2007, AVERTEC All Rights Reserved
# Jun 11th, 2007
#
###############################################################################

# 1 - New functionalities
  - inf_DefinePathDelayMargin now affects .lib values.
  - New option "pathcomp" for ttv_ConnectorToLatchReport.
  - Handling of '\' and '\\' in spice parser.
  
# 2 - Bug fixes
  - Better handling of stuck inputs in CPE.
  - ttv_ProbeDelay now can take net names.
  - Handling of mixed BSIM levels.
  - Wrong equivalent capacitance value computed when loading timing database in CPE.

###############################################################################
# AvtTools version 3.1 Release Notes
# Copyright (c) 1998-2007, AVERTEC All Rights Reserved
# May 30th, 2007
#
###############################################################################

# 1 - New functionalities
  - Handling of .FUNC in spice parser.
  - New functions added in spice parser:
      sgn(a)
      sign(a,b)
      pow(a,b)
      pwr(a,b)
      e(a,b)
      limit(a,b)
      agauss(a,b,c)
      symdistr(a,b,c)
      asymdistr(a,b,c,d)
      skewcor(a,b,c,d)
      distr(a,b,c,d)
  - Clock detection in 'tma_Abstract' when behavioral figure exists.
  - Explicit mention of added/removed cycles in slack report in case of multicycle path.
  - Better handling of syntax/errors in SPEF parser.
  - Precharge transparancy. Activated by setting "avtTransparentPrecharge" to "yes".
  - Asynchronous commands detection by setting "yagSetResetDetection" to "yes".

# 2 - Bug fixes
  - Binary avt_shell in 32 bits can now generate reports > 2GB.
  - 'ttv_DisplayPathDetail' crashed when NULL path given.
  - Incoherent results when annotation coupling capacitances in DSPF.
  - Missing slacks between stb and .sto parse.
  - Slack report crashed when CKLATCH section in INF file existed.
  - Handling name issue in avttools.conf
  - Unsupported operator '!=' in spice equations.
  - Bad implementation of mobility parameters in BSIM4.5
  - .include order issue in spice parser.
  - Disable gate delay not working with "avtVectorize" set to "yes".
  - Bad implementation of Vsat calculation when 'tempmod' parameter was set to '1'.
  
# 3 - Configuration changes
  - The setting "tmaDetectClock" is no longer supported.

# 4 - Distribution changes
  - RedHat Enterprise Linux 4.0 supported, using binaries for 3.0.
  - Solaris 10 supported, using binaries for Solaris 9.

###############################################################################
# AvtTools version 3.0p5 Release Notes
# Copyright (c) 1998-2007, AVERTEC All Rights Reserved
# March 14th, 2007
#
###############################################################################

# 1 - New functionalities
  - New standard TCL API to load complete crosstalk results database.
  - The SPEF parser no longer causes abort in cases of missing devices.
  - SPEF parser now accepts all legal SPEF syntax.
   
# 2 - Bug fixes
  - Scaling error when counting RC delay internal to a cone such as before
    a transfer gate.
  - Incomplete criteria for choosing to calculate RC delays internal to cones.
  - 32bit avt_shell could not create user report files larger than 2GB.
  - Fixed fatal error in TCL function "ttv_DisplayPathDetail" when given a
    NULL path.
  - Fixed issue of missing coupling capacitance from DSPF depending on net
    declaration order.
  - Fixed incorrect DSPF parasitic connections in case of missing *|S.
  - Fixed issue of potential optimism in fall transition for transfer
    gate command delay when using avtNewSwitchModel.
  - Fixed issue where CKLATCH caused connectors to be clocks for STA.

###############################################################################
# AvtTools version 3.0p4 Release Notes
# Copyright (c) 1998-2007, AVERTEC All Rights Reserved
# February 21st, 2007
#
###############################################################################

# 1 - New functionalities
  - Spice parser support for user-defined functions.
  - New standard TCL scripts showing individual gate simulation and custom
    slack report generation.
  - Precision characterisation mode using propagated slope values, activated
    by setting "tmaCharacPrecision" to "yes".
  - Annotation of passive devices (resistors, capacitors, diodes) now permitted
    by SPEF parser by setting "avtAnnotationPreserveExistingParasitics" to "yes"
  - Stability analysis now takes full account of false path and false slack
    settings. This allows false DATA LAG reports to be removed. This 
    functionality is activated by setting "stbStabilityCorrection" to "yes"
  - Custom configuration of device connector names for DSPF and SPEF parasitic
    annotation to handle outputs of any extractor. See documentation of 
    "avtAnnotationDeviceConnectorSetting" for details.
  - TYPE property of timing path detail now gives precise gate type if known.
  - Optmisation of regular expression handling.
   
# 2 - Bug fixes
  - More robust parasitic annotation for DSPF and SPEF formats. Node connections
    are fully determinist and corected an issue where a parasitic file could
    open circuit a connection existing in the device netlist.
  - "inf_DisableTimingArc" will now give a warning if the specified names do
    not exist.
  - Issue of XTAS process remaining on license checkout failure, unusable but 
    using CPU.
  - CPE issue where initial conditions not set for non-dual CMOS gates.
  - CPE issue where results not read due to measure label mismatch in case of
    bussed signals
  - Total net capacitance in DSPF file is now calculated properly in case of
    crosstalk capacitance.
  - Corrected issue of total capacitance update if the crosstalk capacitance
    is specified by an expression.
  - Corrected issue in "avtSpiKeepCards" "capacitance" setting which behaved
    the exect opposite to the setting.
  - Intrinsic charge calculation bug for BSIM3 CAPMOD=0 technology files.
  - Convergence issue calculating branch current, could result in reduced
    precision for transfer gates.
  - Corrected issue in "LoadSwitchingWindows" where incorrect slack could be
    reported due to incomplete connecter stability in ".STO" file.
  - Corrected issue in "LoadSwitchingWindows" in case of missing clock
    specification for multi-clock latches.
  - Corrected issue of missing clock path detail in case of precharge with
    no direct clocking of precharge or evaluation phase.
  - Corrected issue of nonsensical display of data required in slack report
    in case of combinational circuits.
  - Missing property for "THRU" latch in slack object.
  - Corrected handling issue of new BSIM4.5 transistor instance specific
    parameters.
  - Correct handling of net name in DSPF interpreted as spice.
  - Corrected issue in setting Vcard on pin logically connected to another
    external pin.
  - Corrected issue of very strange delay results in some cases when using
    avtNewSwitchModel
  - Corrected issue in which variable avtNewSwitchModel had to be present
    for script recalculating delays in order to be taken into account even
    though UTD was built using avtNewSwitchModel

# 3 - Distribution changes
  - RedHat Linux 8.0 is no longer supported.

###############################################################################
# AvtTools version 3.0p3 Release Notes
# Copyright (c) 1998-2007, AVERTEC All Rights Reserved
# February 1st, 2007
#
###############################################################################

# 1 - New functionalities
  - Support for crosstalk capacitances in DSPF parser.
  - Better effective gate-drain capacitance modeling.
  - Improvement in local crosstalk effect.
  - BSIM 4.5 partial support (well proximity effects not yet supported).
    
# 2 - Bug fixes
  - In .LIB driver clock related output pins necessarily have an access
    timing arc.
  - Correct phase and domain handling for user-defined timing directives and 
    clock gating checks.
  - Bug in BSIM VERSION handling in 4.4 technology files
  - Delay recalculation issue in symmetric memory cells

###############################################################################
# AvtTools version 3.0p2 Release Notes
# Copyright (c) 1998-2006, AVERTEC All Rights Reserved
# January 22nd, 2007
#
###############################################################################

# 1 - New functionalities
  - New TCL command inf_DefineFalseSlack to remove false slack errors.
  - User defined directives to specify clock filtering of data signals.
  - Handling of symmetrical bitcells as 2 latches with setting of
    yagMemsymLatch to yes.
  
# 2 - Bug fixes
  - Incorrect intrinsic setup in slack report.
  - Fatal error if netlist contains transistors identical apart from SA/SB.
  - INF marking of unused transistors.
  - Automatic clock gating not applied to stuck nets.
  - Voltage initialisation bug in NewSwitchModel.
  - Impossible convergence in NewSwitchModel for very low supply voltages.
  - set_false_paths now affects paths ending on high impedance state such
    as precharge nodes
  - More robust regular expression handling 

# 3 - Distribution changes
  - FlexLM updated to v10.8.5.0 to correct automatic heartbeat issue with
    64bit Linux.
  - Solaris 2.6 is no longer supported.

###############################################################################
# AvtTools version 3.0p1 Release Notes
# Copyright (c) 1998-2006, AVERTEC All Rights Reserved
# December 20th, 2006
#
###############################################################################

# 1 - New functionalities
  - Handling of conditional "a ? b : c" and "int" operators in technology file.
  - Handling of user parameters in transistor instance.
  
# 2 - Bug fixes
  - Fixed bug when *|NET within .subckt in spice netlist.
  - Input slope in spicedeck when the first timing arc is a parasitic 
    was incorrect.
  - Use of unknown property caused a fatal error after warning message.

###############################################################################
# AvtTools version 3.0 Release Notes
# Copyright (c) 1998-2006, AVERTEC All Rights Reserved
# November 20th, 2006
#
###############################################################################

# 1 - New functionalities
  - Arithmetic on propagated clocks. Using the SDC directive
    "create_generated_clock" it is possible to specify clock
    multipliers/dividers, duty cycle changes, inversion and
    edge_shifting.
  - User defined Setup/Hold timing checks between any two 
    data or clock signals.
  - Automatic detection of clock gating check points.
  - Timing reports contain more detail on type of gate if it
    is a standard CMOS gate.
  - New API function "ttv_DumpHeader" to create a standard header 
    for timing reports.
  - Support for auto-loading of TCL functions defined in the
    distribution TCL directory.
  - Reports of number of warnings/errors at the end of execution
    of any script.
  - Parasitic annotation on diodes and capacitances.
  - Support of spice .connect directive to connect circuit nodes.
  - Full error message documentation.
  - Full support of virtual clocks in data departure/arrival
    specifiations.
  - Support for spice voltage sources with one level of hierarchy.
  - Improved modeling of gate output overshoot.
  - Modeling of local crosstalk effect between input and output
    of a gate.
  - Improved modeling of effective gate input capacitance.
  - Better fitting of transistor characteristics for advanced
    technologies.
  - Improved modeling of current in series connected transistors
    simultaneously switching due to a common input.

# 2 - Bug fixes
  - Improved license management stability.
  - Incorrect master/slave latch markings in case of toggle or
    cascaded flip-flops.
  - "set_case_analysis" timing constraints are now propagated
    through latches. A latch is considered stuck if the data
    is stuck.
  - The timing path characterisation function "ttv_CharacPaths"
    now generates coherent path detail reports.
  - Slew and Load axes for characterisation can now be specified
    per timing figure before loading of the figure.
  - avt_shell no longer blocks when started in the background.
  - Fixed false transistor characterisation warnings for stuck
    nodes.
  - Handling of comments in SPEF parser.
  - Fatal error in case of illegal false path directives.
  - Directive "set_false_path" no longer requires "from" and "to"
    if "through" is specified.
  - Failure of "set_case_analysis" directive when used to specify
    a particular transition on a bussed signal.

# 3 - Configuration changes
  - The setting "tasGenerateDetailTimingFile" is no longer supported.
    The detailed timing file is now always generated, equivalent to 
    the "yes" setting.
  - The setting "tasExitAfterDetailTimingFile" now defaults to "yes".
    The timing path file can be optionally generated by setting this
    variable to "no"
  - The setting "yagAutomaticLatchDetection now defaults to "yes".
  - The setting "yagDetectBistable" is no longer supported. Use the
    setting "yagAutomaticRSDetection" instead. This variable defaults
    to yes but requires "yagAutomaticLatchDetection=yes". By default
    RS bistables are recognised but not treated as latches. This
    behaviour can be customised using "yagAutomaticRSDetection".
  - The settings "tmaTtxInput", "tmaTtxInput", "tmaTtxInput" are 
    no longer supported. The API tma_Abstract automatically uses 
    whatever form of the timing figure has been loaded. If both
    path and detail are loaded, then the detail is used.
  - The settings "avtAnnotationKeepM" and "avtAnnotationKeepX" are
    obsolete. They are replaced by the more general setting
    "avtAnnotationKeepCards"
  - Clocks automatically "Equivalent" if they  are generated from
    the same source clock and have the same period.
  
