
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/midimaster21b/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/midimaster21b/prj/tech_challenge/tech_challenge.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/midimaster21b/prj/tech_challenge/tech_challenge.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2083344
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2961.688 ; gain = 213.828 ; free physical = 190 ; free virtual = 7940
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:35]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/synth/design_1.vhd:772' bound to instance 'design_1_i' of component 'design_1' [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:57]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/synth/design_1.vhd:797]
INFO: [Synth 8-3491] module 'design_1_adc_adapter_top_0_0' declared at '/home/midimaster21b/prj/tech_challenge/tech_challenge.runs/synth_1/.Xil/Vivado-2080482-Testbench-Rhino/realtime/design_1_adc_adapter_top_0_0_stub.vhdl:5' bound to instance 'adc_adapter_top_0' of component 'design_1_adc_adapter_top_0_0' [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/synth/design_1.vhd:1074]
INFO: [Synth 8-638] synthesizing module 'design_1_adc_adapter_top_0_0' [/home/midimaster21b/prj/tech_challenge/tech_challenge.runs/synth_1/.Xil/Vivado-2080482-Testbench-Rhino/realtime/design_1_adc_adapter_top_0_0_stub.vhdl:47]
INFO: [Synth 8-638] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/synth/design_1.vhd:582]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/synth/design_1.vhd:79]
INFO: [Synth 8-3491] module 'design_1_auto_ds_0' declared at '/home/midimaster21b/prj/tech_challenge/tech_challenge.runs/synth_1/.Xil/Vivado-2080482-Testbench-Rhino/realtime/design_1_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'design_1_auto_ds_0' [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/synth/design_1.vhd:372]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [/home/midimaster21b/prj/tech_challenge/tech_challenge.runs/synth_1/.Xil/Vivado-2080482-Testbench-Rhino/realtime/design_1_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at '/home/midimaster21b/prj/tech_challenge/tech_challenge.runs/synth_1/.Xil/Vivado-2080482-Testbench-Rhino/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/synth/design_1.vhd:451]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/midimaster21b/prj/tech_challenge/tech_challenge.runs/synth_1/.Xil/Vivado-2080482-Testbench-Rhino/realtime/design_1_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/synth/design_1.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/synth/design_1.vhd:582]
INFO: [Synth 8-3491] module 'design_1_rst_ps8_0_99M_0' declared at '/home/midimaster21b/prj/tech_challenge/tech_challenge.runs/synth_1/.Xil/Vivado-2080482-Testbench-Rhino/realtime/design_1_rst_ps8_0_99M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_99M' of component 'design_1_rst_ps8_0_99M_0' [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/synth/design_1.vhd:1178]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_99M_0' [/home/midimaster21b/prj/tech_challenge/tech_challenge.runs/synth_1/.Xil/Vivado-2080482-Testbench-Rhino/realtime/design_1_rst_ps8_0_99M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_zynq_ultra_ps_e_0_0' declared at '/home/midimaster21b/prj/tech_challenge/tech_challenge.runs/synth_1/.Xil/Vivado-2080482-Testbench-Rhino/realtime/design_1_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'design_1_zynq_ultra_ps_e_0_0' [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/synth/design_1.vhd:1191]
INFO: [Synth 8-638] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/midimaster21b/prj/tech_challenge/tech_challenge.runs/synth_1/.Xil/Vivado-2080482-Testbench-Rhino/realtime/design_1_zynq_ultra_ps_e_0_0_stub.vhdl:97]
INFO: [Synth 8-256] done synthesizing module 'design_1' (0#1) [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/synth/design_1.vhd:797]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (0#1) [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:35]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3029.625 ; gain = 281.766 ; free physical = 1281 ; free virtual = 9024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.438 ; gain = 299.578 ; free physical = 1283 ; free virtual = 9026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.438 ; gain = 299.578 ; free physical = 1283 ; free virtual = 9026
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.438 ; gain = 0.000 ; free physical = 1280 ; free virtual = 9024
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc] for cell 'design_1_i/adc_adapter_top_0'
Finished Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc] for cell 'design_1_i/adc_adapter_top_0'
Parsing XDC File [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc]
Finished Parsing XDC File [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/midimaster21b/src/AD9467/src/constraints/ad9467_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/midimaster21b/prj/tech_challenge/tech_challenge.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.219 ; gain = 0.000 ; free physical = 1199 ; free virtual = 8944
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3140.219 ; gain = 0.000 ; free physical = 1199 ; free virtual = 8944
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3140.219 ; gain = 392.359 ; free physical = 1267 ; free virtual = 9014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3140.219 ; gain = 392.359 ; free physical = 1267 ; free virtual = 9014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for adc_clk_in_n. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_clk_in_n. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for adc_clk_in_p. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_clk_in_p. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for adc_data_in_n[0]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_data_in_n[0]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for adc_data_in_n[1]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_data_in_n[1]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for adc_data_in_n[2]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_data_in_n[2]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for adc_data_in_n[3]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_data_in_n[3]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for adc_data_in_n[4]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_data_in_n[4]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for adc_data_in_n[5]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_data_in_n[5]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for adc_data_in_n[6]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_data_in_n[6]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for adc_data_in_n[7]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_data_in_n[7]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for adc_data_in_p[0]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_data_in_p[0]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for adc_data_in_p[1]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_data_in_p[1]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for adc_data_in_p[2]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_data_in_p[2]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for adc_data_in_p[3]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_data_in_p[3]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for adc_data_in_p[4]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_data_in_p[4]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for adc_data_in_p[5]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_data_in_p[5]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for adc_data_in_p[6]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_data_in_p[6]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for adc_data_in_p[7]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_data_in_p[7]. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for adc_data_or_n. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_data_or_n. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for adc_data_or_p. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_data_or_p. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for clk_125_n. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_125_n. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for clk_125_p. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_125_p. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for spi_sdio. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for spi_sdio. (constraint file  /home/midimaster21b/prj/tech_challenge/tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0/design_1_adc_adapter_top_0_0_in_context.xdc, line 46).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/adc_adapter_top_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3140.219 ; gain = 392.359 ; free physical = 1267 ; free virtual = 9014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3140.219 ; gain = 392.359 ; free physical = 1267 ; free virtual = 9015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3140.219 ; gain = 392.359 ; free physical = 1256 ; free virtual = 9008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3537.023 ; gain = 789.164 ; free physical = 682 ; free virtual = 8438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3537.023 ; gain = 789.164 ; free physical = 682 ; free virtual = 8438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3556.055 ; gain = 808.195 ; free physical = 681 ; free virtual = 8437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3561.992 ; gain = 814.133 ; free physical = 677 ; free virtual = 8434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3561.992 ; gain = 814.133 ; free physical = 677 ; free virtual = 8434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3561.992 ; gain = 814.133 ; free physical = 676 ; free virtual = 8433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3561.992 ; gain = 814.133 ; free physical = 677 ; free virtual = 8434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3561.992 ; gain = 814.133 ; free physical = 677 ; free virtual = 8434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3561.992 ; gain = 814.133 ; free physical = 677 ; free virtual = 8434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_auto_ds_0           |         1|
|2     |design_1_auto_pc_0           |         1|
|3     |design_1_adc_adapter_top_0_0 |         1|
|4     |design_1_rst_ps8_0_99M_0     |         1|
|5     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |design_1_adc_adapter_top_0_0_bbox |     1|
|2     |design_1_auto_ds_0_bbox           |     1|
|3     |design_1_auto_pc_0_bbox           |     1|
|4     |design_1_rst_ps8_0_99M_0_bbox     |     1|
|5     |design_1_zynq_ultra_ps_e_0_0_bbox |     1|
|6     |IBUF                              |     2|
|7     |OBUF                              |    12|
+------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3561.992 ; gain = 814.133 ; free physical = 677 ; free virtual = 8434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3561.992 ; gain = 721.352 ; free physical = 712 ; free virtual = 8470
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3562.000 ; gain = 814.133 ; free physical = 712 ; free virtual = 8470
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3577.930 ; gain = 0.000 ; free physical = 806 ; free virtual = 8563
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3596.773 ; gain = 0.000 ; free physical = 733 ; free virtual = 8490
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

Synth Design complete, checksum: 17cfe3c8
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3596.773 ; gain = 973.914 ; free physical = 931 ; free virtual = 8689
INFO: [Common 17-1381] The checkpoint '/home/midimaster21b/prj/tech_challenge/tech_challenge.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  1 21:20:29 2022...
