 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group core_clk
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Sat Mar 14 23:56:48 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 35.87%

  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/comp_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.0805   0.0000   0.3796 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0320   0.1912     0.5708 f
  core/be/be_calculator/comp_stage_reg/data_o[110] (net)     1   3.2916     0.0000     0.5708 f
  core/be/be_calculator/comp_stage_reg/data_o[110] (bsg_dff_width_p320_0)   0.0000     0.5708 f
  core/be/be_calculator/comp_stage_r_1__46_ (net)       3.2916              0.0000     0.5708 f
  core/be/be_calculator/comp_stage_mux/data0_i[174] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5708 f
  core/be/be_calculator/comp_stage_mux/data0_i[174] (net)   3.2916          0.0000     0.5708 f
  core/be/be_calculator/comp_stage_mux/U47/INP (NBUFFX2)          0.0320   -0.0015 &   0.5693 f
  core/be/be_calculator/comp_stage_mux/U47/Z (NBUFFX2)            0.0291    0.0518     0.6211 f
  core/be/be_calculator/comp_stage_mux/data_o[174] (net)     3   9.1956     0.0000     0.6211 f
  core/be/be_calculator/comp_stage_mux/data_o[174] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6211 f
  core/be/be_calculator/comp_stage_n[110] (net)         9.1956              0.0000     0.6211 f
  core/be/be_calculator/comp_stage_reg/data_i[174] (bsg_dff_width_p320_0)   0.0000     0.6211 f
  core/be/be_calculator/comp_stage_reg/data_i[174] (net)   9.1956           0.0000     0.6211 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_174_/D (DFFX1)   0.0291   0.0001 &   0.6212 f
  data arrival time                                                                    0.6212

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4467     0.4467
  clock reconvergence pessimism                                            -0.0044     0.4423
  core/be/be_calculator/comp_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.4423 r
  library hold time                                                         0.0203     0.4625
  data required time                                                                   0.4625
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4625
  data arrival time                                                                   -0.6212
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1586


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_185_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/comp_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.0805   0.0000   0.3796 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0314   0.1907     0.5703 f
  core/be/be_calculator/comp_stage_reg/data_o[121] (net)     1   3.0248     0.0000     0.5703 f
  core/be/be_calculator/comp_stage_reg/data_o[121] (bsg_dff_width_p320_0)   0.0000     0.5703 f
  core/be/be_calculator/comp_stage_r_1__57_ (net)       3.0248              0.0000     0.5703 f
  core/be/be_calculator/comp_stage_mux/data0_i[185] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5703 f
  core/be/be_calculator/comp_stage_mux/data0_i[185] (net)   3.0248          0.0000     0.5703 f
  core/be/be_calculator/comp_stage_mux/U58/INP (NBUFFX2)          0.0314   -0.0005 &   0.5698 f
  core/be/be_calculator/comp_stage_mux/U58/Z (NBUFFX2)            0.0315    0.0535     0.6233 f
  core/be/be_calculator/comp_stage_mux/data_o[185] (net)     3  10.9550     0.0000     0.6233 f
  core/be/be_calculator/comp_stage_mux/data_o[185] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6233 f
  core/be/be_calculator/comp_stage_n[121] (net)        10.9550              0.0000     0.6233 f
  core/be/be_calculator/comp_stage_reg/data_i[185] (bsg_dff_width_p320_0)   0.0000     0.6233 f
  core/be/be_calculator/comp_stage_reg/data_i[185] (net)  10.9550           0.0000     0.6233 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_185_/D (DFFX1)   0.0315   0.0001 &   0.6234 f
  data arrival time                                                                    0.6234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4474     0.4474
  clock reconvergence pessimism                                            -0.0044     0.4430
  core/be/be_calculator/comp_stage_reg/data_r_reg_185_/CLK (DFFX1)          0.0000     0.4430 r
  library hold time                                                         0.0198     0.4628
  data required time                                                                   0.4628
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4628
  data arrival time                                                                   -0.6234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1607


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_168_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/comp_stage_reg/data_r_reg_104_/CLK (DFFX1)   0.0805   0.0000   0.3797 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_104_/Q (DFFX1)   0.0354   0.1939     0.5737 f
  core/be/be_calculator/comp_stage_reg/data_o[104] (net)     1   4.7481     0.0000     0.5737 f
  core/be/be_calculator/comp_stage_reg/data_o[104] (bsg_dff_width_p320_0)   0.0000     0.5737 f
  core/be/be_calculator/comp_stage_r_1__40_ (net)       4.7481              0.0000     0.5737 f
  core/be/be_calculator/comp_stage_mux/data0_i[168] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5737 f
  core/be/be_calculator/comp_stage_mux/data0_i[168] (net)   4.7481          0.0000     0.5737 f
  core/be/be_calculator/comp_stage_mux/U41/INP (NBUFFX2)          0.0354   -0.0015 &   0.5722 f
  core/be/be_calculator/comp_stage_mux/U41/Z (NBUFFX2)            0.0274    0.0511     0.6233 f
  core/be/be_calculator/comp_stage_mux/data_o[168] (net)     3   7.7611     0.0000     0.6233 f
  core/be/be_calculator/comp_stage_mux/data_o[168] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6233 f
  core/be/be_calculator/comp_stage_n[104] (net)         7.7611              0.0000     0.6233 f
  core/be/be_calculator/comp_stage_reg/data_i[168] (bsg_dff_width_p320_0)   0.0000     0.6233 f
  core/be/be_calculator/comp_stage_reg/data_i[168] (net)   7.7611           0.0000     0.6233 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_168_/D (DFFX1)   0.0274  -0.0005 &   0.6228 f
  data arrival time                                                                    0.6228

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4458     0.4458
  clock reconvergence pessimism                                            -0.0044     0.4414
  core/be/be_calculator/comp_stage_reg/data_r_reg_168_/CLK (DFFX1)          0.0000     0.4414 r
  library hold time                                                         0.0207     0.4621
  data required time                                                                   0.4621
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4621
  data arrival time                                                                   -0.6228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1607


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_186_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3805     0.3805
  core/be/be_calculator/comp_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.0805   0.0000   0.3805 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0336   0.1925     0.5730 f
  core/be/be_calculator/comp_stage_reg/data_o[122] (net)     1   4.0043     0.0000     0.5730 f
  core/be/be_calculator/comp_stage_reg/data_o[122] (bsg_dff_width_p320_0)   0.0000     0.5730 f
  core/be/be_calculator/comp_stage_r_1__58_ (net)       4.0043              0.0000     0.5730 f
  core/be/be_calculator/comp_stage_mux/data0_i[186] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5730 f
  core/be/be_calculator/comp_stage_mux/data0_i[186] (net)   4.0043          0.0000     0.5730 f
  core/be/be_calculator/comp_stage_mux/U59/INP (NBUFFX2)          0.0336   -0.0008 &   0.5723 f
  core/be/be_calculator/comp_stage_mux/U59/Z (NBUFFX2)            0.0302    0.0530     0.6252 f
  core/be/be_calculator/comp_stage_mux/data_o[186] (net)     3   9.9558     0.0000     0.6252 f
  core/be/be_calculator/comp_stage_mux/data_o[186] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6252 f
  core/be/be_calculator/comp_stage_n[122] (net)         9.9558              0.0000     0.6252 f
  core/be/be_calculator/comp_stage_reg/data_i[186] (bsg_dff_width_p320_0)   0.0000     0.6252 f
  core/be/be_calculator/comp_stage_reg/data_i[186] (net)   9.9558           0.0000     0.6252 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_186_/D (DFFX1)   0.0302  -0.0006 &   0.6246 f
  data arrival time                                                                    0.6246

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  clock reconvergence pessimism                                            -0.0044     0.4433
  core/be/be_calculator/comp_stage_reg/data_r_reg_186_/CLK (DFFX1)          0.0000     0.4433 r
  library hold time                                                         0.0201     0.4634
  data required time                                                                   0.4634
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4634
  data arrival time                                                                   -0.6246
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1613


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_171_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/comp_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.0805   0.0000   0.3796 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0390   0.1969     0.5765 f
  core/be/be_calculator/comp_stage_reg/data_o[107] (net)     1   6.3030     0.0000     0.5765 f
  core/be/be_calculator/comp_stage_reg/data_o[107] (bsg_dff_width_p320_0)   0.0000     0.5765 f
  core/be/be_calculator/comp_stage_r_1__43_ (net)       6.3030              0.0000     0.5765 f
  core/be/be_calculator/comp_stage_mux/data0_i[171] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5765 f
  core/be/be_calculator/comp_stage_mux/data0_i[171] (net)   6.3030          0.0000     0.5765 f
  core/be/be_calculator/comp_stage_mux/U44/INP (NBUFFX2)          0.0390   -0.0031 &   0.5734 f
  core/be/be_calculator/comp_stage_mux/U44/Z (NBUFFX2)            0.0264    0.0511     0.6244 f
  core/be/be_calculator/comp_stage_mux/data_o[171] (net)     3   6.9145     0.0000     0.6244 f
  core/be/be_calculator/comp_stage_mux/data_o[171] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6244 f
  core/be/be_calculator/comp_stage_n[107] (net)         6.9145              0.0000     0.6244 f
  core/be/be_calculator/comp_stage_reg/data_i[171] (bsg_dff_width_p320_0)   0.0000     0.6244 f
  core/be/be_calculator/comp_stage_reg/data_i[171] (net)   6.9145           0.0000     0.6244 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_171_/D (DFFX1)   0.0264   0.0001 &   0.6245 f
  data arrival time                                                                    0.6245

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4466     0.4466
  clock reconvergence pessimism                                            -0.0044     0.4422
  core/be/be_calculator/comp_stage_reg/data_r_reg_171_/CLK (DFFX1)          0.0000     0.4422 r
  library hold time                                                         0.0209     0.4631
  data required time                                                                   0.4631
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4631
  data arrival time                                                                   -0.6245
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1614


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  core/be/be_calculator/comp_stage_reg/data_r_reg_105_/CLK (DFFX1)   0.0805   0.0000   0.3795 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_105_/Q (DFFX1)   0.0370   0.1952     0.5748 f
  core/be/be_calculator/comp_stage_reg/data_o[105] (net)     1   5.4398     0.0000     0.5748 f
  core/be/be_calculator/comp_stage_reg/data_o[105] (bsg_dff_width_p320_0)   0.0000     0.5748 f
  core/be/be_calculator/comp_stage_r_1__41_ (net)       5.4398              0.0000     0.5748 f
  core/be/be_calculator/comp_stage_mux/data0_i[169] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5748 f
  core/be/be_calculator/comp_stage_mux/data0_i[169] (net)   5.4398          0.0000     0.5748 f
  core/be/be_calculator/comp_stage_mux/U42/INP (NBUFFX2)          0.0370   -0.0039 &   0.5709 f
  core/be/be_calculator/comp_stage_mux/U42/Z (NBUFFX2)            0.0378    0.0593     0.6302 f
  core/be/be_calculator/comp_stage_mux/data_o[169] (net)     3  15.4534     0.0000     0.6302 f
  core/be/be_calculator/comp_stage_mux/data_o[169] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6302 f
  core/be/be_calculator/comp_stage_n[105] (net)        15.4534              0.0000     0.6302 f
  core/be/be_calculator/comp_stage_reg/data_i[169] (bsg_dff_width_p320_0)   0.0000     0.6302 f
  core/be/be_calculator/comp_stage_reg/data_i[169] (net)  15.4534           0.0000     0.6302 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_169_/D (DFFX1)   0.0378  -0.0049 &   0.6253 f
  data arrival time                                                                    0.6253

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4466     0.4466
  clock reconvergence pessimism                                            -0.0044     0.4421
  core/be/be_calculator/comp_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.4421 r
  library hold time                                                         0.0183     0.4605
  data required time                                                                   0.4605
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4605
  data arrival time                                                                   -0.6253
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1648


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/comp_stage_reg/data_r_reg_103_/CLK (DFFX1)   0.0805   0.0000   0.3797 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_103_/Q (DFFX1)   0.0348   0.1934     0.5732 f
  core/be/be_calculator/comp_stage_reg/data_o[103] (net)     1   4.4868     0.0000     0.5732 f
  core/be/be_calculator/comp_stage_reg/data_o[103] (bsg_dff_width_p320_0)   0.0000     0.5732 f
  core/be/be_calculator/comp_stage_r_1__39_ (net)       4.4868              0.0000     0.5732 f
  core/be/be_calculator/comp_stage_mux/data0_i[167] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5732 f
  core/be/be_calculator/comp_stage_mux/data0_i[167] (net)   4.4868          0.0000     0.5732 f
  core/be/be_calculator/comp_stage_mux/U40/INP (NBUFFX2)          0.0348   -0.0016 &   0.5716 f
  core/be/be_calculator/comp_stage_mux/U40/Z (NBUFFX2)            0.0379    0.0589     0.6305 f
  core/be/be_calculator/comp_stage_mux/data_o[167] (net)     3  15.6339     0.0000     0.6305 f
  core/be/be_calculator/comp_stage_mux/data_o[167] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6305 f
  core/be/be_calculator/comp_stage_n[103] (net)        15.6339              0.0000     0.6305 f
  core/be/be_calculator/comp_stage_reg/data_i[167] (bsg_dff_width_p320_0)   0.0000     0.6305 f
  core/be/be_calculator/comp_stage_reg/data_i[167] (net)  15.6339           0.0000     0.6305 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_167_/D (DFFX1)   0.0379  -0.0045 &   0.6261 f
  data arrival time                                                                    0.6261

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4458     0.4458
  clock reconvergence pessimism                                            -0.0044     0.4414
  core/be/be_calculator/comp_stage_reg/data_r_reg_167_/CLK (DFFX1)          0.0000     0.4414 r
  library hold time                                                         0.0183     0.4597
  data required time                                                                   0.4597
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4597
  data arrival time                                                                   -0.6261
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1663


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/comp_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.0805   0.0000   0.3796 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0366   0.1949     0.5745 f
  core/be/be_calculator/comp_stage_reg/data_o[108] (net)     1   5.2775     0.0000     0.5745 f
  core/be/be_calculator/comp_stage_reg/data_o[108] (bsg_dff_width_p320_0)   0.0000     0.5745 f
  core/be/be_calculator/comp_stage_r_1__44_ (net)       5.2775              0.0000     0.5745 f
  core/be/be_calculator/comp_stage_mux/data0_i[172] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5745 f
  core/be/be_calculator/comp_stage_mux/data0_i[172] (net)   5.2775          0.0000     0.5745 f
  core/be/be_calculator/comp_stage_mux/U45/INP (NBUFFX2)          0.0366   -0.0009 &   0.5736 f
  core/be/be_calculator/comp_stage_mux/U45/Z (NBUFFX2)            0.0376    0.0591     0.6327 f
  core/be/be_calculator/comp_stage_mux/data_o[172] (net)     3  15.3060     0.0000     0.6327 f
  core/be/be_calculator/comp_stage_mux/data_o[172] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6327 f
  core/be/be_calculator/comp_stage_n[108] (net)        15.3060              0.0000     0.6327 f
  core/be/be_calculator/comp_stage_reg/data_i[172] (bsg_dff_width_p320_0)   0.0000     0.6327 f
  core/be/be_calculator/comp_stage_reg/data_i[172] (net)  15.3060           0.0000     0.6327 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_172_/D (DFFX1)   0.0376  -0.0036 &   0.6290 f
  data arrival time                                                                    0.6290

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4469     0.4469
  clock reconvergence pessimism                                            -0.0044     0.4425
  core/be/be_calculator/comp_stage_reg/data_r_reg_172_/CLK (DFFX1)          0.0000     0.4425 r
  library hold time                                                         0.0184     0.4609
  data required time                                                                   0.4609
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4609
  data arrival time                                                                   -0.6290
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1681


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.1583   0.0000   0.3701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)   0.0658   0.2250   0.5951 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1  18.2454   0.0000   0.5951 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)   0.0000   0.5951 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)  18.2454       0.0000     0.5951 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)   0.0000   0.5951 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)  18.2454   0.0000   0.5951 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)   0.0658  -0.0135 &   0.5816 f
  data arrival time                                                                    0.5816

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4033     0.4033
  clock reconvergence pessimism                                            -0.0023     0.4010
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.4010 r
  library hold time                                                         0.0120     0.4130
  data required time                                                                   0.4130
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4130
  data arrival time                                                                   -0.5816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1686


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1583   0.0000   0.3704 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0700   0.2276   0.5981 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1  20.1245   0.0000   0.5981 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.5981 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)  20.1245       0.0000     0.5981 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.5981 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)  20.1245   0.0000   0.5981 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0700  -0.0163 &   0.5818 f
  data arrival time                                                                    0.5818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4036     0.4036
  clock reconvergence pessimism                                            -0.0023     0.4013
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.4013 r
  library hold time                                                         0.0112     0.4125
  data required time                                                                   0.4125
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4125
  data arrival time                                                                   -0.5818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1693


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3805     0.3805
  core/be/be_calculator/comp_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.0805   0.0000   0.3805 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0361   0.1946     0.5750 f
  core/be/be_calculator/comp_stage_reg/data_o[120] (net)     1   5.0760     0.0000     0.5750 f
  core/be/be_calculator/comp_stage_reg/data_o[120] (bsg_dff_width_p320_0)   0.0000     0.5750 f
  core/be/be_calculator/comp_stage_r_1__56_ (net)       5.0760              0.0000     0.5750 f
  core/be/be_calculator/comp_stage_mux/data0_i[184] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5750 f
  core/be/be_calculator/comp_stage_mux/data0_i[184] (net)   5.0760          0.0000     0.5750 f
  core/be/be_calculator/comp_stage_mux/U57/INP (NBUFFX2)          0.0361   -0.0004 &   0.5747 f
  core/be/be_calculator/comp_stage_mux/U57/Z (NBUFFX2)            0.0353    0.0573     0.6320 f
  core/be/be_calculator/comp_stage_mux/data_o[184] (net)     3  13.6335     0.0000     0.6320 f
  core/be/be_calculator/comp_stage_mux/data_o[184] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6320 f
  core/be/be_calculator/comp_stage_n[120] (net)        13.6335              0.0000     0.6320 f
  core/be/be_calculator/comp_stage_reg/data_i[184] (bsg_dff_width_p320_0)   0.0000     0.6320 f
  core/be/be_calculator/comp_stage_reg/data_i[184] (net)  13.6335           0.0000     0.6320 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_184_/D (DFFX1)   0.0353   0.0003 &   0.6322 f
  data arrival time                                                                    0.6322

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  clock reconvergence pessimism                                            -0.0044     0.4434
  core/be/be_calculator/comp_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.4434 r
  library hold time                                                         0.0189     0.4623
  data required time                                                                   0.4623
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4623
  data arrival time                                                                   -0.6322
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1699


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.1583   0.0000   0.3702 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0698   0.2275   0.5976 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1  20.0198   0.0000   0.5976 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.5976 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)  20.0198       0.0000     0.5976 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.5976 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)  20.0198   0.0000   0.5976 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0698  -0.0137 &   0.5839 f
  data arrival time                                                                    0.5839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4034     0.4034
  clock reconvergence pessimism                                            -0.0023     0.4011
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.4011 r
  library hold time                                                         0.0113     0.4123
  data required time                                                                   0.4123
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4123
  data arrival time                                                                   -0.5839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1716


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1921   0.0000    0.4027 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0300    0.2024     0.6051 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   2.5405      0.0000     0.6051 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.6051 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   2.5405   0.0000     0.6051 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.6051 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   2.5405           0.0000     0.6051 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0300   0.0000 &   0.6051 f
  data arrival time                                                                    0.6051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                            -0.0034     0.4139
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.4139 r
  library hold time                                                         0.0196     0.4335
  data required time                                                                   0.4335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4335
  data arrival time                                                                   -0.6051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1716


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_188_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/comp_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.0805   0.0000   0.3796 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0401   0.1977     0.5774 f
  core/be/be_calculator/comp_stage_reg/data_o[124] (net)     1   6.7704     0.0000     0.5774 f
  core/be/be_calculator/comp_stage_reg/data_o[124] (bsg_dff_width_p320_0)   0.0000     0.5774 f
  core/be/be_calculator/comp_stage_r_1__60_ (net)       6.7704              0.0000     0.5774 f
  core/be/be_calculator/comp_stage_mux/data0_i[188] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5774 f
  core/be/be_calculator/comp_stage_mux/data0_i[188] (net)   6.7704          0.0000     0.5774 f
  core/be/be_calculator/comp_stage_mux/U61/INP (NBUFFX2)          0.0401   -0.0013 &   0.5761 f
  core/be/be_calculator/comp_stage_mux/U61/Z (NBUFFX2)            0.0363    0.0588     0.6349 f
  core/be/be_calculator/comp_stage_mux/data_o[188] (net)     3  14.2658     0.0000     0.6349 f
  core/be/be_calculator/comp_stage_mux/data_o[188] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6349 f
  core/be/be_calculator/comp_stage_n[124] (net)        14.2658              0.0000     0.6349 f
  core/be/be_calculator/comp_stage_reg/data_i[188] (bsg_dff_width_p320_0)   0.0000     0.6349 f
  core/be/be_calculator/comp_stage_reg/data_i[188] (net)  14.2658           0.0000     0.6349 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_188_/D (DFFX1)   0.0363  -0.0012 &   0.6337 f
  data arrival time                                                                    0.6337

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4476     0.4476
  clock reconvergence pessimism                                            -0.0044     0.4432
  core/be/be_calculator/comp_stage_reg/data_r_reg_188_/CLK (DFFX1)          0.0000     0.4432 r
  library hold time                                                         0.0187     0.4619
  data required time                                                                   0.4619
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4619
  data arrival time                                                                   -0.6337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1718


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_173_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/comp_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.0805   0.0000   0.3797 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0365   0.1948     0.5745 f
  core/be/be_calculator/comp_stage_reg/data_o[109] (net)     1   5.2206     0.0000     0.5745 f
  core/be/be_calculator/comp_stage_reg/data_o[109] (bsg_dff_width_p320_0)   0.0000     0.5745 f
  core/be/be_calculator/comp_stage_r_1__45_ (net)       5.2206              0.0000     0.5745 f
  core/be/be_calculator/comp_stage_mux/data0_i[173] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5745 f
  core/be/be_calculator/comp_stage_mux/data0_i[173] (net)   5.2206          0.0000     0.5745 f
  core/be/be_calculator/comp_stage_mux/U46/INP (NBUFFX2)          0.0365   -0.0015 &   0.5730 f
  core/be/be_calculator/comp_stage_mux/U46/Z (NBUFFX2)            0.0393    0.0602     0.6332 f
  core/be/be_calculator/comp_stage_mux/data_o[173] (net)     3  16.6617     0.0000     0.6332 f
  core/be/be_calculator/comp_stage_mux/data_o[173] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6332 f
  core/be/be_calculator/comp_stage_n[109] (net)        16.6617              0.0000     0.6332 f
  core/be/be_calculator/comp_stage_reg/data_i[173] (bsg_dff_width_p320_0)   0.0000     0.6332 f
  core/be/be_calculator/comp_stage_reg/data_i[173] (net)  16.6617           0.0000     0.6332 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_173_/D (DFFX1)   0.0393  -0.0003 &   0.6329 f
  data arrival time                                                                    0.6329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4467     0.4467
  clock reconvergence pessimism                                            -0.0044     0.4423
  core/be/be_calculator/comp_stage_reg/data_r_reg_173_/CLK (DFFX1)          0.0000     0.4423 r
  library hold time                                                         0.0180     0.4603
  data required time                                                                   0.4603
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4603
  data arrival time                                                                   -0.6329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1726


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4046     0.4046
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1922   0.0000    0.4046 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0339    0.2056     0.6102 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   4.1983      0.0000     0.6102 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.6102 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   4.1983    0.0000     0.6102 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.6102 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   4.1983            0.0000     0.6102 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0339    0.0001 &   0.6102 f
  data arrival time                                                                    0.6102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4200     0.4200
  clock reconvergence pessimism                                            -0.0034     0.4166
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.4166 r
  library hold time                                                         0.0200     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1736


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.1583   0.0000   0.3703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/Q (DFFX1)   0.0644   0.2241   0.5945 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (net)     1  17.6391   0.0000   0.5945 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (bsg_dff_width_p39_2)   0.0000   0.5945 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__2_ (net)  17.6391       0.0000     0.5945 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (bsg_dff_width_p39_3)   0.0000   0.5945 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (net)  17.6391   0.0000   0.5945 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/D (DFFX1)   0.0644  -0.0074 &   0.5871 f
  data arrival time                                                                    0.5871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4036     0.4036
  clock reconvergence pessimism                                            -0.0023     0.4012
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.4012 r
  library hold time                                                         0.0122     0.4135
  data required time                                                                   0.4135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4135
  data arrival time                                                                   -0.5871
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1736


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.1583   0.0000   0.3705 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0709   0.2282   0.5986 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1  20.5175   0.0000   0.5986 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.5986 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)  20.5175       0.0000     0.5986 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.5986 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)  20.5175   0.0000   0.5986 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0709  -0.0140 &   0.5846 f
  data arrival time                                                                    0.5846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  clock reconvergence pessimism                                            -0.0023     0.3998
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3998 r
  library hold time                                                         0.0111     0.4109
  data required time                                                                   0.4109
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4109
  data arrival time                                                                   -0.5846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1738


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.1583   0.0000   0.3703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0577   0.2199   0.5902 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1  14.6373   0.0000   0.5902 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.5902 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)  14.6373       0.0000     0.5902 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.5902 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)  14.6373   0.0000   0.5902 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0577  -0.0002 &   0.5900 f
  data arrival time                                                                    0.5900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4038     0.4038
  clock reconvergence pessimism                                            -0.0023     0.4014
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.4014 r
  library hold time                                                         0.0138     0.4152
  data required time                                                                   0.4152
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4152
  data arrival time                                                                   -0.5900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1748


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.1583   0.0000   0.3702 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0710   0.2282   0.5984 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1  20.5331   0.0000   0.5984 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.5984 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)  20.5331      0.0000     0.5984 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.5984 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)  20.5331   0.0000   0.5984 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0710  -0.0119 &   0.5865 f
  data arrival time                                                                    0.5865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  clock reconvergence pessimism                                            -0.0023     0.3998
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.3998 r
  library hold time                                                         0.0110     0.4108
  data required time                                                                   0.4108
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4108
  data arrival time                                                                   -0.5865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1757


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.1583   0.0000   0.3704 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)   0.0642   0.2240   0.5944 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1  17.5171   0.0000   0.5944 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)   0.0000   0.5944 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)  17.5171       0.0000     0.5944 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)   0.0000   0.5944 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)  17.5171   0.0000   0.5944 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)   0.0642  -0.0046 &   0.5897 f
  data arrival time                                                                    0.5897

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4038     0.4038
  clock reconvergence pessimism                                            -0.0023     0.4015
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.4015 r
  library hold time                                                         0.0123     0.4138
  data required time                                                                   0.4138
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4138
  data arrival time                                                                   -0.5897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1759


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1921   0.0000   0.4037 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0325   0.2045     0.6081 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   3.6158     0.0000     0.6081 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.6081 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   3.6158   0.0000     0.6081 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.6081 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   3.6158           0.0000     0.6081 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0325   0.0000 &   0.6082 f
  data arrival time                                                                    0.6082

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  clock reconvergence pessimism                                            -0.0034     0.4129
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.4129 r
  library hold time                                                         0.0191     0.4320
  data required time                                                                   0.4320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4320
  data arrival time                                                                   -0.6082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1762


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.1583   0.0000   0.3702 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0701   0.2277   0.5978 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1  20.1638   0.0000   0.5978 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.5978 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)  20.1638       0.0000     0.5978 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.5978 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)  20.1638   0.0000   0.5978 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0701  -0.0103 &   0.5875 f
  data arrival time                                                                    0.5875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  clock reconvergence pessimism                                            -0.0023     0.3998
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3998 r
  library hold time                                                         0.0112     0.4110
  data required time                                                                   0.4110
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4110
  data arrival time                                                                   -0.5875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1766


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3692     0.3692
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1583   0.0000   0.3692 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0290   0.1987   0.5679 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   2.0464   0.0000   0.5679 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.5679 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   2.0464      0.0000     0.5679 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.5679 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   2.0464   0.0000   0.5679 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0290   0.0000 &   0.5679 f
  data arrival time                                                                    0.5679

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3758     0.3758
  clock reconvergence pessimism                                            -0.0023     0.3735
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.3735 r
  library hold time                                                         0.0168     0.3902
  data required time                                                                   0.3902
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3902
  data arrival time                                                                   -0.5679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1777


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1583   0.0000   0.3694 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0291   0.1988   0.5681 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   2.0959   0.0000   0.5681 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.5681 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   2.0959      0.0000     0.5681 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.5681 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   2.0959   0.0000   0.5681 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0291   0.0000 &   0.5682 f
  data arrival time                                                                    0.5682

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3755     0.3755
  clock reconvergence pessimism                                            -0.0023     0.3732
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.3732 r
  library hold time                                                         0.0168     0.3900
  data required time                                                                   0.3900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3900
  data arrival time                                                                   -0.5682
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1782


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1589   0.0000   0.3705 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0290   0.1988   0.5692 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   2.0565   0.0000   0.5692 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.5692 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   2.0565      0.0000     0.5692 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.5692 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   2.0565   0.0000   0.5692 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0290   0.0000 &   0.5692 f
  data arrival time                                                                    0.5692

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3760     0.3760
  clock reconvergence pessimism                                            -0.0023     0.3737
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.3737 r
  library hold time                                                         0.0168     0.3905
  data required time                                                                   0.3905
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3905
  data arrival time                                                                   -0.5692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1788


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1921   0.0000    0.4037 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0302    0.2026     0.6063 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.6184      0.0000     0.6063 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.6063 f
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.6184              0.0000     0.6063 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.6063 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.6184           0.0000     0.6063 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0302   0.0000 &   0.6063 f
  data arrival time                                                                    0.6063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4120     0.4120
  clock reconvergence pessimism                                            -0.0034     0.4086
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.4086 r
  library hold time                                                         0.0189     0.4274
  data required time                                                                   0.4274
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4274
  data arrival time                                                                   -0.6063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1789


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1590   0.0000   0.3704 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0296   0.1993   0.5697 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   2.3439   0.0000   0.5697 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.5697 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   2.3439      0.0000     0.5697 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.5697 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   2.3439   0.0000   0.5697 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0296   0.0000 &   0.5697 f
  data arrival time                                                                    0.5697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  clock reconvergence pessimism                                            -0.0023     0.3740
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.3740 r
  library hold time                                                         0.0167     0.3907
  data required time                                                                   0.3907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3907
  data arrival time                                                                   -0.5697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1790


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.1583   0.0000   0.3713 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0672   0.2258   0.5972 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1  18.8535   0.0000   0.5972 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.5972 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)  18.8535       0.0000     0.5972 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.5972 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)  18.8535   0.0000   0.5972 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0672  -0.0053 &   0.5918 f
  data arrival time                                                                    0.5918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  clock reconvergence pessimism                                            -0.0023     0.4008
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.4008 r
  library hold time                                                         0.0118     0.4126
  data required time                                                                   0.4126
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4126
  data arrival time                                                                   -0.5918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1792


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1583   0.0000   0.3690 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0305   0.1999   0.5690 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   2.7098   0.0000   0.5690 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.5690 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   2.7098      0.0000     0.5690 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.5690 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   2.7098   0.0000   0.5690 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0305   0.0000 &   0.5690 f
  data arrival time                                                                    0.5690

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3752     0.3752
  clock reconvergence pessimism                                            -0.0023     0.3729
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.3729 r
  library hold time                                                         0.0164     0.3893
  data required time                                                                   0.3893
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3893
  data arrival time                                                                   -0.5690
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1590   0.0000   0.3707 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0293   0.1990   0.5697 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   2.1943   0.0000   0.5697 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.5697 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   2.1943      0.0000     0.5697 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.5697 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   2.1943   0.0000   0.5697 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0293   0.0000 &   0.5698 f
  data arrival time                                                                    0.5698

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  clock reconvergence pessimism                                            -0.0023     0.3734
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.3734 r
  library hold time                                                         0.0167     0.3901
  data required time                                                                   0.3901
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3901
  data arrival time                                                                   -0.5698
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.2207    0.0000     0.4140 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0289    0.2040     0.6180 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   2.0860        0.0000     0.6180 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.6180 f
  core/be/be_calculator/exc_stage_r[3] (net)            2.0860              0.0000     0.6180 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.6180 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   2.0860              0.0000     0.6180 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0289    0.0000 &   0.6180 f
  data arrival time                                                                    0.6180

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4204     0.4204
  clock reconvergence pessimism                                            -0.0034     0.4170
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.4170 r
  library hold time                                                         0.0212     0.4382
  data required time                                                                   0.4382
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4382
  data arrival time                                                                   -0.6180
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.2033   0.0000    0.4109 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0289    0.2025     0.6135 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   2.0817      0.0000     0.6135 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.6135 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   2.0817   0.0000     0.6135 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.6135 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   2.0817           0.0000     0.6135 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0289   0.0000 &   0.6135 f
  data arrival time                                                                    0.6135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                            -0.0034     0.4137
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.4137 r
  library hold time                                                         0.0199     0.4336
  data required time                                                                   0.4336
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4336
  data arrival time                                                                   -0.6135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4128     0.4128
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.2206   0.0000    0.4128 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0288    0.2039     0.6167 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   2.0622      0.0000     0.6167 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.6167 f
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   2.0622             0.0000     0.6167 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.6167 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   2.0622           0.0000     0.6167 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0288   0.0000 &   0.6167 f
  data arrival time                                                                    0.6167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4191     0.4191
  clock reconvergence pessimism                                            -0.0034     0.4157
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.4157 r
  library hold time                                                         0.0212     0.4369
  data required time                                                                   0.4369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4369
  data arrival time                                                                   -0.6167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3965     0.3965
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.2214   0.0000   0.3965 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0300   0.2049   0.6014 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   2.5525   0.0000   0.6014 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.6014 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   2.5525      0.0000     0.6014 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.6014 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   2.5525   0.0000   0.6014 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0300   0.0000 &   0.6015 f
  data arrival time                                                                    0.6015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4029     0.4029
  clock reconvergence pessimism                                            -0.0023     0.4006
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.4006 r
  library hold time                                                         0.0210     0.4215
  data required time                                                                   0.4215
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4215
  data arrival time                                                                   -0.6015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1583   0.0000   0.3699 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0306   0.2001   0.5699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   2.7731   0.0000   0.5699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.5699 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   2.7731      0.0000     0.5699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.5699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   2.7731   0.0000   0.5699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0306   0.0000 &   0.5700 f
  data arrival time                                                                    0.5700

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3759     0.3759
  clock reconvergence pessimism                                            -0.0023     0.3736
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.3736 r
  library hold time                                                         0.0164     0.3900
  data required time                                                                   0.3900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3900
  data arrival time                                                                   -0.5700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.2026   0.0000   0.4110 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0291   0.2026     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   2.1772     0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.6136 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   2.1772   0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   2.1772           0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0291   0.0000 &   0.6136 f
  data arrival time                                                                    0.6136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                            -0.0034     0.4138
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.4138 r
  library hold time                                                         0.0198     0.4337
  data required time                                                                   0.4337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4337
  data arrival time                                                                   -0.6136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1583   0.0000   0.3697 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0308   0.2002   0.5699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   2.8636   0.0000   0.5699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.5699 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   2.8636      0.0000     0.5699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.5699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   2.8636   0.0000   0.5699 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0308   0.0000 &   0.5699 f
  data arrival time                                                                    0.5699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3759     0.3759
  clock reconvergence pessimism                                            -0.0023     0.3736
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.3736 r
  library hold time                                                         0.0164     0.3899
  data required time                                                                   0.3899
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3899
  data arrival time                                                                   -0.5699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.2026   0.0000   0.4108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0293   0.2027     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   2.2280     0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.6136 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   2.2280    0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   2.2280           0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0293   0.0000 &   0.6136 f
  data arrival time                                                                    0.6136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                            -0.0034     0.4138
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.4138 r
  library hold time                                                         0.0198     0.4336
  data required time                                                                   0.4336
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4336
  data arrival time                                                                   -0.6136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4128     0.4128
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.2207   0.0000    0.4128 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0289    0.2040     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   2.1086      0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.6168 f
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   2.1086              0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   2.1086           0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0289   0.0000 &   0.6168 f
  data arrival time                                                                    0.6168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4190     0.4190
  clock reconvergence pessimism                                            -0.0034     0.4155
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.4155 r
  library hold time                                                         0.0212     0.4367
  data required time                                                                   0.4367
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4367
  data arrival time                                                                   -0.6168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1922   0.0000   0.4058 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0293   0.2019     0.6077 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.2567     0.0000     0.6077 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.6077 f
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.2567              0.0000     0.6077 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.6077 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.2567           0.0000     0.6077 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0293   0.0000 &   0.6077 f
  data arrival time                                                                    0.6077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4120     0.4120
  clock reconvergence pessimism                                            -0.0034     0.4086
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.4086 r
  library hold time                                                         0.0191     0.4276
  data required time                                                                   0.4276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4276
  data arrival time                                                                   -0.6077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3693     0.3693
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1583   0.0000   0.3693 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0306   0.2000   0.5693 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   2.7479   0.0000   0.5693 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.5693 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   2.7479      0.0000     0.5693 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.5693 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   2.7479   0.0000   0.5693 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0306   0.0000 &   0.5693 f
  data arrival time                                                                    0.5693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3751     0.3751
  clock reconvergence pessimism                                            -0.0023     0.3728
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.3728 r
  library hold time                                                         0.0164     0.3892
  data required time                                                                   0.3892
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3892
  data arrival time                                                                   -0.5693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3711     0.3711
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1584   0.0000   0.3711 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0302   0.1997   0.5709 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   2.5900   0.0000   0.5709 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.5709 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   2.5900      0.0000     0.5709 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.5709 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   2.5900   0.0000   0.5709 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0302   0.0000 &   0.5709 f
  data arrival time                                                                    0.5709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  clock reconvergence pessimism                                            -0.0023     0.3743
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.3743 r
  library hold time                                                         0.0165     0.3908
  data required time                                                                   0.3908
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3908
  data arrival time                                                                   -0.5709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.2206   0.0000    0.4125 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0295    0.2045     0.6170 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   2.3678      0.0000     0.6170 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.6170 f
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   2.3678              0.0000     0.6170 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.6170 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   2.3678           0.0000     0.6170 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0295   0.0000 &   0.6170 f
  data arrival time                                                                    0.6170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4193     0.4193
  clock reconvergence pessimism                                            -0.0034     0.4159
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.4159 r
  library hold time                                                         0.0210     0.4369
  data required time                                                                   0.4369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4369
  data arrival time                                                                   -0.6170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1590   0.0000   0.3703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0305   0.2000   0.5703 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   2.7116   0.0000   0.5703 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.5703 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   2.7116      0.0000     0.5703 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.5703 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   2.7116   0.0000   0.5703 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0305   0.0000 &   0.5704 f
  data arrival time                                                                    0.5704

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3760     0.3760
  clock reconvergence pessimism                                            -0.0023     0.3737
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.3737 r
  library hold time                                                         0.0165     0.3902
  data required time                                                                   0.3902
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3902
  data arrival time                                                                   -0.5704
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4127     0.4127
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.2207   0.0000    0.4127 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0292    0.2042     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   2.2252      0.0000     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.6169 f
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   2.2252              0.0000     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   2.2252           0.0000     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0292   0.0000 &   0.6169 f
  data arrival time                                                                    0.6169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4190     0.4190
  clock reconvergence pessimism                                            -0.0034     0.4155
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.4155 r
  library hold time                                                         0.0211     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4141     0.4141
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.2207    0.0000     0.4141 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0292    0.2043     0.6184 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   2.2387        0.0000     0.6184 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.6184 f
  core/be/be_calculator/exc_stage_r[2] (net)            2.2387              0.0000     0.6184 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.6184 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   2.2387              0.0000     0.6184 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0292    0.0000 &   0.6184 f
  data arrival time                                                                    0.6184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4204     0.4204
  clock reconvergence pessimism                                            -0.0034     0.4170
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.4170 r
  library hold time                                                         0.0211     0.4381
  data required time                                                                   0.4381
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4381
  data arrival time                                                                   -0.6184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4127     0.4127
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.2207   0.0000    0.4127 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0290    0.2041     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   2.1487      0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.6168 f
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   2.1487              0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   2.1487           0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0290   0.0000 &   0.6168 f
  data arrival time                                                                    0.6168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4187     0.4187
  clock reconvergence pessimism                                            -0.0034     0.4153
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.4153 r
  library hold time                                                         0.0211     0.4364
  data required time                                                                   0.4364
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4364
  data arrival time                                                                   -0.6168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3711     0.3711
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1584   0.0000   0.3711 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0300   0.1995   0.5706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   2.4844   0.0000   0.5706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.5706 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   2.4844      0.0000     0.5706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.5706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   2.4844   0.0000   0.5706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0300   0.0000 &   0.5706 f
  data arrival time                                                                    0.5706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3760     0.3760
  clock reconvergence pessimism                                            -0.0023     0.3737
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.3737 r
  library hold time                                                         0.0165     0.3902
  data required time                                                                   0.3902
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3902
  data arrival time                                                                   -0.5706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.2206   0.0000    0.4112 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0293    0.2043     0.6155 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.2617      0.0000     0.6155 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.6155 f
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.2617              0.0000     0.6155 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.6155 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.2617           0.0000     0.6155 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0293   0.0000 &   0.6155 f
  data arrival time                                                                    0.6155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                            -0.0034     0.4141
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.4141 r
  library hold time                                                         0.0211     0.4352
  data required time                                                                   0.4352
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4352
  data arrival time                                                                   -0.6155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.2034   0.0000   0.4104 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0291   0.2027     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   2.1818     0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.6131 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   2.1818   0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   2.1818           0.0000     0.6131 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0291   0.0000 &   0.6131 f
  data arrival time                                                                    0.6131

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  clock reconvergence pessimism                                            -0.0034     0.4129
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.4129 r
  library hold time                                                         0.0198     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.6131
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4141     0.4141
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.2207    0.0000     0.4141 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0294    0.2044     0.6185 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   2.3111        0.0000     0.6185 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.6185 f
  core/be/be_calculator/exc_stage_r[4] (net)            2.3111              0.0000     0.6185 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.6185 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   2.3111              0.0000     0.6185 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0294    0.0000 &   0.6185 f
  data arrival time                                                                    0.6185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4205     0.4205
  clock reconvergence pessimism                                            -0.0034     0.4170
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.4170 r
  library hold time                                                         0.0211     0.4381
  data required time                                                                   0.4381
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4381
  data arrival time                                                                   -0.6185
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4023     0.4023
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1921   0.0000   0.4023 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0299   0.2024     0.6047 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   2.4969     0.0000     0.6047 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.6047 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   2.4969   0.0000     0.6047 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.6047 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   2.4969           0.0000     0.6047 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0299   0.0000 &   0.6047 f
  data arrival time                                                                    0.6047

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4087     0.4087
  clock reconvergence pessimism                                            -0.0034     0.4053
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.4053 r
  library hold time                                                         0.0189     0.4242
  data required time                                                                   0.4242
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4242
  data arrival time                                                                   -0.6047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.2206   0.0000    0.4116 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0298    0.2047     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.4658      0.0000     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.6163 f
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.4658              0.0000     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.4658           0.0000     0.6163 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0298   0.0000 &   0.6163 f
  data arrival time                                                                    0.6163

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4183     0.4183
  clock reconvergence pessimism                                            -0.0034     0.4149
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.4149 r
  library hold time                                                         0.0210     0.4359
  data required time                                                                   0.4359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4359
  data arrival time                                                                   -0.6163
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4141     0.4141
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.2207    0.0000     0.4141 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0294    0.2044     0.6185 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.2906        0.0000     0.6185 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.6185 f
  core/be/be_calculator/exc_stage_r[7] (net)            2.2906              0.0000     0.6185 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.6185 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.2906             0.0000     0.6185 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0294    0.0000 &   0.6185 f
  data arrival time                                                                    0.6185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4203     0.4203
  clock reconvergence pessimism                                            -0.0034     0.4169
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.4169 r
  library hold time                                                         0.0211     0.4380
  data required time                                                                   0.4380
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4380
  data arrival time                                                                   -0.6185
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3695     0.3695
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1583   0.0000   0.3695 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0307   0.2001   0.5696 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   2.8124   0.0000   0.5696 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.5696 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   2.8124      0.0000     0.5696 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.5696 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   2.8124   0.0000   0.5696 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0307   0.0000 &   0.5697 f
  data arrival time                                                                    0.5697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3751     0.3751
  clock reconvergence pessimism                                            -0.0023     0.3728
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.3728 r
  library hold time                                                         0.0164     0.3892
  data required time                                                                   0.3892
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3892
  data arrival time                                                                   -0.5697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1584   0.0000   0.3713 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0305   0.1999   0.5712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   2.6971   0.0000   0.5712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.5712 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   2.6971      0.0000     0.5712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.5712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   2.6971   0.0000   0.5712 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0305   0.0000 &   0.5712 f
  data arrival time                                                                    0.5712

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  clock reconvergence pessimism                                            -0.0023     0.3743
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.3743 r
  library hold time                                                         0.0164     0.3907
  data required time                                                                   0.3907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3907
  data arrival time                                                                   -0.5712
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1583   0.0000   0.3699 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0307   0.2001   0.5701 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   2.8181   0.0000   0.5701 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.5701 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   2.8181      0.0000     0.5701 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.5701 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   2.8181   0.0000   0.5701 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0307   0.0000 &   0.5701 f
  data arrival time                                                                    0.5701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3755     0.3755
  clock reconvergence pessimism                                            -0.0023     0.3732
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.3732 r
  library hold time                                                         0.0164     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.5701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.2207   0.0000    0.4126 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0301    0.2050     0.6176 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   2.6311      0.0000     0.6176 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.6176 f
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   2.6311              0.0000     0.6176 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.6176 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   2.6311           0.0000     0.6176 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0301   0.0000 &   0.6176 f
  data arrival time                                                                    0.6176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4195     0.4195
  clock reconvergence pessimism                                            -0.0034     0.4161
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.4161 r
  library hold time                                                         0.0209     0.4370
  data required time                                                                   0.4370
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4370
  data arrival time                                                                   -0.6176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.2206   0.0000    0.4125 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0294    0.2044     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   2.3187      0.0000     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.6169 f
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   2.3187              0.0000     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   2.3187           0.0000     0.6169 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0294   0.0000 &   0.6169 f
  data arrival time                                                                    0.6169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4186     0.4186
  clock reconvergence pessimism                                            -0.0034     0.4152
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.4152 r
  library hold time                                                         0.0210     0.4362
  data required time                                                                   0.4362
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4362
  data arrival time                                                                   -0.6169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.2034   0.0000    0.4105 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0296    0.2030     0.6135 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   2.3612      0.0000     0.6135 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.6135 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   2.3612   0.0000     0.6135 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.6135 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   2.3612           0.0000     0.6135 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0296   0.0000 &   0.6136 f
  data arrival time                                                                    0.6136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4166     0.4166
  clock reconvergence pessimism                                            -0.0034     0.4132
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.4132 r
  library hold time                                                         0.0197     0.4329
  data required time                                                                   0.4329
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4329
  data arrival time                                                                   -0.6136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.2072   0.0000    0.3978 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0295    0.2033     0.6011 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   2.3259      0.0000     0.6011 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.6011 f
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   2.3259              0.0000     0.6011 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.6011 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   2.3259           0.0000     0.6011 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0295   0.0000 &   0.6012 f
  data arrival time                                                                    0.6012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4038     0.4038
  clock reconvergence pessimism                                            -0.0034     0.4004
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.4004 r
  library hold time                                                         0.0201     0.4204
  data required time                                                                   0.4204
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4204
  data arrival time                                                                   -0.6012
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.2214   0.0000   0.3968 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0305   0.2054   0.6022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   2.7950   0.0000   0.6022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.6022 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   2.7950      0.0000     0.6022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.6022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   2.7950   0.0000   0.6022 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0305   0.0000 &   0.6022 f
  data arrival time                                                                    0.6022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4029     0.4029
  clock reconvergence pessimism                                            -0.0023     0.4006
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.4006 r
  library hold time                                                         0.0209     0.4214
  data required time                                                                   0.4214
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4214
  data arrival time                                                                   -0.6022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1584   0.0000   0.3716 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0310   0.2003   0.5720 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   2.9135   0.0000   0.5720 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.5720 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   2.9135      0.0000     0.5720 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.5720 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   2.9135   0.0000   0.5720 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0310   0.0000 &   0.5720 f
  data arrival time                                                                    0.5720

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  clock reconvergence pessimism                                            -0.0023     0.3748
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.3748 r
  library hold time                                                         0.0163     0.3912
  data required time                                                                   0.3912
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3912
  data arrival time                                                                   -0.5720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1583   0.0000   0.3698 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0315   0.2008   0.5705 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   3.1504   0.0000   0.5705 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.5705 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   3.1504      0.0000     0.5705 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.5705 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   3.1504   0.0000   0.5705 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0315   0.0000 &   0.5706 f
  data arrival time                                                                    0.5706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3758     0.3758
  clock reconvergence pessimism                                            -0.0023     0.3735
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.3735 r
  library hold time                                                         0.0162     0.3897
  data required time                                                                   0.3897
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3897
  data arrival time                                                                   -0.5706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.2079   0.0000    0.3978 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0297    0.2035     0.6013 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   2.4132      0.0000     0.6013 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.6013 f
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   2.4132              0.0000     0.6013 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.6013 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   2.4132           0.0000     0.6013 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0297   0.0000 &   0.6013 f
  data arrival time                                                                    0.6013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4038     0.4038
  clock reconvergence pessimism                                            -0.0034     0.4004
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.4004 r
  library hold time                                                         0.0201     0.4205
  data required time                                                                   0.4205
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4205
  data arrival time                                                                   -0.6013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3711     0.3711
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1584   0.0000   0.3711 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0312   0.2005   0.5716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   2.9964   0.0000   0.5716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.5716 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   2.9964      0.0000     0.5716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.5716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   2.9964   0.0000   0.5716 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0312   0.0000 &   0.5716 f
  data arrival time                                                                    0.5716

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  clock reconvergence pessimism                                            -0.0023     0.3743
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.3743 r
  library hold time                                                         0.0163     0.3906
  data required time                                                                   0.3906
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3906
  data arrival time                                                                   -0.5716
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.1583   0.0000   0.3701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0305   0.2000   0.5701 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   2.7299   0.0000   0.5701 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.5701 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   2.7299      0.0000     0.5701 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.5701 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   2.7299   0.0000   0.5701 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0305   0.0000 &   0.5701 f
  data arrival time                                                                    0.5701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3750     0.3750
  clock reconvergence pessimism                                            -0.0023     0.3726
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.3726 r
  library hold time                                                         0.0164     0.3891
  data required time                                                                   0.3891
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3891
  data arrival time                                                                   -0.5701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3980     0.3980
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.2072   0.0000    0.3980 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0297    0.2035     0.6014 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   2.4106      0.0000     0.6014 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.6014 f
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    2.4106              0.0000     0.6014 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.6014 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   2.4106           0.0000     0.6014 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0297   0.0000 &   0.6014 f
  data arrival time                                                                    0.6014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  clock reconvergence pessimism                                            -0.0034     0.4003
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.4003 r
  library hold time                                                         0.0200     0.4204
  data required time                                                                   0.4204
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4204
  data arrival time                                                                   -0.6014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.2206   0.0000     0.4126 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0300    0.2049     0.6175 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.5660       0.0000     0.6175 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.6175 f
  core/be/be_calculator/exc_stage_r[13] (net)           2.5660              0.0000     0.6175 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.6175 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.5660             0.0000     0.6175 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0300    0.0000 &   0.6175 f
  data arrival time                                                                    0.6175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  clock reconvergence pessimism                                            -0.0034     0.4155
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.4155 r
  library hold time                                                         0.0209     0.4364
  data required time                                                                   0.4364
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4364
  data arrival time                                                                   -0.6175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3984     0.3984
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.2072   0.0000    0.3984 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0300    0.2037     0.6021 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   2.5426      0.0000     0.6021 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.6021 f
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    2.5426              0.0000     0.6021 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.6021 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   2.5426           0.0000     0.6021 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0300   0.0000 &   0.6021 f
  data arrival time                                                                    0.6021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4045     0.4045
  clock reconvergence pessimism                                            -0.0034     0.4011
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.4011 r
  library hold time                                                         0.0200     0.4211
  data required time                                                                   0.4211
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4211
  data arrival time                                                                   -0.6021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4024     0.4024
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1921   0.0000    0.4024 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0302    0.2026     0.6050 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   2.6111      0.0000     0.6050 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.6050 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   2.6111   0.0000     0.6050 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.6050 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   2.6111           0.0000     0.6050 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0302   0.0000 &   0.6050 f
  data arrival time                                                                    0.6050

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                            -0.0034     0.4050
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.4050 r
  library hold time                                                         0.0189     0.4239
  data required time                                                                   0.4239
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4239
  data arrival time                                                                   -0.6050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.2026   0.0000    0.4112 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0300    0.2034     0.6146 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   2.5637      0.0000     0.6146 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.6146 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   2.5637   0.0000     0.6146 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.6146 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   2.5637           0.0000     0.6146 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0300   0.0000 &   0.6146 f
  data arrival time                                                                    0.6146

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                            -0.0034     0.4137
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.4137 r
  library hold time                                                         0.0197     0.4334
  data required time                                                                   0.4334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4334
  data arrival time                                                                   -0.6146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.2206   0.0000    0.4112 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0301    0.2049     0.6161 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.5995      0.0000     0.6161 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.6161 f
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.5995              0.0000     0.6161 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.6161 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.5995           0.0000     0.6161 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0301   0.0000 &   0.6161 f
  data arrival time                                                                    0.6161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                            -0.0034     0.4141
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.4141 r
  library hold time                                                         0.0209     0.4350
  data required time                                                                   0.4350
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4350
  data arrival time                                                                   -0.6161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.2206   0.0000    0.4121 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0300    0.2049     0.6170 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   2.5684      0.0000     0.6170 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.6170 f
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   2.5684              0.0000     0.6170 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.6170 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   2.5684           0.0000     0.6170 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0300   0.0000 &   0.6170 f
  data arrival time                                                                    0.6170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4183     0.4183
  clock reconvergence pessimism                                            -0.0034     0.4149
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.4149 r
  library hold time                                                         0.0209     0.4358
  data required time                                                                   0.4358
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4358
  data arrival time                                                                   -0.6170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.1921   0.0000   0.4028 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0311   0.2033     0.6061 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   3.0043     0.0000     0.6061 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.6061 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   3.0043   0.0000     0.6061 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.6061 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   3.0043           0.0000     0.6061 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0311  -0.0007 &   0.6054 f
  data arrival time                                                                    0.6054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4089     0.4089
  clock reconvergence pessimism                                            -0.0034     0.4055
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.4055 r
  library hold time                                                         0.0187     0.4242
  data required time                                                                   0.4242
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4242
  data arrival time                                                                   -0.6054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.2026   0.0000   0.4118 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0305   0.2037     0.6155 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.7592     0.0000     0.6155 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.6155 f
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.7592          0.0000     0.6155 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.6155 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.7592           0.0000     0.6155 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0305   0.0000 &   0.6155 f
  data arrival time                                                                    0.6155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  clock reconvergence pessimism                                            -0.0034     0.4147
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.4147 r
  library hold time                                                         0.0195     0.4342
  data required time                                                                   0.4342
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4342
  data arrival time                                                                   -0.6155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4048     0.4048
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.1922   0.0000   0.4048 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0302   0.2026     0.6074 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   2.6415     0.0000     0.6074 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.6074 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   2.6415    0.0000     0.6074 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.6074 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   2.6415           0.0000     0.6074 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0302   0.0000 &   0.6074 f
  data arrival time                                                                    0.6074

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                            -0.0034     0.4073
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.4073 r
  library hold time                                                         0.0189     0.4261
  data required time                                                                   0.4261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4261
  data arrival time                                                                   -0.6074
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1584   0.0000   0.3717 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0307   0.2001   0.5719 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   2.8200   0.0000   0.5719 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.5719 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   2.8200      0.0000     0.5719 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.5719 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   2.8200   0.0000   0.5719 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0307   0.0000 &   0.5719 f
  data arrival time                                                                    0.5719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  clock reconvergence pessimism                                            -0.0023     0.3741
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.3741 r
  library hold time                                                         0.0164     0.3905
  data required time                                                                   0.3905
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3905
  data arrival time                                                                   -0.5719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.2206   0.0000    0.4116 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0296    0.2046     0.6162 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   2.4091      0.0000     0.6162 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.6162 f
  core/be/be_calculator/calc_stage_r_0__v_ (net)        2.4091              0.0000     0.6162 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.6162 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   2.4091            0.0000     0.6162 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0296    0.0000 &   0.6162 f
  data arrival time                                                                    0.6162

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                            -0.0034     0.4137
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.4137 r
  library hold time                                                         0.0210     0.4347
  data required time                                                                   0.4347
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4347
  data arrival time                                                                   -0.6162
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.2026   0.0000   0.4108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0311   0.2042     0.6150 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   3.0089     0.0000     0.6150 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.6150 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   3.0089   0.0000     0.6150 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.6150 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   3.0089           0.0000     0.6150 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0311   0.0000 &   0.6151 f
  data arrival time                                                                    0.6151

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4176     0.4176
  clock reconvergence pessimism                                            -0.0034     0.4142
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.4142 r
  library hold time                                                         0.0194     0.4336
  data required time                                                                   0.4336
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4336
  data arrival time                                                                   -0.6151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.2026   0.0000   0.4104 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0298   0.2032     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   2.4822     0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.6136 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   2.4822   0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   2.4822           0.0000     0.6136 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0298   0.0000 &   0.6137 f
  data arrival time                                                                    0.6137

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4159     0.4159
  clock reconvergence pessimism                                            -0.0034     0.4125
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.4125 r
  library hold time                                                         0.0197     0.4322
  data required time                                                                   0.4322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4322
  data arrival time                                                                   -0.6137
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1584   0.0000   0.3717 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0311   0.2005   0.5722 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   2.9921   0.0000   0.5722 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.5722 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   2.9921      0.0000     0.5722 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.5722 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   2.9921   0.0000   0.5722 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0311   0.0000 &   0.5722 f
  data arrival time                                                                    0.5722

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  clock reconvergence pessimism                                            -0.0023     0.3744
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.3744 r
  library hold time                                                         0.0163     0.3907
  data required time                                                                   0.3907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3907
  data arrival time                                                                   -0.5722
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4137     0.4137
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.2207   0.0000    0.4137 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0304    0.2052     0.6189 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   2.7395      0.0000     0.6189 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.6189 f
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   2.7395              0.0000     0.6189 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.6189 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   2.7395           0.0000     0.6189 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0304   0.0000 &   0.6189 f
  data arrival time                                                                    0.6189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4200     0.4200
  clock reconvergence pessimism                                            -0.0034     0.4166
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.4166 r
  library hold time                                                         0.0208     0.4374
  data required time                                                                   0.4374
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4374
  data arrival time                                                                   -0.6189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4046     0.4046
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1922   0.0000    0.4046 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0314    0.2036     0.6082 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   3.1273      0.0000     0.6082 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.6082 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   3.1273    0.0000     0.6082 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.6082 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   3.1273            0.0000     0.6082 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0314   -0.0008 &   0.6074 f
  data arrival time                                                                    0.6074

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                            -0.0034     0.4072
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.4072 r
  library hold time                                                         0.0186     0.4258
  data required time                                                                   0.4258
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4258
  data arrival time                                                                   -0.6074
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4048     0.4048
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.1922   0.0000    0.4048 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0308    0.2031     0.6078 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   2.8717      0.0000     0.6078 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.6078 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   2.8717    0.0000     0.6078 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.6078 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   2.8717           0.0000     0.6078 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0308   0.0000 &   0.6079 f
  data arrival time                                                                    0.6079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                            -0.0034     0.4075
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.4075 r
  library hold time                                                         0.0187     0.4263
  data required time                                                                   0.4263
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4263
  data arrival time                                                                   -0.6079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3977     0.3977
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.2077   0.0000    0.3977 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0302    0.2039     0.6016 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.6318      0.0000     0.6016 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.6016 f
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.6318              0.0000     0.6016 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.6016 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.6318           0.0000     0.6016 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0302   0.0000 &   0.6016 f
  data arrival time                                                                    0.6016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4035     0.4035
  clock reconvergence pessimism                                            -0.0034     0.4001
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.4001 r
  library hold time                                                         0.0200     0.4201
  data required time                                                                   0.4201
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4201
  data arrival time                                                                   -0.6016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.2026   0.0000   0.4118 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0307   0.2039     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   2.8617     0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.6157 f
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   2.8617          0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   2.8617           0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0307   0.0000 &   0.6158 f
  data arrival time                                                                    0.6158

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  clock reconvergence pessimism                                            -0.0034     0.4147
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.4147 r
  library hold time                                                         0.0195     0.4342
  data required time                                                                   0.4342
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4342
  data arrival time                                                                   -0.6158
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4025     0.4025
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.1921   0.0000    0.4025 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0311    0.2033     0.6058 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   2.9912      0.0000     0.6058 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.6058 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   2.9912   0.0000     0.6058 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.6058 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   2.9912           0.0000     0.6058 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0311   0.0000 &   0.6058 f
  data arrival time                                                                    0.6058

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4089     0.4089
  clock reconvergence pessimism                                            -0.0034     0.4055
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.4055 r
  library hold time                                                         0.0187     0.4242
  data required time                                                                   0.4242
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4242
  data arrival time                                                                   -0.6058
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.2206   0.0000    0.4108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0309    0.2056     0.6164 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   2.9592      0.0000     0.6164 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.6164 f
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   2.9592              0.0000     0.6164 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.6164 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   2.9592           0.0000     0.6164 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0309   0.0000 &   0.6165 f
  data arrival time                                                                    0.6165

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                            -0.0034     0.4141
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.4141 r
  library hold time                                                         0.0207     0.4348
  data required time                                                                   0.4348
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4348
  data arrival time                                                                   -0.6165
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4128     0.4128
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.2206   0.0000     0.4128 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0305    0.2053     0.6181 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   2.7926       0.0000     0.6181 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.6181 f
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   2.7926             0.0000     0.6181 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.6181 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   2.7926            0.0000     0.6181 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0305    0.0000 &   0.6182 f
  data arrival time                                                                    0.6182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4191     0.4191
  clock reconvergence pessimism                                            -0.0034     0.4157
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.4157 r
  library hold time                                                         0.0208     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.6182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4119     0.4119
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.2206   0.0000    0.4119 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0308    0.2056     0.6174 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   2.9290      0.0000     0.6174 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.6174 f
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   2.9290              0.0000     0.6174 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.6174 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   2.9290           0.0000     0.6174 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0308  -0.0006 &   0.6168 f
  data arrival time                                                                    0.6168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  clock reconvergence pessimism                                            -0.0034     0.4144
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.4144 r
  library hold time                                                         0.0207     0.4351
  data required time                                                                   0.4351
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4351
  data arrival time                                                                   -0.6168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4136     0.4136
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.2216   0.0000    0.4136 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0297    0.2047     0.6183 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.4265      0.0000     0.6183 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.6183 f
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.4265              0.0000     0.6183 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.6183 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.4265           0.0000     0.6183 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0297   0.0000 &   0.6183 f
  data arrival time                                                                    0.6183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4191     0.4191
  clock reconvergence pessimism                                            -0.0034     0.4157
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.4157 r
  library hold time                                                         0.0210     0.4367
  data required time                                                                   0.4367
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4367
  data arrival time                                                                   -0.6183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.2032   0.0000   0.4109 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0306   0.2039     0.6148 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   2.8293     0.0000     0.6148 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.6148 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   2.8293   0.0000     0.6148 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.6148 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   2.8293           0.0000     0.6148 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0306   0.0000 &   0.6148 f
  data arrival time                                                                    0.6148

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  clock reconvergence pessimism                                            -0.0034     0.4136
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.4136 r
  library hold time                                                         0.0195     0.4331
  data required time                                                                   0.4331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4331
  data arrival time                                                                   -0.6148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3977     0.3977
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.2072   0.0000    0.3977 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0304    0.2041     0.6018 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.7450      0.0000     0.6018 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.6018 f
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.7450              0.0000     0.6018 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.6018 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.7450           0.0000     0.6018 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0304   0.0000 &   0.6018 f
  data arrival time                                                                    0.6018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  clock reconvergence pessimism                                            -0.0034     0.4003
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.4003 r
  library hold time                                                         0.0199     0.4201
  data required time                                                                   0.4201
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4201
  data arrival time                                                                   -0.6018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4046     0.4046
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.1922   0.0000    0.4046 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0309    0.2032     0.6077 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   2.9154      0.0000     0.6077 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.6077 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   2.9154    0.0000     0.6077 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.6077 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   2.9154            0.0000     0.6077 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0309    0.0000 &   0.6078 f
  data arrival time                                                                    0.6078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                            -0.0034     0.4073
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.4073 r
  library hold time                                                         0.0187     0.4260
  data required time                                                                   0.4260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4260
  data arrival time                                                                   -0.6078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4122     0.4122
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.2206   0.0000    0.4122 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0308    0.2055     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   2.9167      0.0000     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.6177 f
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   2.9167              0.0000     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   2.9167           0.0000     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0308   0.0000 &   0.6178 f
  data arrival time                                                                    0.6178

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4186     0.4186
  clock reconvergence pessimism                                            -0.0034     0.4152
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.4152 r
  library hold time                                                         0.0207     0.4359
  data required time                                                                   0.4359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4359
  data arrival time                                                                   -0.6178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4047     0.4047
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.1922   0.0000    0.4047 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0308    0.2031     0.6078 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   2.8993      0.0000     0.6078 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.6078 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   2.8993    0.0000     0.6078 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.6078 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   2.8993           0.0000     0.6078 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0308   0.0000 &   0.6079 f
  data arrival time                                                                    0.6079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                            -0.0034     0.4072
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.4072 r
  library hold time                                                         0.0187     0.4260
  data required time                                                                   0.4260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4260
  data arrival time                                                                   -0.6079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.2207   0.0000    0.4133 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0303    0.2052     0.6184 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   2.7091      0.0000     0.6184 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.6184 f
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   2.7091              0.0000     0.6184 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.6184 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   2.7091           0.0000     0.6184 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0303   0.0000 &   0.6184 f
  data arrival time                                                                    0.6184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4191     0.4191
  clock reconvergence pessimism                                            -0.0034     0.4157
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.4157 r
  library hold time                                                         0.0208     0.4365
  data required time                                                                   0.4365
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4365
  data arrival time                                                                   -0.6184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4130     0.4130
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.2207   0.0000    0.4130 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0309    0.2056     0.6187 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   2.9651      0.0000     0.6187 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.6187 f
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   2.9651              0.0000     0.6187 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.6187 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   2.9651           0.0000     0.6187 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0309   0.0000 &   0.6187 f
  data arrival time                                                                    0.6187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4194     0.4194
  clock reconvergence pessimism                                            -0.0034     0.4160
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.4160 r
  library hold time                                                         0.0208     0.4368
  data required time                                                                   0.4368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4368
  data arrival time                                                                   -0.6187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.2214   0.0000   0.3967 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0317   0.2064   0.6030 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   3.3166   0.0000   0.6030 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.6030 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   3.3166      0.0000     0.6030 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.6030 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   3.3166   0.0000   0.6030 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0317   0.0000 &   0.6031 f
  data arrival time                                                                    0.6031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  clock reconvergence pessimism                                            -0.0023     0.4005
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.4005 r
  library hold time                                                         0.0206     0.4211
  data required time                                                                   0.4211
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4211
  data arrival time                                                                   -0.6031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4131     0.4131
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.2207   0.0000    0.4131 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0308    0.2056     0.6187 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   2.9317      0.0000     0.6187 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.6187 f
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   2.9317              0.0000     0.6187 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.6187 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   2.9317           0.0000     0.6187 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0308   0.0000 &   0.6187 f
  data arrival time                                                                    0.6187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4193     0.4193
  clock reconvergence pessimism                                            -0.0034     0.4159
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.4159 r
  library hold time                                                         0.0207     0.4367
  data required time                                                                   0.4367
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4367
  data arrival time                                                                   -0.6187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/CLK (DFFX1)   0.2026   0.0000    0.4117 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/Q (DFFX1)   0.0313    0.2044     0.6161 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (net)     1   3.1068      0.0000     0.6161 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (bsg_dff_width_p415_0)    0.0000     0.6161 f
  core/be/be_calculator/calc_stage_r_1__pipe_int_v_ (net)   3.1068          0.0000     0.6161 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (bsg_dff_width_p415_0)   0.0000     0.6161 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (net)   3.1068           0.0000     0.6161 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/D (DFFX1)   0.0313   0.0000 &   0.6162 f
  data arrival time                                                                    0.6162

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  clock reconvergence pessimism                                            -0.0034     0.4147
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.4147 r
  library hold time                                                         0.0194     0.4340
  data required time                                                                   0.4340
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4340
  data arrival time                                                                   -0.6162
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3983     0.3983
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.2080   0.0000    0.3983 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0309    0.2045     0.6028 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   2.9285      0.0000     0.6028 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.6028 f
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    2.9285              0.0000     0.6028 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.6028 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   2.9285           0.0000     0.6028 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0309   0.0000 &   0.6028 f
  data arrival time                                                                    0.6028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4042     0.4042
  clock reconvergence pessimism                                            -0.0034     0.4008
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.4008 r
  library hold time                                                         0.0198     0.4207
  data required time                                                                   0.4207
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4207
  data arrival time                                                                   -0.6028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3882     0.3882
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.2148   0.0000   0.3882 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0307   0.2049   0.5931 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   2.8518   0.0000   0.5931 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.5931 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   2.8518      0.0000     0.5931 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.5931 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   2.8518   0.0000   0.5931 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0307   0.0000 &   0.5932 f
  data arrival time                                                                    0.5932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3941     0.3941
  clock reconvergence pessimism                                            -0.0034     0.3907
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.3907 r
  library hold time                                                         0.0203     0.4110
  data required time                                                                   0.4110
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4110
  data arrival time                                                                   -0.5932
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.2206   0.0000    0.4108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0323    0.2067     0.6175 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   3.5443      0.0000     0.6175 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.6175 f
  core/be/be_calculator/calc_stage_r_1__v_ (net)        3.5443              0.0000     0.6175 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.6175 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   3.5443           0.0000     0.6175 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0323   0.0000 &   0.6176 f
  data arrival time                                                                    0.6176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4184     0.4184
  clock reconvergence pessimism                                            -0.0034     0.4150
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.4150 r
  library hold time                                                         0.0204     0.4354
  data required time                                                                   0.4354
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4354
  data arrival time                                                                   -0.6176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4038     0.4038
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1921   0.0000    0.4038 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0313    0.2035     0.6073 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   3.0957      0.0000     0.6073 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.6073 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   3.0957    0.0000     0.6073 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.6073 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   3.0957           0.0000     0.6073 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0313   0.0000 &   0.6073 f
  data arrival time                                                                    0.6073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4099     0.4099
  clock reconvergence pessimism                                            -0.0034     0.4065
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.4065 r
  library hold time                                                         0.0186     0.4251
  data required time                                                                   0.4251
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4251
  data arrival time                                                                   -0.6073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3881     0.3881
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.2148   0.0000   0.3881 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0308   0.2050   0.5931 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   2.8933   0.0000   0.5931 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.5931 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   2.8933      0.0000     0.5931 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.5931 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   2.8933   0.0000   0.5931 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0308   0.0000 &   0.5932 f
  data arrival time                                                                    0.5932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3940     0.3940
  clock reconvergence pessimism                                            -0.0034     0.3906
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.3906 r
  library hold time                                                         0.0203     0.4109
  data required time                                                                   0.4109
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4109
  data arrival time                                                                   -0.5932
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.1583   0.0000   0.3713 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0661   0.2252   0.5965 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1  18.3893   0.0000   0.5965 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.5965 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)  18.3893       0.0000     0.5965 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.5965 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)  18.3893   0.0000   0.5965 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0661  -0.0028 &   0.5937 f
  data arrival time                                                                    0.5937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4018     0.4018
  clock reconvergence pessimism                                            -0.0023     0.3995
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3995 r
  library hold time                                                         0.0119     0.4114
  data required time                                                                   0.4114
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4114
  data arrival time                                                                   -0.5937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.2026   0.0000    0.4109 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0313    0.2044     0.6153 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   3.1161      0.0000     0.6153 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.6153 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   3.1161   0.0000     0.6153 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.6153 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   3.1161           0.0000     0.6153 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0313   0.0000 &   0.6153 f
  data arrival time                                                                    0.6153

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  clock reconvergence pessimism                                            -0.0034     0.4136
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.4136 r
  library hold time                                                         0.0194     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.6153
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4046     0.4046
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.1922   0.0000    0.4046 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0314    0.2036     0.6082 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   3.1502      0.0000     0.6082 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.6082 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   3.1502    0.0000     0.6082 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.6082 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   3.1502           0.0000     0.6082 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0314   0.0000 &   0.6082 f
  data arrival time                                                                    0.6082

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                            -0.0034     0.4071
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.4071 r
  library hold time                                                         0.0186     0.4257
  data required time                                                                   0.4257
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4257
  data arrival time                                                                   -0.6082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.2026   0.0000    0.4112 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0315    0.2045     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   3.1860      0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.6157 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   3.1860   0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   3.1860           0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0315   0.0000 &   0.6157 f
  data arrival time                                                                    0.6157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                            -0.0034     0.4139
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.4139 r
  library hold time                                                         0.0193     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.6157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.2214   0.0000   0.3967 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0322   0.2068   0.6035 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   3.5365   0.0000   0.6035 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.6035 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   3.5365      0.0000     0.6035 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.6035 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   3.5365   0.0000   0.6035 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0322   0.0000 &   0.6036 f
  data arrival time                                                                    0.6036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  clock reconvergence pessimism                                            -0.0023     0.4005
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.4005 r
  library hold time                                                         0.0205     0.4210
  data required time                                                                   0.4210
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4210
  data arrival time                                                                   -0.6036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4119     0.4119
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.2206   0.0000    0.4119 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0316    0.2062     0.6181 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   3.2547      0.0000     0.6181 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.6181 f
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   3.2547              0.0000     0.6181 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.6181 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   3.2547           0.0000     0.6181 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0316   0.0000 &   0.6181 f
  data arrival time                                                                    0.6181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4184     0.4184
  clock reconvergence pessimism                                            -0.0034     0.4150
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.4150 r
  library hold time                                                         0.0205     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3979     0.3979
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.2072   0.0000    0.3979 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0312    0.2047     0.6025 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   3.0638      0.0000     0.6025 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.6025 f
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    3.0638              0.0000     0.6025 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.6025 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   3.0638           0.0000     0.6025 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0312   0.0000 &   0.6026 f
  data arrival time                                                                    0.6026

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4036     0.4036
  clock reconvergence pessimism                                            -0.0034     0.4002
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.4002 r
  library hold time                                                         0.0197     0.4199
  data required time                                                                   0.4199
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4199
  data arrival time                                                                   -0.6026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.2033   0.0000    0.4107 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0315    0.2046     0.6153 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   3.1977      0.0000     0.6153 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.6153 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   3.1977   0.0000     0.6153 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.6153 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   3.1977           0.0000     0.6153 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0315   0.0000 &   0.6154 f
  data arrival time                                                                    0.6154

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4166     0.4166
  clock reconvergence pessimism                                            -0.0034     0.4132
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.4132 r
  library hold time                                                         0.0194     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.6154
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1921   0.0000   0.4027 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0325   0.2045     0.6072 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   3.6078     0.0000     0.6072 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.6072 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   3.6078   0.0000     0.6072 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.6072 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   3.6078           0.0000     0.6072 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0325  -0.0006 &   0.6066 f
  data arrival time                                                                    0.6066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4089     0.4089
  clock reconvergence pessimism                                            -0.0034     0.4055
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.4055 r
  library hold time                                                         0.0183     0.4238
  data required time                                                                   0.4238
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4238
  data arrival time                                                                   -0.6066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.2206   0.0000    0.4112 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0338    0.2080     0.6192 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   4.2178      0.0000     0.6192 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.6192 f
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   4.2178              0.0000     0.6192 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.6192 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   4.2178           0.0000     0.6192 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0338  -0.0022 &   0.6171 f
  data arrival time                                                                    0.6171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4176     0.4176
  clock reconvergence pessimism                                            -0.0034     0.4142
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.4142 r
  library hold time                                                         0.0200     0.4342
  data required time                                                                   0.4342
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4342
  data arrival time                                                                   -0.6171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4043     0.4043
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.1922   0.0000   0.4043 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0304   0.2028     0.6071 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   2.7242     0.0000     0.6071 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.6071 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   2.7242    0.0000     0.6071 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.6071 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   2.7242           0.0000     0.6071 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0304   0.0000 &   0.6071 f
  data arrival time                                                                    0.6071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4088     0.4088
  clock reconvergence pessimism                                            -0.0034     0.4054
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.4054 r
  library hold time                                                         0.0188     0.4242
  data required time                                                                   0.4242
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4242
  data arrival time                                                                   -0.6071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.2207   0.0000     0.4140 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0304    0.2052     0.6192 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   2.7454       0.0000     0.6192 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.6192 f
  core/be/be_calculator/exc_stage_r[12] (net)           2.7454              0.0000     0.6192 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.6192 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   2.7454             0.0000     0.6192 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0304    0.0000 &   0.6192 f
  data arrival time                                                                    0.6192

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  clock reconvergence pessimism                                            -0.0034     0.4155
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.4155 r
  library hold time                                                         0.0208     0.4363
  data required time                                                                   0.4363
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4363
  data arrival time                                                                   -0.6192
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.2034   0.0000   0.4108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0312   0.2044     0.6152 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   3.0589     0.0000     0.6152 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.6152 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   3.0589   0.0000     0.6152 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.6152 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   3.0589           0.0000     0.6152 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0312   0.0000 &   0.6152 f
  data arrival time                                                                    0.6152

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  clock reconvergence pessimism                                            -0.0034     0.4128
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.4128 r
  library hold time                                                         0.0194     0.4322
  data required time                                                                   0.4322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4322
  data arrival time                                                                   -0.6152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4036     0.4036
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1921   0.0000     0.4036 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0328    0.2047     0.6083 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   3.7381       0.0000     0.6083 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.6083 f
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    3.7381              0.0000     0.6083 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.6083 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   3.7381            0.0000     0.6083 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0328   -0.0005 &   0.6078 f
  data arrival time                                                                    0.6078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4099     0.4099
  clock reconvergence pessimism                                            -0.0034     0.4065
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.4065 r
  library hold time                                                         0.0183     0.4247
  data required time                                                                   0.4247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4247
  data arrival time                                                                   -0.6078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4139     0.4139
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.2207   0.0000    0.4139 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0318    0.2063     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   3.3369      0.0000     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.6202 f
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   3.3369              0.0000     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   3.3369           0.0000     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0318   0.0000 &   0.6203 f
  data arrival time                                                                    0.6203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4200     0.4200
  clock reconvergence pessimism                                            -0.0034     0.4165
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.4165 r
  library hold time                                                         0.0206     0.4371
  data required time                                                                   0.4371
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4371
  data arrival time                                                                   -0.6203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4139     0.4139
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.2207   0.0000    0.4139 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0307    0.2055     0.6194 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   2.8912      0.0000     0.6194 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.6194 f
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   2.8912              0.0000     0.6194 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.6194 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   2.8912           0.0000     0.6194 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0307   0.0000 &   0.6194 f
  data arrival time                                                                    0.6194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  clock reconvergence pessimism                                            -0.0034     0.4155
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.4155 r
  library hold time                                                         0.0207     0.4363
  data required time                                                                   0.4363
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4363
  data arrival time                                                                   -0.6194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.2034   0.0000    0.4106 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0321    0.2051     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   3.4383      0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.6157 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   3.4383   0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   3.4383           0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0321   0.0000 &   0.6157 f
  data arrival time                                                                    0.6157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                            -0.0034     0.4133
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.4133 r
  library hold time                                                         0.0192     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.6157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4123     0.4123
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.2214   0.0000    0.4123 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0320    0.2066     0.6188 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   3.4315      0.0000     0.6188 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.6188 f
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   3.4315              0.0000     0.6188 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.6188 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   3.4315           0.0000     0.6188 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0320  -0.0004 &   0.6185 f
  data arrival time                                                                    0.6185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4182     0.4182
  clock reconvergence pessimism                                            -0.0034     0.4147
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.4147 r
  library hold time                                                         0.0205     0.4352
  data required time                                                                   0.4352
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4352
  data arrival time                                                                   -0.6185
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.1583   0.0000   0.3713 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0659   0.2250   0.5964 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1  18.2836   0.0000   0.5964 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.5964 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)  18.2836      0.0000     0.5964 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.5964 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)  18.2836   0.0000   0.5964 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0659  -0.0011 &   0.5953 f
  data arrival time                                                                    0.5953

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4023     0.4023
  clock reconvergence pessimism                                            -0.0023     0.4000
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.4000 r
  library hold time                                                         0.0120     0.4120
  data required time                                                                   0.4120
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4120
  data arrival time                                                                   -0.5953
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4141     0.4141
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.2207    0.0000     0.4141 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0307    0.2054     0.6195 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   2.8590        0.0000     0.6195 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.6195 f
  core/be/be_calculator/exc_stage_r[9] (net)            2.8590              0.0000     0.6195 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.6195 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   2.8590             0.0000     0.6195 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0307    0.0000 &   0.6196 f
  data arrival time                                                                    0.6196

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  clock reconvergence pessimism                                            -0.0034     0.4155
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.4155 r
  library hold time                                                         0.0208     0.4363
  data required time                                                                   0.4363
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4363
  data arrival time                                                                   -0.6196
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4034     0.4034
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1921   0.0000    0.4034 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0326    0.2046     0.6080 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   3.6730      0.0000     0.6080 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.6080 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   3.6730   0.0000     0.6080 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.6080 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   3.6730           0.0000     0.6080 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0326   0.0000 &   0.6080 f
  data arrival time                                                                    0.6080

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4098     0.4098
  clock reconvergence pessimism                                            -0.0034     0.4064
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.4064 r
  library hold time                                                         0.0183     0.4247
  data required time                                                                   0.4247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4247
  data arrival time                                                                   -0.6080
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4025     0.4025
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1921   0.0000    0.4025 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0340    0.2057     0.6082 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   4.2754      0.0000     0.6082 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.6082 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   4.2754   0.0000     0.6082 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.6082 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   4.2754           0.0000     0.6082 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0340  -0.0014 &   0.6069 f
  data arrival time                                                                    0.6069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4089     0.4089
  clock reconvergence pessimism                                            -0.0034     0.4055
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.4055 r
  library hold time                                                         0.0180     0.4234
  data required time                                                                   0.4234
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4234
  data arrival time                                                                   -0.6069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4049     0.4049
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.1922   0.0000    0.4049 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0353    0.2068     0.6116 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   4.8317      0.0000     0.6116 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.6116 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   4.8317    0.0000     0.6116 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.6116 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   4.8317           0.0000     0.6116 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0353  -0.0034 &   0.6082 f
  data arrival time                                                                    0.6082

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                            -0.0034     0.4071
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.4071 r
  library hold time                                                         0.0177     0.4248
  data required time                                                                   0.4248
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4248
  data arrival time                                                                   -0.6082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4138     0.4138
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.2207   0.0000    0.4138 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0319    0.2065     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   3.4015      0.0000     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.6202 f
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   3.4015              0.0000     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   3.4015           0.0000     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0319   0.0000 &   0.6202 f
  data arrival time                                                                    0.6202

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4197     0.4197
  clock reconvergence pessimism                                            -0.0034     0.4163
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.4163 r
  library hold time                                                         0.0205     0.4368
  data required time                                                                   0.4368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4368
  data arrival time                                                                   -0.6202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4103     0.4103
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.2026   0.0000   0.4103 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0318   0.2048     0.6151 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   3.3109     0.0000     0.6151 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.6151 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   3.3109   0.0000     0.6151 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.6151 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   3.3109           0.0000     0.6151 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0318   0.0000 &   0.6151 f
  data arrival time                                                                    0.6151

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4158     0.4158
  clock reconvergence pessimism                                            -0.0034     0.4124
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.4124 r
  library hold time                                                         0.0192     0.4316
  data required time                                                                   0.4316
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4316
  data arrival time                                                                   -0.6151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4141     0.4141
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.2207    0.0000     0.4141 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0309    0.2056     0.6197 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.9552        0.0000     0.6197 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.6197 f
  core/be/be_calculator/exc_stage_r[8] (net)            2.9552              0.0000     0.6197 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.6197 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.9552             0.0000     0.6197 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0309    0.0000 &   0.6197 f
  data arrival time                                                                    0.6197

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  clock reconvergence pessimism                                            -0.0034     0.4155
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.4155 r
  library hold time                                                         0.0207     0.4362
  data required time                                                                   0.4362
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4362
  data arrival time                                                                   -0.6197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4033     0.4033
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1922   0.0000   0.4033 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0318   0.2039     0.6073 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   3.3206     0.0000     0.6073 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.6073 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   3.3206    0.0000     0.6073 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.6073 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   3.3206           0.0000     0.6073 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0318   0.0000 &   0.6073 f
  data arrival time                                                                    0.6073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4086     0.4086
  clock reconvergence pessimism                                            -0.0034     0.4051
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.4051 r
  library hold time                                                         0.0185     0.4236
  data required time                                                                   0.4236
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4236
  data arrival time                                                                   -0.6073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1836


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4129     0.4129
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.2216   0.0000    0.4129 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0321    0.2067     0.6196 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   3.4822      0.0000     0.6196 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.6196 f
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   3.4822              0.0000     0.6196 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.6196 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   3.4822           0.0000     0.6196 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0321   0.0000 &   0.6196 f
  data arrival time                                                                    0.6196

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  clock reconvergence pessimism                                            -0.0034     0.4155
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.4155 r
  library hold time                                                         0.0204     0.4360
  data required time                                                                   0.4360
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4360
  data arrival time                                                                   -0.6196
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1837


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.2026   0.0000   0.4108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0328   0.2056     0.6164 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   3.7504     0.0000     0.6164 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.6164 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   3.7504   0.0000     0.6164 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.6164 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   3.7504           0.0000     0.6164 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0328   0.0000 &   0.6165 f
  data arrival time                                                                    0.6165

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  clock reconvergence pessimism                                            -0.0034     0.4136
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.4136 r
  library hold time                                                         0.0191     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.6165
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4131     0.4131
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.2207   0.0000    0.4131 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0325    0.2070     0.6201 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   3.6676      0.0000     0.6201 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.6201 f
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   3.6676              0.0000     0.6201 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.6201 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   3.6676           0.0000     0.6201 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0325   0.0000 &   0.6201 f
  data arrival time                                                                    0.6201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4194     0.4194
  clock reconvergence pessimism                                            -0.0034     0.4160
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.4160 r
  library hold time                                                         0.0203     0.4363
  data required time                                                                   0.4363
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4363
  data arrival time                                                                   -0.6201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4099     0.4099
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.2025   0.0000   0.4099 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0336   0.2063     0.6162 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   4.1079     0.0000     0.6162 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.6162 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   4.1079   0.0000     0.6162 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.6162 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   4.1079           0.0000     0.6162 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0336  -0.0006 &   0.6156 f
  data arrival time                                                                    0.6156

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  clock reconvergence pessimism                                            -0.0034     0.4128
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.4128 r
  library hold time                                                         0.0188     0.4317
  data required time                                                                   0.4317
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4317
  data arrival time                                                                   -0.6156
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1839


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.2206   0.0000     0.4126 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0331    0.2074     0.6200 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   3.9050       0.0000     0.6200 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.6200 f
  core/be/be_calculator/exc_stage_r[14] (net)           3.9050              0.0000     0.6200 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.6200 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   3.9050             0.0000     0.6200 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0331   -0.0004 &   0.6196 f
  data arrival time                                                                    0.6196

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  clock reconvergence pessimism                                            -0.0034     0.4155
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.4155 r
  library hold time                                                         0.0202     0.4357
  data required time                                                                   0.4357
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4357
  data arrival time                                                                   -0.6196
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1839


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4045     0.4045
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.1922   0.0000   0.4045 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0313   0.2035     0.6080 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   3.0981     0.0000     0.6080 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.6080 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   3.0981    0.0000     0.6080 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.6080 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   3.0981           0.0000     0.6080 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0313   0.0000 &   0.6080 f
  data arrival time                                                                    0.6080

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4088     0.4088
  clock reconvergence pessimism                                            -0.0034     0.4054
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.4054 r
  library hold time                                                         0.0186     0.4240
  data required time                                                                   0.4240
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4240
  data arrival time                                                                   -0.6080
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1840


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.2026   0.0000    0.4113 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0327    0.2055     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   3.7008      0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.6168 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   3.7008    0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   3.7008           0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0327   0.0000 &   0.6168 f
  data arrival time                                                                    0.6168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                            -0.0034     0.4137
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.4137 r
  library hold time                                                         0.0190     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.6168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1841


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.2033   0.0000    0.4108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0337    0.2064     0.6172 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   4.1516      0.0000     0.6172 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.6172 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   4.1516   0.0000     0.6172 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.6172 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   4.1516           0.0000     0.6172 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0337  -0.0006 &   0.6166 f
  data arrival time                                                                    0.6166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                            -0.0034     0.4137
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.4137 r
  library hold time                                                         0.0189     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.6166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1841


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.2207   0.0000    0.4140 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0326    0.2070     0.6210 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   3.7028      0.0000     0.6210 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.6210 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   3.7028    0.0000     0.6210 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.6210 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   3.7028            0.0000     0.6210 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0326    0.0000 &   0.6210 f
  data arrival time                                                                    0.6210

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4200     0.4200
  clock reconvergence pessimism                                            -0.0034     0.4166
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.4166 r
  library hold time                                                         0.0203     0.4369
  data required time                                                                   0.4369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4369
  data arrival time                                                                   -0.6210
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1841


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3974     0.3974
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.2072   0.0000    0.3974 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0335    0.2066     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   4.0646      0.0000     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.6039 f
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    4.0646              0.0000     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   4.0646           0.0000     0.6039 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0335  -0.0004 &   0.6035 f
  data arrival time                                                                    0.6035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4034     0.4034
  clock reconvergence pessimism                                            -0.0034     0.3999
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.3999 r
  library hold time                                                         0.0192     0.4191
  data required time                                                                   0.4191
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4191
  data arrival time                                                                   -0.6035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4168     0.4168
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1680   0.0000   0.4168 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0326   0.2025     0.6193 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   3.6164     0.0000     0.6193 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.6193 f
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   3.6164          0.0000     0.6193 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.6193 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   3.6164           0.0000     0.6193 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0326   0.0000 &   0.6193 f
  data arrival time                                                                    0.6193

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4228     0.4228
  clock reconvergence pessimism                                            -0.0044     0.4183
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.4183 r
  library hold time                                                         0.0166     0.4349
  data required time                                                                   0.4349
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4349
  data arrival time                                                                   -0.6193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4045     0.4045
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.1922   0.0000    0.4045 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0319    0.2040     0.6084 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   3.3543      0.0000     0.6084 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.6084 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   3.3543    0.0000     0.6084 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.6084 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   3.3543           0.0000     0.6084 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0319   0.0000 &   0.6085 f
  data arrival time                                                                    0.6085

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                            -0.0034     0.4056
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.4056 r
  library hold time                                                         0.0185     0.4241
  data required time                                                                   0.4241
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4241
  data arrival time                                                                   -0.6085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4046     0.4046
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1922   0.0000    0.4046 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0335    0.2053     0.6099 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   4.0663      0.0000     0.6099 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.6099 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   4.0663    0.0000     0.6099 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.6099 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   4.0663            0.0000     0.6099 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0335    0.0000 &   0.6100 f
  data arrival time                                                                    0.6100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                            -0.0034     0.4075
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.4075 r
  library hold time                                                         0.0181     0.4256
  data required time                                                                   0.4256
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4256
  data arrival time                                                                   -0.6100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4043     0.4043
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.1922   0.0000   0.4043 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0326   0.2045     0.6088 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   3.6364     0.0000     0.6088 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.6088 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   3.6364    0.0000     0.6088 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.6088 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   3.6364           0.0000     0.6088 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0326   0.0000 &   0.6089 f
  data arrival time                                                                    0.6089

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4095     0.4095
  clock reconvergence pessimism                                            -0.0034     0.4061
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.4061 r
  library hold time                                                         0.0183     0.4244
  data required time                                                                   0.4244
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4244
  data arrival time                                                                   -0.6089
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_170_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  core/be/be_calculator/comp_stage_reg/data_r_reg_106_/CLK (DFFX1)   0.0805   0.0000   0.3798 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_106_/Q (DFFX1)   0.0569   0.2096     0.5893 f
  core/be/be_calculator/comp_stage_reg/data_o[106] (net)     1  14.3194     0.0000     0.5893 f
  core/be/be_calculator/comp_stage_reg/data_o[106] (bsg_dff_width_p320_0)   0.0000     0.5893 f
  core/be/be_calculator/comp_stage_r_1__42_ (net)      14.3194              0.0000     0.5893 f
  core/be/be_calculator/comp_stage_mux/data0_i[170] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5893 f
  core/be/be_calculator/comp_stage_mux/data0_i[170] (net)  14.3194          0.0000     0.5893 f
  core/be/be_calculator/comp_stage_mux/U43/INP (NBUFFX2)          0.0569   -0.0054 &   0.5839 f
  core/be/be_calculator/comp_stage_mux/U43/Z (NBUFFX2)            0.0413    0.0655     0.6494 f
  core/be/be_calculator/comp_stage_mux/data_o[170] (net)     3  17.6126     0.0000     0.6494 f
  core/be/be_calculator/comp_stage_mux/data_o[170] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6494 f
  core/be/be_calculator/comp_stage_n[106] (net)        17.6126              0.0000     0.6494 f
  core/be/be_calculator/comp_stage_reg/data_i[170] (bsg_dff_width_p320_0)   0.0000     0.6494 f
  core/be/be_calculator/comp_stage_reg/data_i[170] (net)  17.6126           0.0000     0.6494 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_170_/D (DFFX1)   0.0413  -0.0059 &   0.6435 f
  data arrival time                                                                    0.6435

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4458     0.4458
  clock reconvergence pessimism                                            -0.0044     0.4414
  core/be/be_calculator/comp_stage_reg/data_r_reg_170_/CLK (DFFX1)          0.0000     0.4414 r
  library hold time                                                         0.0175     0.4589
  data required time                                                                   0.4589
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4589
  data arrival time                                                                   -0.6435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1846


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.2033   0.0000    0.4108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0329    0.2058     0.6165 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   3.8087      0.0000     0.6165 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.6165 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   3.8087   0.0000     0.6165 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.6165 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   3.8087           0.0000     0.6165 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0329   0.0000 &   0.6166 f
  data arrival time                                                                    0.6166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  clock reconvergence pessimism                                            -0.0034     0.4128
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.4128 r
  library hold time                                                         0.0190     0.4318
  data required time                                                                   0.4318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4318
  data arrival time                                                                   -0.6166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1848


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.2026   0.0000    0.4111 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0340    0.2066     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   4.2818      0.0000     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.6177 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   4.2818   0.0000     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   4.2818           0.0000     0.6177 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0340  -0.0004 &   0.6173 f
  data arrival time                                                                    0.6173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                            -0.0034     0.4137
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.4137 r
  library hold time                                                         0.0187     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.6173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1848


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4049     0.4049
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.1922   0.0000    0.4049 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0356    0.2070     0.6119 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1   4.9488      0.0000     0.6119 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.6119 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)   4.9488    0.0000     0.6119 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.6119 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)   4.9488           0.0000     0.6119 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0356  -0.0010 &   0.6109 f
  data arrival time                                                                    0.6109

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                            -0.0034     0.4070
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.4070 r
  library hold time                                                         0.0176     0.4247
  data required time                                                                   0.4247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4247
  data arrival time                                                                   -0.6109
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1862


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4052     0.4052
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1922   0.0000    0.4052 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0355    0.2069     0.6120 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   4.8909      0.0000     0.6120 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.6120 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   4.8909    0.0000     0.6120 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.6120 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   4.8909           0.0000     0.6120 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0355  -0.0008 &   0.6113 f
  data arrival time                                                                    0.6113

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                            -0.0034     0.4072
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.4072 r
  library hold time                                                         0.0177     0.4249
  data required time                                                                   0.4249
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4249
  data arrival time                                                                   -0.6113
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1864


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4049     0.4049
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.1922   0.0000    0.4049 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0340    0.2057     0.6106 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1   4.2648      0.0000     0.6106 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.6106 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)   4.2648    0.0000     0.6106 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.6106 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)   4.2648           0.0000     0.6106 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0340   0.0001 &   0.6107 f
  data arrival time                                                                    0.6107

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4095     0.4095
  clock reconvergence pessimism                                            -0.0034     0.4061
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.4061 r
  library hold time                                                         0.0180     0.4241
  data required time                                                                   0.4241
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4241
  data arrival time                                                                   -0.6107
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1866


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.2033   0.0000   0.4108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0362   0.2085     0.6192 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   5.2323     0.0000     0.6192 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.6192 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   5.2323   0.0000     0.6192 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.6192 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   5.2323           0.0000     0.6192 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0362   0.0001 &   0.6193 f
  data arrival time                                                                    0.6193

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  clock reconvergence pessimism                                            -0.0034     0.4129
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.4129 r
  library hold time                                                         0.0182     0.4311
  data required time                                                                   0.4311
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4311
  data arrival time                                                                   -0.6193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1882


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/comp_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.0805   0.0000   0.3796 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0352   0.1749     0.5545 r
  core/be/be_calculator/comp_stage_reg/data_o[110] (net)     1   3.4116     0.0000     0.5545 r
  core/be/be_calculator/comp_stage_reg/data_o[110] (bsg_dff_width_p320_0)   0.0000     0.5545 r
  core/be/be_calculator/comp_stage_r_1__46_ (net)       3.4116              0.0000     0.5545 r
  core/be/be_calculator/comp_stage_mux/data0_i[174] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5545 r
  core/be/be_calculator/comp_stage_mux/data0_i[174] (net)   3.4116          0.0000     0.5545 r
  core/be/be_calculator/comp_stage_mux/U47/INP (NBUFFX2)          0.0352   -0.0017 &   0.5529 r
  core/be/be_calculator/comp_stage_mux/U47/Z (NBUFFX2)            0.0330    0.0549     0.6077 r
  core/be/be_calculator/comp_stage_mux/data_o[174] (net)     3   9.5052     0.0000     0.6077 r
  core/be/be_calculator/comp_stage_mux/data_o[174] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6077 r
  core/be/be_calculator/comp_stage_n[110] (net)         9.5052              0.0000     0.6077 r
  core/be/be_calculator/comp_stage_reg/data_i[174] (bsg_dff_width_p320_0)   0.0000     0.6077 r
  core/be/be_calculator/comp_stage_reg/data_i[174] (net)   9.5052           0.0000     0.6077 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_174_/D (DFFX1)   0.0330  -0.0003 &   0.6074 r
  data arrival time                                                                    0.6074

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4467     0.4467
  clock reconvergence pessimism                                            -0.0044     0.4423
  core/be/be_calculator/comp_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.4423 r
  library hold time                                                        -0.0258     0.4164
  data required time                                                                   0.4164
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4164
  data arrival time                                                                   -0.6074
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1910


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.2026   0.0000   0.4110 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0317   0.2047     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   3.2754     0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.6157 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   3.2754   0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   3.2754           0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0317   0.0000 &   0.6157 f
  data arrival time                                                                    0.6157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4095     0.4095
  clock reconvergence pessimism                                            -0.0034     0.4061
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.4061 r
  library hold time                                                         0.0185     0.4246
  data required time                                                                   0.4246
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4246
  data arrival time                                                                   -0.6157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1911


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_185_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/comp_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.0805   0.0000   0.3796 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0345   0.1744     0.5541 r
  core/be/be_calculator/comp_stage_reg/data_o[121] (net)     1   3.1447     0.0000     0.5541 r
  core/be/be_calculator/comp_stage_reg/data_o[121] (bsg_dff_width_p320_0)   0.0000     0.5541 r
  core/be/be_calculator/comp_stage_r_1__57_ (net)       3.1447              0.0000     0.5541 r
  core/be/be_calculator/comp_stage_mux/data0_i[185] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5541 r
  core/be/be_calculator/comp_stage_mux/data0_i[185] (net)   3.1447          0.0000     0.5541 r
  core/be/be_calculator/comp_stage_mux/U58/INP (NBUFFX2)          0.0345   -0.0005 &   0.5535 r
  core/be/be_calculator/comp_stage_mux/U58/Z (NBUFFX2)            0.0354    0.0564     0.6099 r
  core/be/be_calculator/comp_stage_mux/data_o[185] (net)     3  11.2645     0.0000     0.6099 r
  core/be/be_calculator/comp_stage_mux/data_o[185] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6099 r
  core/be/be_calculator/comp_stage_n[121] (net)        11.2645              0.0000     0.6099 r
  core/be/be_calculator/comp_stage_reg/data_i[185] (bsg_dff_width_p320_0)   0.0000     0.6099 r
  core/be/be_calculator/comp_stage_reg/data_i[185] (net)  11.2645           0.0000     0.6099 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_185_/D (DFFX1)   0.0354   0.0001 &   0.6101 r
  data arrival time                                                                    0.6101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4474     0.4474
  clock reconvergence pessimism                                            -0.0044     0.4430
  core/be/be_calculator/comp_stage_reg/data_r_reg_185_/CLK (DFFX1)          0.0000     0.4430 r
  library hold time                                                        -0.0265     0.4165
  data required time                                                                   0.4165
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4165
  data arrival time                                                                   -0.6101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1935


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_168_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/comp_stage_reg/data_r_reg_104_/CLK (DFFX1)   0.0805   0.0000   0.3797 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_104_/Q (DFFX1)   0.0393   0.1776     0.5573 r
  core/be/be_calculator/comp_stage_reg/data_o[104] (net)     1   4.8681     0.0000     0.5573 r
  core/be/be_calculator/comp_stage_reg/data_o[104] (bsg_dff_width_p320_0)   0.0000     0.5573 r
  core/be/be_calculator/comp_stage_r_1__40_ (net)       4.8681              0.0000     0.5573 r
  core/be/be_calculator/comp_stage_mux/data0_i[168] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5573 r
  core/be/be_calculator/comp_stage_mux/data0_i[168] (net)   4.8681          0.0000     0.5573 r
  core/be/be_calculator/comp_stage_mux/U41/INP (NBUFFX2)          0.0393   -0.0017 &   0.5556 r
  core/be/be_calculator/comp_stage_mux/U41/Z (NBUFFX2)            0.0312    0.0545     0.6102 r
  core/be/be_calculator/comp_stage_mux/data_o[168] (net)     3   8.0707     0.0000     0.6102 r
  core/be/be_calculator/comp_stage_mux/data_o[168] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6102 r
  core/be/be_calculator/comp_stage_n[104] (net)         8.0707              0.0000     0.6102 r
  core/be/be_calculator/comp_stage_reg/data_i[168] (bsg_dff_width_p320_0)   0.0000     0.6102 r
  core/be/be_calculator/comp_stage_reg/data_i[168] (net)   8.0707           0.0000     0.6102 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_168_/D (DFFX1)   0.0312  -0.0005 &   0.6096 r
  data arrival time                                                                    0.6096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4458     0.4458
  clock reconvergence pessimism                                            -0.0044     0.4414
  core/be/be_calculator/comp_stage_reg/data_r_reg_168_/CLK (DFFX1)          0.0000     0.4414 r
  library hold time                                                        -0.0253     0.4160
  data required time                                                                   0.4160
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4160
  data arrival time                                                                   -0.6096
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1936


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_186_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3805     0.3805
  core/be/be_calculator/comp_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.0805   0.0000   0.3805 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0372   0.1762     0.5567 r
  core/be/be_calculator/comp_stage_reg/data_o[122] (net)     1   4.1242     0.0000     0.5567 r
  core/be/be_calculator/comp_stage_reg/data_o[122] (bsg_dff_width_p320_0)   0.0000     0.5567 r
  core/be/be_calculator/comp_stage_r_1__58_ (net)       4.1242              0.0000     0.5567 r
  core/be/be_calculator/comp_stage_mux/data0_i[186] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5567 r
  core/be/be_calculator/comp_stage_mux/data0_i[186] (net)   4.1242          0.0000     0.5567 r
  core/be/be_calculator/comp_stage_mux/U59/INP (NBUFFX2)          0.0372   -0.0009 &   0.5559 r
  core/be/be_calculator/comp_stage_mux/U59/Z (NBUFFX2)            0.0342    0.0561     0.6120 r
  core/be/be_calculator/comp_stage_mux/data_o[186] (net)     3  10.2653     0.0000     0.6120 r
  core/be/be_calculator/comp_stage_mux/data_o[186] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6120 r
  core/be/be_calculator/comp_stage_n[122] (net)        10.2653              0.0000     0.6120 r
  core/be/be_calculator/comp_stage_reg/data_i[186] (bsg_dff_width_p320_0)   0.0000     0.6120 r
  core/be/be_calculator/comp_stage_reg/data_i[186] (net)  10.2653           0.0000     0.6120 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_186_/D (DFFX1)   0.0342  -0.0006 &   0.6114 r
  data arrival time                                                                    0.6114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  clock reconvergence pessimism                                            -0.0044     0.4433
  core/be/be_calculator/comp_stage_reg/data_r_reg_186_/CLK (DFFX1)          0.0000     0.4433 r
  library hold time                                                        -0.0261     0.4172
  data required time                                                                   0.4172
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4172
  data arrival time                                                                   -0.6114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1941


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_171_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/comp_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.0805   0.0000   0.3796 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0436   0.1805     0.5601 r
  core/be/be_calculator/comp_stage_reg/data_o[107] (net)     1   6.4229     0.0000     0.5601 r
  core/be/be_calculator/comp_stage_reg/data_o[107] (bsg_dff_width_p320_0)   0.0000     0.5601 r
  core/be/be_calculator/comp_stage_r_1__43_ (net)       6.4229              0.0000     0.5601 r
  core/be/be_calculator/comp_stage_mux/data0_i[171] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5601 r
  core/be/be_calculator/comp_stage_mux/data0_i[171] (net)   6.4229          0.0000     0.5601 r
  core/be/be_calculator/comp_stage_mux/U44/INP (NBUFFX2)          0.0436   -0.0030 &   0.5571 r
  core/be/be_calculator/comp_stage_mux/U44/Z (NBUFFX2)            0.0302    0.0548     0.6119 r
  core/be/be_calculator/comp_stage_mux/data_o[171] (net)     3   7.2240     0.0000     0.6119 r
  core/be/be_calculator/comp_stage_mux/data_o[171] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6119 r
  core/be/be_calculator/comp_stage_n[107] (net)         7.2240              0.0000     0.6119 r
  core/be/be_calculator/comp_stage_reg/data_i[171] (bsg_dff_width_p320_0)   0.0000     0.6119 r
  core/be/be_calculator/comp_stage_reg/data_i[171] (net)   7.2240           0.0000     0.6119 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_171_/D (DFFX1)   0.0302   0.0001 &   0.6119 r
  data arrival time                                                                    0.6119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4466     0.4466
  clock reconvergence pessimism                                            -0.0044     0.4422
  core/be/be_calculator/comp_stage_reg/data_r_reg_171_/CLK (DFFX1)          0.0000     0.4422 r
  library hold time                                                        -0.0251     0.4171
  data required time                                                                   0.4171
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4171
  data arrival time                                                                   -0.6119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1949


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1921   0.0000   0.4037 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0481   0.2163     0.6200 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1  10.4314     0.0000     0.6200 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.6200 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)  10.4314    0.0000     0.6200 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.6200 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)  10.4314           0.0000     0.6200 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0481  -0.0043 &   0.6157 f
  data arrival time                                                                    0.6157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4085     0.4085
  clock reconvergence pessimism                                            -0.0034     0.4050
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.4050 r
  library hold time                                                         0.0148     0.4198
  data required time                                                                   0.4198
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4198
  data arrival time                                                                   -0.6157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1959


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.2206   0.0000    0.4126 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0292    0.2043     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   2.2442      0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.6168 f
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    2.2442              0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   2.2442           0.0000     0.6168 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0292   0.0000 &   0.6168 f
  data arrival time                                                                    0.6168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4038     0.4038
  clock reconvergence pessimism                                            -0.0034     0.4004
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.4004 r
  library hold time                                                         0.0202     0.4206
  data required time                                                                   0.4206
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4206
  data arrival time                                                                   -0.6168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1962


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.2206   0.0000    0.4126 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0313    0.2060     0.6185 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   3.1415      0.0000     0.6185 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.6185 f
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    3.1415              0.0000     0.6185 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.6185 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   3.1415           0.0000     0.6185 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0313  -0.0012 &   0.6173 f
  data arrival time                                                                    0.6173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4038     0.4038
  clock reconvergence pessimism                                            -0.0034     0.4004
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.4004 r
  library hold time                                                         0.0197     0.4202
  data required time                                                                   0.4202
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4202
  data arrival time                                                                   -0.6173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1971


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_219_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_calculator/comp_stage_reg/data_r_reg_219_/CLK (DFFX1)   0.0805   0.0000   0.3792 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_219_/Q (DFFX1)   0.0459   0.1820     0.5611 r
  core/be/be_calculator/comp_stage_reg/data_o[219] (net)     1   7.2381     0.0000     0.5611 r
  core/be/be_calculator/comp_stage_reg/data_o[219] (bsg_dff_width_p320_0)   0.0000     0.5611 r
  core/be/be_calculator/wb_pkt_o[27] (net)              7.2381              0.0000     0.5611 r
  core/be/be_calculator/wb_pkt_o[27] (bp_be_calculator_top_02_0)            0.0000     0.5611 r
  core/be/wb_pkt[27] (net)                              7.2381              0.0000     0.5611 r
  core/be/icc_place40/INP (NBUFFX16)                              0.0459    0.0001 &   0.5612 r
  core/be/icc_place40/Z (NBUFFX16)                                0.0447    0.0771 @   0.6383 r
  core/be/n42 (net)                             5      47.0807              0.0000     0.6383 r
  core/be/be_checker/wb_pkt_i[27] (bp_be_checker_top_02_0)                  0.0000     0.6383 r
  core/be/be_checker/wb_pkt_i[27] (net)                47.0807              0.0000     0.6383 r
  core/be/be_checker/scheduler/wb_pkt_i[27] (bp_be_scheduler_02_0)          0.0000     0.6383 r
  core/be/be_checker/scheduler/wb_pkt_i[27] (net)      47.0807              0.0000     0.6383 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[27] (bp_be_regfile_02_0)   0.0000   0.6383 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[27] (net)  47.0807     0.0000     0.6383 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[27] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6383 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[27] (net)  47.0807   0.0000     0.6383 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[27] (saed90_64x32_2P)   0.0447  -0.0046 @   0.6338 r d 
  data arrival time                                                                    0.6338

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1972


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  core/be/be_calculator/comp_stage_reg/data_r_reg_105_/CLK (DFFX1)   0.0805   0.0000   0.3795 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_105_/Q (DFFX1)   0.0412   0.1789     0.5584 r
  core/be/be_calculator/comp_stage_reg/data_o[105] (net)     1   5.5597     0.0000     0.5584 r
  core/be/be_calculator/comp_stage_reg/data_o[105] (bsg_dff_width_p320_0)   0.0000     0.5584 r
  core/be/be_calculator/comp_stage_r_1__41_ (net)       5.5597              0.0000     0.5584 r
  core/be/be_calculator/comp_stage_mux/data0_i[169] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5584 r
  core/be/be_calculator/comp_stage_mux/data0_i[169] (net)   5.5597          0.0000     0.5584 r
  core/be/be_calculator/comp_stage_mux/U42/INP (NBUFFX2)          0.0412   -0.0039 &   0.5545 r
  core/be/be_calculator/comp_stage_mux/U42/Z (NBUFFX2)            0.0419    0.0622     0.6167 r
  core/be/be_calculator/comp_stage_mux/data_o[169] (net)     3  15.7629     0.0000     0.6167 r
  core/be/be_calculator/comp_stage_mux/data_o[169] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6167 r
  core/be/be_calculator/comp_stage_n[105] (net)        15.7629              0.0000     0.6167 r
  core/be/be_calculator/comp_stage_reg/data_i[169] (bsg_dff_width_p320_0)   0.0000     0.6167 r
  core/be/be_calculator/comp_stage_reg/data_i[169] (net)  15.7629           0.0000     0.6167 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_169_/D (DFFX1)   0.0419  -0.0050 &   0.6118 r
  data arrival time                                                                    0.6118

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4466     0.4466
  clock reconvergence pessimism                                            -0.0044     0.4421
  core/be/be_calculator/comp_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.4421 r
  library hold time                                                        -0.0282     0.4139
  data required time                                                                   0.4139
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4139
  data arrival time                                                                   -0.6118
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0805   0.0000   0.3795 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0825   0.2017     0.5812 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     3  21.1526     0.0000     0.5812 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.5812 r
  core/be/be_calculator/wb_pkt_o[47] (net)             21.1526              0.0000     0.5812 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.5812 r
  core/be/wb_pkt[47] (net)                             21.1526              0.0000     0.5812 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.5812 r
  core/be/be_checker/wb_pkt_i[47] (net)                21.1526              0.0000     0.5812 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.5812 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      21.1526              0.0000     0.5812 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.5812 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  21.1526     0.0000     0.5812 r
  core/be/be_checker/scheduler/int_regfile/U120/INP (NBUFFX2)     0.0825   -0.0091 &   0.5720 r
  core/be/be_checker/scheduler/int_regfile/U120/Z (NBUFFX2)       0.0438    0.0716     0.6436 r
  core/be/be_checker/scheduler/int_regfile/n72 (net)     2  15.6168         0.0000     0.6436 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6436 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  15.6168   0.0000     0.6436 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)   0.0438  -0.0091 &   0.6345 r d 
  data arrival time                                                                    0.6345

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6345
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1979


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.1583   0.0000   0.3701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)   0.0751   0.2073   0.5775 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1  18.4178   0.0000   0.5775 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)   0.0000   0.5775 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)  18.4178       0.0000     0.5775 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)   0.0000   0.5775 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)  18.4178   0.0000   0.5775 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)   0.0751  -0.0147 &   0.5627 r
  data arrival time                                                                    0.5627

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4033     0.4033
  clock reconvergence pessimism                                            -0.0023     0.4010
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.4010 r
  library hold time                                                        -0.0364     0.3646
  data required time                                                                   0.3646
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3646
  data arrival time                                                                   -0.5627
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1981


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4311     0.4311
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/CLK (DFFX1)   0.2083   0.0000   0.4311 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/Q (DFFX1)   0.0705   0.2321   0.6632 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (net)     2  20.3585   0.0000   0.6632 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6632 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (net)  20.3585            0.0000     0.6632 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (bp_be_scheduler_02_0)    0.0000     0.6632 f
  core/be/be_checker/dispatch_pkt_o[49] (net)          20.3585              0.0000     0.6632 f
  core/be/be_checker/dispatch_pkt_o[49] (bp_be_checker_top_02_0)            0.0000     0.6632 f
  core/be/dispatch_pkt[49] (net)                       20.3585              0.0000     0.6632 f
  core/be/be_calculator/dispatch_pkt_i[49] (bp_be_calculator_top_02_0)      0.0000     0.6632 f
  core/be/be_calculator/dispatch_pkt_i[49] (net)       20.3585              0.0000     0.6632 f
  core/be/be_calculator/reservation_reg/data_i[49] (bsg_dff_width_p295_0)   0.0000     0.6632 f
  core/be/be_calculator/reservation_reg/data_i[49] (net)  20.3585           0.0000     0.6632 f
  core/be/be_calculator/reservation_reg/data_r_reg_49_/D (DFFX1)   0.0705  -0.0160 &   0.6471 f
  data arrival time                                                                    0.6471

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4417     0.4417
  clock reconvergence pessimism                                            -0.0044     0.4373
  core/be/be_calculator/reservation_reg/data_r_reg_49_/CLK (DFFX1)          0.0000     0.4373 r
  library hold time                                                         0.0113     0.4486
  data required time                                                                   0.4486
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4486
  data arrival time                                                                   -0.6471
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1986


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4370     0.4370
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/CLK (DFFX1)   0.2091   0.0000   0.4370 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/Q (DFFX1)   0.0598   0.2255   0.6626 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (net)     2  15.6123   0.0000   0.6626 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6626 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (net)  15.6123            0.0000     0.6626 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (bp_be_scheduler_02_0)    0.0000     0.6626 f
  core/be/be_checker/dispatch_pkt_o[56] (net)          15.6123              0.0000     0.6626 f
  core/be/be_checker/dispatch_pkt_o[56] (bp_be_checker_top_02_0)            0.0000     0.6626 f
  core/be/dispatch_pkt[56] (net)                       15.6123              0.0000     0.6626 f
  core/be/be_calculator/dispatch_pkt_i[56] (bp_be_calculator_top_02_0)      0.0000     0.6626 f
  core/be/be_calculator/dispatch_pkt_i[56] (net)       15.6123              0.0000     0.6626 f
  core/be/be_calculator/reservation_reg/data_i[56] (bsg_dff_width_p295_0)   0.0000     0.6626 f
  core/be/be_calculator/reservation_reg/data_i[56] (net)  15.6123           0.0000     0.6626 f
  core/be/be_calculator/reservation_reg/data_r_reg_56_/D (DFFX1)   0.0598  -0.0113 &   0.6513 f
  data arrival time                                                                    0.6513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4438     0.4438
  clock reconvergence pessimism                                            -0.0044     0.4394
  core/be/be_calculator/reservation_reg/data_r_reg_56_/CLK (DFFX1)          0.0000     0.4394 r
  library hold time                                                         0.0134     0.4527
  data required time                                                                   0.4527
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4527
  data arrival time                                                                   -0.6513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1986


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1583   0.0000   0.3704 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0801   0.2099   0.5803 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1  20.2969   0.0000   0.5803 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.5803 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)  20.2969       0.0000     0.5803 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.5803 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)  20.2969   0.0000   0.5803 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0801  -0.0176 &   0.5627 r
  data arrival time                                                                    0.5627

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4036     0.4036
  clock reconvergence pessimism                                            -0.0023     0.4013
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.4013 r
  library hold time                                                        -0.0374     0.3639
  data required time                                                                   0.3639
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3639
  data arrival time                                                                   -0.5627
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1988


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4038     0.4038
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/CLK (DFFX1)   0.1921   0.0000     0.4038 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/Q (DFFX1)    0.0484    0.2164     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (net)     2  10.5365       0.0000     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (bsg_dff_width_p415_0)     0.0000     0.6202 f
  core/be/be_calculator/calc_stage_r_0__pipe_mem_v_ (net)  10.5365          0.0000     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (bsg_dff_width_p415_0)    0.0000     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (net)  10.5365            0.0000     0.6202 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/D (DFFX1)   0.0484    0.0001 &   0.6203 f
  data arrival time                                                                    0.6203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4100     0.4100
  clock reconvergence pessimism                                            -0.0034     0.4066
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)           0.0000     0.4066 r
  library hold time                                                         0.0147     0.4213
  data required time                                                                   0.4213
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4213
  data arrival time                                                                   -0.6203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/comp_stage_reg/data_r_reg_103_/CLK (DFFX1)   0.0805   0.0000   0.3797 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_103_/Q (DFFX1)   0.0386   0.1771     0.5569 r
  core/be/be_calculator/comp_stage_reg/data_o[103] (net)     1   4.6067     0.0000     0.5569 r
  core/be/be_calculator/comp_stage_reg/data_o[103] (bsg_dff_width_p320_0)   0.0000     0.5569 r
  core/be/be_calculator/comp_stage_r_1__39_ (net)       4.6067              0.0000     0.5569 r
  core/be/be_calculator/comp_stage_mux/data0_i[167] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5569 r
  core/be/be_calculator/comp_stage_mux/data0_i[167] (net)   4.6067          0.0000     0.5569 r
  core/be/be_calculator/comp_stage_mux/U40/INP (NBUFFX2)          0.0386   -0.0017 &   0.5551 r
  core/be/be_calculator/comp_stage_mux/U40/Z (NBUFFX2)            0.0420    0.0617     0.6168 r
  core/be/be_calculator/comp_stage_mux/data_o[167] (net)     3  15.9434     0.0000     0.6168 r
  core/be/be_calculator/comp_stage_mux/data_o[167] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6168 r
  core/be/be_calculator/comp_stage_n[103] (net)        15.9434              0.0000     0.6168 r
  core/be/be_calculator/comp_stage_reg/data_i[167] (bsg_dff_width_p320_0)   0.0000     0.6168 r
  core/be/be_calculator/comp_stage_reg/data_i[167] (net)  15.9434           0.0000     0.6168 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_167_/D (DFFX1)   0.0420  -0.0045 &   0.6123 r
  data arrival time                                                                    0.6123

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4458     0.4458
  clock reconvergence pessimism                                            -0.0044     0.4414
  core/be/be_calculator/comp_stage_reg/data_r_reg_167_/CLK (DFFX1)          0.0000     0.4414 r
  library hold time                                                        -0.0283     0.4131
  data required time                                                                   0.4131
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4131
  data arrival time                                                                   -0.6123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1992


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/CLK (DFFX1)   0.2091   0.0000   0.4371 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/Q (DFFX1)   0.0591   0.2251   0.6622 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (net)     2  15.3137   0.0000   0.6622 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6622 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (net)  15.3137            0.0000     0.6622 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (bp_be_scheduler_02_0)    0.0000     0.6622 f
  core/be/be_checker/dispatch_pkt_o[58] (net)          15.3137              0.0000     0.6622 f
  core/be/be_checker/dispatch_pkt_o[58] (bp_be_checker_top_02_0)            0.0000     0.6622 f
  core/be/dispatch_pkt[58] (net)                       15.3137              0.0000     0.6622 f
  core/be/be_calculator/dispatch_pkt_i[58] (bp_be_calculator_top_02_0)      0.0000     0.6622 f
  core/be/be_calculator/dispatch_pkt_i[58] (net)       15.3137              0.0000     0.6622 f
  core/be/be_calculator/reservation_reg/data_i[58] (bsg_dff_width_p295_0)   0.0000     0.6622 f
  core/be/be_calculator/reservation_reg/data_i[58] (net)  15.3137           0.0000     0.6622 f
  core/be/be_calculator/reservation_reg/data_r_reg_58_/D (DFFX1)   0.0591  -0.0088 &   0.6534 f
  data arrival time                                                                    0.6534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4447     0.4447
  clock reconvergence pessimism                                            -0.0044     0.4403
  core/be/be_calculator/reservation_reg/data_r_reg_58_/CLK (DFFX1)          0.0000     0.4403 r
  library hold time                                                         0.0135     0.4538
  data required time                                                                   0.4538
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4538
  data arrival time                                                                   -0.6534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1996


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/CLK (DFFX1)   0.2034   0.0000   0.4105 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/Q (DFFX1)   0.0628   0.2269   0.6374 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (net)     2  16.9435   0.0000   0.6374 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6374 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (net)  16.9435            0.0000     0.6374 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (bp_be_scheduler_02_0)    0.0000     0.6374 f
  core/be/be_checker/dispatch_pkt_o[14] (net)          16.9435              0.0000     0.6374 f
  core/be/be_checker/dispatch_pkt_o[14] (bp_be_checker_top_02_0)            0.0000     0.6374 f
  core/be/dispatch_pkt[14] (net)                       16.9435              0.0000     0.6374 f
  core/be/be_calculator/dispatch_pkt_i[14] (bp_be_calculator_top_02_0)      0.0000     0.6374 f
  core/be/be_calculator/dispatch_pkt_i[14] (net)       16.9435              0.0000     0.6374 f
  core/be/be_calculator/reservation_reg/data_i[14] (bsg_dff_width_p295_0)   0.0000     0.6374 f
  core/be/be_calculator/reservation_reg/data_i[14] (net)  16.9435           0.0000     0.6374 f
  core/be/be_calculator/reservation_reg/data_r_reg_14_/D (DFFX1)   0.0628  -0.0120 &   0.6254 f
  data arrival time                                                                    0.6254

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  clock reconvergence pessimism                                            -0.0034     0.4135
  core/be/be_calculator/reservation_reg/data_r_reg_14_/CLK (DFFX1)          0.0000     0.4135 r
  library hold time                                                         0.0122     0.4257
  data required time                                                                   0.4257
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4257
  data arrival time                                                                   -0.6254
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1997


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4101     0.4101
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/CLK (DFFX1)   0.2026   0.0000   0.4101 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/Q (DFFX1)   0.0722   0.2326   0.6427 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (net)     2  21.0791   0.0000   0.6427 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6427 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (net)  21.0791            0.0000     0.6427 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (bp_be_scheduler_02_0)    0.0000     0.6427 f
  core/be/be_checker/dispatch_pkt_o[16] (net)          21.0791              0.0000     0.6427 f
  core/be/be_checker/dispatch_pkt_o[16] (bp_be_checker_top_02_0)            0.0000     0.6427 f
  core/be/dispatch_pkt[16] (net)                       21.0791              0.0000     0.6427 f
  core/be/be_calculator/dispatch_pkt_i[16] (bp_be_calculator_top_02_0)      0.0000     0.6427 f
  core/be/be_calculator/dispatch_pkt_i[16] (net)       21.0791              0.0000     0.6427 f
  core/be/be_calculator/reservation_reg/data_i[16] (bsg_dff_width_p295_0)   0.0000     0.6427 f
  core/be/be_calculator/reservation_reg/data_i[16] (net)  21.0791           0.0000     0.6427 f
  core/be/be_calculator/reservation_reg/data_r_reg_16_/D (DFFX1)   0.0722  -0.0192 &   0.6234 f
  data arrival time                                                                    0.6234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  clock reconvergence pessimism                                            -0.0034     0.4131
  core/be/be_calculator/reservation_reg/data_r_reg_16_/CLK (DFFX1)          0.0000     0.4131 r
  library hold time                                                         0.0105     0.4236
  data required time                                                                   0.4236
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4236
  data arrival time                                                                   -0.6234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1998


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_219_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_calculator/comp_stage_reg/data_r_reg_219_/CLK (DFFX1)   0.0805   0.0000   0.3792 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_219_/Q (DFFX1)   0.0459   0.1820     0.5611 r
  core/be/be_calculator/comp_stage_reg/data_o[219] (net)     1   7.2381     0.0000     0.5611 r
  core/be/be_calculator/comp_stage_reg/data_o[219] (bsg_dff_width_p320_0)   0.0000     0.5611 r
  core/be/be_calculator/wb_pkt_o[27] (net)              7.2381              0.0000     0.5611 r
  core/be/be_calculator/wb_pkt_o[27] (bp_be_calculator_top_02_0)            0.0000     0.5611 r
  core/be/wb_pkt[27] (net)                              7.2381              0.0000     0.5611 r
  core/be/icc_place40/INP (NBUFFX16)                              0.0459    0.0001 &   0.5612 r
  core/be/icc_place40/Z (NBUFFX16)                                0.0447    0.0771 @   0.6383 r
  core/be/n42 (net)                             5      47.0807              0.0000     0.6383 r
  core/be/be_checker/wb_pkt_i[27] (bp_be_checker_top_02_0)                  0.0000     0.6383 r
  core/be/be_checker/wb_pkt_i[27] (net)                47.0807              0.0000     0.6383 r
  core/be/be_checker/scheduler/wb_pkt_i[27] (bp_be_scheduler_02_0)          0.0000     0.6383 r
  core/be/be_checker/scheduler/wb_pkt_i[27] (net)      47.0807              0.0000     0.6383 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[27] (bp_be_regfile_02_0)   0.0000   0.6383 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[27] (net)  47.0807     0.0000     0.6383 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[27] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6383 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[27] (net)  47.0807   0.0000     0.6383 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[27] (saed90_64x32_2P)   0.0447  -0.0030 @   0.6353 r d 
  data arrival time                                                                    0.6353

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1998


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.2206   0.0000    0.4126 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0327    0.2071     0.6197 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   3.7405      0.0000     0.6197 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.6197 f
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    3.7405              0.0000     0.6197 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.6197 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   3.7405           0.0000     0.6197 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0327   0.0001 &   0.6198 f
  data arrival time                                                                    0.6198

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4038     0.4038
  clock reconvergence pessimism                                            -0.0034     0.4004
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.4004 r
  library hold time                                                         0.0194     0.4198
  data required time                                                                   0.4198
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4198
  data arrival time                                                                   -0.6198
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1999


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1921   0.0000    0.4027 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0333    0.1858     0.5885 r
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   2.7129      0.0000     0.5885 r
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.5885 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   2.7129   0.0000     0.5885 r
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.5885 r
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   2.7129           0.0000     0.5885 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0333   0.0000 &   0.5885 r
  data arrival time                                                                    0.5885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                            -0.0034     0.4139
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.4139 r
  library hold time                                                        -0.0258     0.3881
  data required time                                                                   0.3881
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3881
  data arrival time                                                                   -0.5885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4343     0.4343
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/CLK (DFFX1)   0.2089   0.0000   0.4343 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/Q (DFFX1)   0.0656   0.2291   0.6634 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (net)     2  18.1551   0.0000   0.6634 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6634 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (net)  18.1551            0.0000     0.6634 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (bp_be_scheduler_02_0)    0.0000     0.6634 f
  core/be/be_checker/dispatch_pkt_o[50] (net)          18.1551              0.0000     0.6634 f
  core/be/be_checker/dispatch_pkt_o[50] (bp_be_checker_top_02_0)            0.0000     0.6634 f
  core/be/dispatch_pkt[50] (net)                       18.1551              0.0000     0.6634 f
  core/be/be_calculator/dispatch_pkt_i[50] (bp_be_calculator_top_02_0)      0.0000     0.6634 f
  core/be/be_calculator/dispatch_pkt_i[50] (net)       18.1551              0.0000     0.6634 f
  core/be/be_calculator/reservation_reg/data_i[50] (bsg_dff_width_p295_0)   0.0000     0.6634 f
  core/be/be_calculator/reservation_reg/data_i[50] (net)  18.1551           0.0000     0.6634 f
  core/be/be_calculator/reservation_reg/data_r_reg_50_/D (DFFX1)   0.0656  -0.0125 &   0.6509 f
  data arrival time                                                                    0.6509

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4428     0.4428
  clock reconvergence pessimism                                            -0.0044     0.4383
  core/be/be_calculator/reservation_reg/data_r_reg_50_/CLK (DFFX1)          0.0000     0.4383 r
  library hold time                                                         0.0122     0.4505
  data required time                                                                   0.4505
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4505
  data arrival time                                                                   -0.6509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4333     0.4333
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/CLK (DFFX1)   0.2087   0.0000   0.4333 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/Q (DFFX1)   0.0650   0.2287   0.6621 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (net)     2  17.9304   0.0000   0.6621 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6621 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (net)  17.9304            0.0000     0.6621 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (bp_be_scheduler_02_0)    0.0000     0.6621 f
  core/be/be_checker/dispatch_pkt_o[60] (net)          17.9304              0.0000     0.6621 f
  core/be/be_checker/dispatch_pkt_o[60] (bp_be_checker_top_02_0)            0.0000     0.6621 f
  core/be/dispatch_pkt[60] (net)                       17.9304              0.0000     0.6621 f
  core/be/be_calculator/dispatch_pkt_i[60] (bp_be_calculator_top_02_0)      0.0000     0.6621 f
  core/be/be_calculator/dispatch_pkt_i[60] (net)       17.9304              0.0000     0.6621 f
  core/be/be_calculator/reservation_reg/data_i[60] (bsg_dff_width_p295_0)   0.0000     0.6621 f
  core/be/be_calculator/reservation_reg/data_i[60] (net)  17.9304           0.0000     0.6621 f
  core/be/be_calculator/reservation_reg/data_r_reg_60_/D (DFFX1)   0.0650  -0.0121 &   0.6500 f
  data arrival time                                                                    0.6500

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4417     0.4417
  clock reconvergence pessimism                                            -0.0044     0.4373
  core/be/be_calculator/reservation_reg/data_r_reg_60_/CLK (DFFX1)          0.0000     0.4373 r
  library hold time                                                         0.0122     0.4495
  data required time                                                                   0.4495
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4495
  data arrival time                                                                   -0.6500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2005


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4382     0.4382
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/CLK (DFFX1)   0.2091   0.0000   0.4382 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/Q (DFFX1)   0.0575   0.2241   0.6623 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (net)     2  14.6063   0.0000   0.6623 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6623 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (net)  14.6063            0.0000     0.6623 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (bp_be_scheduler_02_0)    0.0000     0.6623 f
  core/be/be_checker/dispatch_pkt_o[61] (net)          14.6063              0.0000     0.6623 f
  core/be/be_checker/dispatch_pkt_o[61] (bp_be_checker_top_02_0)            0.0000     0.6623 f
  core/be/dispatch_pkt[61] (net)                       14.6063              0.0000     0.6623 f
  core/be/be_calculator/dispatch_pkt_i[61] (bp_be_calculator_top_02_0)      0.0000     0.6623 f
  core/be/be_calculator/dispatch_pkt_i[61] (net)       14.6063              0.0000     0.6623 f
  core/be/be_calculator/reservation_reg/data_i[61] (bsg_dff_width_p295_0)   0.0000     0.6623 f
  core/be/be_calculator/reservation_reg/data_i[61] (net)  14.6063           0.0000     0.6623 f
  core/be/be_calculator/reservation_reg/data_r_reg_61_/D (DFFX1)   0.0575  -0.0091 &   0.6532 f
  data arrival time                                                                    0.6532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4431     0.4431
  clock reconvergence pessimism                                            -0.0044     0.4387
  core/be/be_calculator/reservation_reg/data_r_reg_61_/CLK (DFFX1)          0.0000     0.4387 r
  library hold time                                                         0.0139     0.4526
  data required time                                                                   0.4526
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4526
  data arrival time                                                                   -0.6532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2006


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0805   0.0000   0.3795 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0825   0.2017     0.5812 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     3  21.1526     0.0000     0.5812 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.5812 r
  core/be/be_calculator/wb_pkt_o[47] (net)             21.1526              0.0000     0.5812 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.5812 r
  core/be/wb_pkt[47] (net)                             21.1526              0.0000     0.5812 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.5812 r
  core/be/be_checker/wb_pkt_i[47] (net)                21.1526              0.0000     0.5812 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.5812 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      21.1526              0.0000     0.5812 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.5812 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  21.1526     0.0000     0.5812 r
  core/be/be_checker/scheduler/int_regfile/U120/INP (NBUFFX2)     0.0825   -0.0091 &   0.5720 r
  core/be/be_checker/scheduler/int_regfile/U120/Z (NBUFFX2)       0.0438    0.0716     0.6436 r
  core/be/be_checker/scheduler/int_regfile/n72 (net)     2  15.6168         0.0000     0.6436 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6436 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  15.6168   0.0000     0.6436 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)   0.0438  -0.0073 &   0.6363 r d 
  data arrival time                                                                    0.6363

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2008


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/CLK (DFFX1)   0.2026   0.0000   0.4108 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/Q (DFFX1)   0.0640   0.2276   0.6384 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (net)     2  17.4487   0.0000   0.6384 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6384 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (net)  17.4487             0.0000     0.6384 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (bp_be_scheduler_02_0)     0.0000     0.6384 f
  core/be/be_checker/dispatch_pkt_o[8] (net)           17.4487              0.0000     0.6384 f
  core/be/be_checker/dispatch_pkt_o[8] (bp_be_checker_top_02_0)             0.0000     0.6384 f
  core/be/dispatch_pkt[8] (net)                        17.4487              0.0000     0.6384 f
  core/be/be_calculator/dispatch_pkt_i[8] (bp_be_calculator_top_02_0)       0.0000     0.6384 f
  core/be/be_calculator/dispatch_pkt_i[8] (net)        17.4487              0.0000     0.6384 f
  core/be/be_calculator/reservation_reg/data_i[8] (bsg_dff_width_p295_0)    0.0000     0.6384 f
  core/be/be_calculator/reservation_reg/data_i[8] (net)  17.4487            0.0000     0.6384 f
  core/be/be_calculator/reservation_reg/data_r_reg_8_/D (DFFX1)   0.0640   -0.0118 &   0.6265 f
  data arrival time                                                                    0.6265

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                            -0.0034     0.4137
  core/be/be_calculator/reservation_reg/data_r_reg_8_/CLK (DFFX1)           0.0000     0.4137 r
  library hold time                                                         0.0119     0.4256
  data required time                                                                   0.4256
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4256
  data arrival time                                                                   -0.6265
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2009


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/comp_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.0805   0.0000   0.3796 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0408   0.1786     0.5581 r
  core/be/be_calculator/comp_stage_reg/data_o[108] (net)     1   5.3975     0.0000     0.5581 r
  core/be/be_calculator/comp_stage_reg/data_o[108] (bsg_dff_width_p320_0)   0.0000     0.5581 r
  core/be/be_calculator/comp_stage_r_1__44_ (net)       5.3975              0.0000     0.5581 r
  core/be/be_calculator/comp_stage_mux/data0_i[172] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5581 r
  core/be/be_calculator/comp_stage_mux/data0_i[172] (net)   5.3975          0.0000     0.5581 r
  core/be/be_calculator/comp_stage_mux/U45/INP (NBUFFX2)          0.0408   -0.0010 &   0.5571 r
  core/be/be_calculator/comp_stage_mux/U45/Z (NBUFFX2)            0.0417    0.0620     0.6191 r
  core/be/be_calculator/comp_stage_mux/data_o[172] (net)     3  15.6156     0.0000     0.6191 r
  core/be/be_calculator/comp_stage_mux/data_o[172] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6191 r
  core/be/be_calculator/comp_stage_n[108] (net)        15.6156              0.0000     0.6191 r
  core/be/be_calculator/comp_stage_reg/data_i[172] (bsg_dff_width_p320_0)   0.0000     0.6191 r
  core/be/be_calculator/comp_stage_reg/data_i[172] (net)  15.6156           0.0000     0.6191 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_172_/D (DFFX1)   0.0417  -0.0037 &   0.6154 r
  data arrival time                                                                    0.6154

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4469     0.4469
  clock reconvergence pessimism                                            -0.0044     0.4425
  core/be/be_calculator/comp_stage_reg/data_r_reg_172_/CLK (DFFX1)          0.0000     0.4425 r
  library hold time                                                        -0.0282     0.4143
  data required time                                                                   0.4143
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4143
  data arrival time                                                                   -0.6154
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2011


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4339     0.4339
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/CLK (DFFX1)   0.2087   0.0000   0.4339 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/Q (DFFX1)   0.0683   0.2307   0.6646 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (net)     2  19.3579   0.0000   0.6646 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6646 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (net)  19.3579            0.0000     0.6646 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (bp_be_scheduler_02_0)    0.0000     0.6646 f
  core/be/be_checker/dispatch_pkt_o[47] (net)          19.3579              0.0000     0.6646 f
  core/be/be_checker/dispatch_pkt_o[47] (bp_be_checker_top_02_0)            0.0000     0.6646 f
  core/be/dispatch_pkt[47] (net)                       19.3579              0.0000     0.6646 f
  core/be/be_calculator/dispatch_pkt_i[47] (bp_be_calculator_top_02_0)      0.0000     0.6646 f
  core/be/be_calculator/dispatch_pkt_i[47] (net)       19.3579              0.0000     0.6646 f
  core/be/be_calculator/reservation_reg/data_i[47] (bsg_dff_width_p295_0)   0.0000     0.6646 f
  core/be/be_calculator/reservation_reg/data_i[47] (net)  19.3579           0.0000     0.6646 f
  core/be/be_calculator/reservation_reg/data_r_reg_47_/D (DFFX1)   0.0683  -0.0143 &   0.6503 f
  data arrival time                                                                    0.6503

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4418     0.4418
  clock reconvergence pessimism                                            -0.0044     0.4374
  core/be/be_calculator/reservation_reg/data_r_reg_47_/CLK (DFFX1)          0.0000     0.4374 r
  library hold time                                                         0.0117     0.4490
  data required time                                                                   0.4490
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4490
  data arrival time                                                                   -0.6503
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2013


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/CLK (DFFX1)   0.2032   0.0000   0.4106 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/Q (DFFX1)   0.0679   0.2301   0.6407 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (net)     2  19.2117   0.0000   0.6407 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6407 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (net)  19.2117             0.0000     0.6407 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (bp_be_scheduler_02_0)     0.0000     0.6407 f
  core/be/be_checker/dispatch_pkt_o[7] (net)           19.2117              0.0000     0.6407 f
  core/be/be_checker/dispatch_pkt_o[7] (bp_be_checker_top_02_0)             0.0000     0.6407 f
  core/be/dispatch_pkt[7] (net)                        19.2117              0.0000     0.6407 f
  core/be/be_calculator/dispatch_pkt_i[7] (bp_be_calculator_top_02_0)       0.0000     0.6407 f
  core/be/be_calculator/dispatch_pkt_i[7] (net)        19.2117              0.0000     0.6407 f
  core/be/be_calculator/reservation_reg/data_i[7] (bsg_dff_width_p295_0)    0.0000     0.6407 f
  core/be/be_calculator/reservation_reg/data_i[7] (net)  19.2117            0.0000     0.6407 f
  core/be/be_calculator/reservation_reg/data_r_reg_7_/D (DFFX1)   0.0679   -0.0138 &   0.6269 f
  data arrival time                                                                    0.6269

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4176     0.4176
  clock reconvergence pessimism                                            -0.0034     0.4142
  core/be/be_calculator/reservation_reg/data_r_reg_7_/CLK (DFFX1)           0.0000     0.4142 r
  library hold time                                                         0.0112     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6269
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2014


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.2206   0.0000    0.4125 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0355    0.2093     0.6219 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   4.9307      0.0000     0.6219 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.6219 f
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    4.9307              0.0000     0.6219 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.6219 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   4.9307           0.0000     0.6219 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0355  -0.0013 &   0.6205 f
  data arrival time                                                                    0.6205

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4038     0.4038
  clock reconvergence pessimism                                            -0.0034     0.4003
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.4003 r
  library hold time                                                         0.0187     0.4191
  data required time                                                                   0.4191
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4191
  data arrival time                                                                   -0.6205
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2015


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.1583   0.0000   0.3702 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0798   0.2097   0.5799 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1  20.1922   0.0000   0.5799 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.5799 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)  20.1922       0.0000     0.5799 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.5799 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)  20.1922   0.0000   0.5799 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0798  -0.0145 &   0.5654 r
  data arrival time                                                                    0.5654

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4034     0.4034
  clock reconvergence pessimism                                            -0.0023     0.4011
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.4011 r
  library hold time                                                        -0.0373     0.3638
  data required time                                                                   0.3638
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3638
  data arrival time                                                                   -0.5654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4339     0.4339
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/CLK (DFFX1)   0.2087   0.0000   0.4339 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/Q (DFFX1)   0.0673   0.2302   0.6641 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (net)     2  18.9493   0.0000   0.6641 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6641 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (net)  18.9493            0.0000     0.6641 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (bp_be_scheduler_02_0)    0.0000     0.6641 f
  core/be/be_checker/dispatch_pkt_o[45] (net)          18.9493              0.0000     0.6641 f
  core/be/be_checker/dispatch_pkt_o[45] (bp_be_checker_top_02_0)            0.0000     0.6641 f
  core/be/dispatch_pkt[45] (net)                       18.9493              0.0000     0.6641 f
  core/be/be_calculator/dispatch_pkt_i[45] (bp_be_calculator_top_02_0)      0.0000     0.6641 f
  core/be/be_calculator/dispatch_pkt_i[45] (net)       18.9493              0.0000     0.6641 f
  core/be/be_calculator/reservation_reg/data_i[45] (bsg_dff_width_p295_0)   0.0000     0.6641 f
  core/be/be_calculator/reservation_reg/data_i[45] (net)  18.9493           0.0000     0.6641 f
  core/be/be_calculator/reservation_reg/data_r_reg_45_/D (DFFX1)   0.0673  -0.0133 &   0.6508 f
  data arrival time                                                                    0.6508

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4418     0.4418
  clock reconvergence pessimism                                            -0.0044     0.4373
  core/be/be_calculator/reservation_reg/data_r_reg_45_/CLK (DFFX1)          0.0000     0.4373 r
  library hold time                                                         0.0118     0.4492
  data required time                                                                   0.4492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4492
  data arrival time                                                                   -0.6508
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4343     0.4343
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/CLK (DFFX1)   0.2088   0.0000   0.4343 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/Q (DFFX1)   0.0755   0.2352   0.6695 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (net)     2  22.5631   0.0000   0.6695 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6695 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (net)  22.5631            0.0000     0.6695 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (bp_be_scheduler_02_0)    0.0000     0.6695 f
  core/be/be_checker/dispatch_pkt_o[44] (net)          22.5631              0.0000     0.6695 f
  core/be/be_checker/dispatch_pkt_o[44] (bp_be_checker_top_02_0)            0.0000     0.6695 f
  core/be/dispatch_pkt[44] (net)                       22.5631              0.0000     0.6695 f
  core/be/be_calculator/dispatch_pkt_i[44] (bp_be_calculator_top_02_0)      0.0000     0.6695 f
  core/be/be_calculator/dispatch_pkt_i[44] (net)       22.5631              0.0000     0.6695 f
  core/be/be_calculator/reservation_reg/data_i[44] (bsg_dff_width_p295_0)   0.0000     0.6695 f
  core/be/be_calculator/reservation_reg/data_i[44] (net)  22.5631           0.0000     0.6695 f
  core/be/be_calculator/reservation_reg/data_r_reg_44_/D (DFFX1)   0.0755  -0.0200 &   0.6495 f
  data arrival time                                                                    0.6495

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4418     0.4418
  clock reconvergence pessimism                                            -0.0044     0.4374
  core/be/be_calculator/reservation_reg/data_r_reg_44_/CLK (DFFX1)          0.0000     0.4374 r
  library hold time                                                         0.0104     0.4477
  data required time                                                                   0.4477
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4477
  data arrival time                                                                   -0.6495
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2017


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.0805   0.0000   0.3792 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0437   0.1805     0.5597 r
  core/be/be_calculator/comp_stage_reg/data_o[216] (net)     1   6.4530     0.0000     0.5597 r
  core/be/be_calculator/comp_stage_reg/data_o[216] (bsg_dff_width_p320_0)   0.0000     0.5597 r
  core/be/be_calculator/wb_pkt_o[24] (net)              6.4530              0.0000     0.5597 r
  core/be/be_calculator/wb_pkt_o[24] (bp_be_calculator_top_02_0)            0.0000     0.5597 r
  core/be/wb_pkt[24] (net)                              6.4530              0.0000     0.5597 r
  core/be/icc_place35/INP (NBUFFX16)                              0.0437    0.0000 &   0.5597 r
  core/be/icc_place35/Z (NBUFFX16)                                0.0451    0.0768 @   0.6366 r
  core/be/n37 (net)                             5      49.2217              0.0000     0.6366 r
  core/be/be_checker/wb_pkt_i[24] (bp_be_checker_top_02_0)                  0.0000     0.6366 r
  core/be/be_checker/wb_pkt_i[24] (net)                49.2217              0.0000     0.6366 r
  core/be/be_checker/scheduler/wb_pkt_i[24] (bp_be_scheduler_02_0)          0.0000     0.6366 r
  core/be/be_checker/scheduler/wb_pkt_i[24] (net)      49.2217              0.0000     0.6366 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (bp_be_regfile_02_0)   0.0000   0.6366 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (net)  49.2217     0.0000     0.6366 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6366 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (net)  49.2217   0.0000     0.6366 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[24] (saed90_64x32_2P)   0.0451   0.0019 @   0.6384 r d 
  data arrival time                                                                    0.6384

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2018


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4372     0.4372
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/CLK (DFFX1)   0.2091   0.0000   0.4372 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/Q (DFFX1)   0.0581   0.2245   0.6616 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (net)     2  14.8513   0.0000   0.6616 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6616 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (net)  14.8513            0.0000     0.6616 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (bp_be_scheduler_02_0)    0.0000     0.6616 f
  core/be/be_checker/dispatch_pkt_o[59] (net)          14.8513              0.0000     0.6616 f
  core/be/be_checker/dispatch_pkt_o[59] (bp_be_checker_top_02_0)            0.0000     0.6616 f
  core/be/dispatch_pkt[59] (net)                       14.8513              0.0000     0.6616 f
  core/be/be_calculator/dispatch_pkt_i[59] (bp_be_calculator_top_02_0)      0.0000     0.6616 f
  core/be/be_calculator/dispatch_pkt_i[59] (net)       14.8513              0.0000     0.6616 f
  core/be/be_calculator/reservation_reg/data_i[59] (bsg_dff_width_p295_0)   0.0000     0.6616 f
  core/be/be_calculator/reservation_reg/data_i[59] (net)  14.8513           0.0000     0.6616 f
  core/be/be_calculator/reservation_reg/data_r_reg_59_/D (DFFX1)   0.0581  -0.0073 &   0.6543 f
  data arrival time                                                                    0.6543

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4431     0.4431
  clock reconvergence pessimism                                            -0.0044     0.4387
  core/be/be_calculator/reservation_reg/data_r_reg_59_/CLK (DFFX1)          0.0000     0.4387 r
  library hold time                                                         0.0138     0.4525
  data required time                                                                   0.4525
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4525
  data arrival time                                                                   -0.6543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2019


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4365     0.4365
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/CLK (DFFX1)   0.2091   0.0000   0.4365 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/Q (DFFX1)   0.0600   0.2256   0.6621 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (net)     2  15.6755   0.0000   0.6621 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6621 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (net)  15.6755            0.0000     0.6621 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (bp_be_scheduler_02_0)    0.0000     0.6621 f
  core/be/be_checker/dispatch_pkt_o[54] (net)          15.6755              0.0000     0.6621 f
  core/be/be_checker/dispatch_pkt_o[54] (bp_be_checker_top_02_0)            0.0000     0.6621 f
  core/be/dispatch_pkt[54] (net)                       15.6755              0.0000     0.6621 f
  core/be/be_calculator/dispatch_pkt_i[54] (bp_be_calculator_top_02_0)      0.0000     0.6621 f
  core/be/be_calculator/dispatch_pkt_i[54] (net)       15.6755              0.0000     0.6621 f
  core/be/be_calculator/reservation_reg/data_i[54] (bsg_dff_width_p295_0)   0.0000     0.6621 f
  core/be/be_calculator/reservation_reg/data_i[54] (net)  15.6755           0.0000     0.6621 f
  core/be/be_calculator/reservation_reg/data_r_reg_54_/D (DFFX1)   0.0600  -0.0077 &   0.6544 f
  data arrival time                                                                    0.6544

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4436     0.4436
  clock reconvergence pessimism                                            -0.0044     0.4392
  core/be/be_calculator/reservation_reg/data_r_reg_54_/CLK (DFFX1)          0.0000     0.4392 r
  library hold time                                                         0.0134     0.4525
  data required time                                                                   0.4525
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4525
  data arrival time                                                                   -0.6544
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2019


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4045     0.4045
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)   0.1922   0.0000    0.4045 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/Q (DFFX1)   0.0805    0.2369     0.6414 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (net)     2  24.7517      0.0000     0.6414 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (bsg_dff_width_p415_0)    0.0000     0.6414 f
  core/be/be_calculator/calc_stage_r_1__mem_v_ (net)   24.7517              0.0000     0.6414 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (bsg_dff_width_p415_0)   0.0000     0.6414 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (net)  24.7517           0.0000     0.6414 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/D (DFFX1)   0.0805  -0.0133 &   0.6281 f
  data arrival time                                                                    0.6281

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4191     0.4191
  clock reconvergence pessimism                                            -0.0034     0.4157
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)          0.0000     0.4157 r
  library hold time                                                         0.0103     0.4261
  data required time                                                                   0.4261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4261
  data arrival time                                                                   -0.6281
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2020


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4372     0.4372
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/CLK (DFFX1)   0.2092   0.0000   0.4372 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/Q (DFFX1)   0.0612   0.2264   0.6636 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (net)     2  16.2286   0.0000   0.6636 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6636 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (net)  16.2286            0.0000     0.6636 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (bp_be_scheduler_02_0)    0.0000     0.6636 f
  core/be/be_checker/dispatch_pkt_o[57] (net)          16.2286              0.0000     0.6636 f
  core/be/be_checker/dispatch_pkt_o[57] (bp_be_checker_top_02_0)            0.0000     0.6636 f
  core/be/dispatch_pkt[57] (net)                       16.2286              0.0000     0.6636 f
  core/be/be_calculator/dispatch_pkt_i[57] (bp_be_calculator_top_02_0)      0.0000     0.6636 f
  core/be/be_calculator/dispatch_pkt_i[57] (net)       16.2286              0.0000     0.6636 f
  core/be/be_calculator/reservation_reg/data_i[57] (bsg_dff_width_p295_0)   0.0000     0.6636 f
  core/be/be_calculator/reservation_reg/data_i[57] (net)  16.2286           0.0000     0.6636 f
  core/be/be_calculator/reservation_reg/data_r_reg_57_/D (DFFX1)   0.0612  -0.0089 &   0.6547 f
  data arrival time                                                                    0.6547

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4438     0.4438
  clock reconvergence pessimism                                            -0.0044     0.4394
  core/be/be_calculator/reservation_reg/data_r_reg_57_/CLK (DFFX1)          0.0000     0.4394 r
  library hold time                                                         0.0131     0.4524
  data required time                                                                   0.4524
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4524
  data arrival time                                                                   -0.6547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/CLK (DFFX1)   0.2032   0.0000   0.4106 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/Q (DFFX1)   0.0601   0.2253   0.6359 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (net)     2  15.7539   0.0000   0.6359 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6359 f
  core/be/be_checker/scheduler/dispatch_pkt_o[13] (net)  15.7539            0.0000     0.6359 f
  core/be/be_checker/scheduler/dispatch_pkt_o[13] (bp_be_scheduler_02_0)    0.0000     0.6359 f
  core/be/be_checker/dispatch_pkt_o[13] (net)          15.7539              0.0000     0.6359 f
  core/be/be_checker/dispatch_pkt_o[13] (bp_be_checker_top_02_0)            0.0000     0.6359 f
  core/be/dispatch_pkt[13] (net)                       15.7539              0.0000     0.6359 f
  core/be/be_calculator/dispatch_pkt_i[13] (bp_be_calculator_top_02_0)      0.0000     0.6359 f
  core/be/be_calculator/dispatch_pkt_i[13] (net)       15.7539              0.0000     0.6359 f
  core/be/be_calculator/reservation_reg/data_i[13] (bsg_dff_width_p295_0)   0.0000     0.6359 f
  core/be/be_calculator/reservation_reg/data_i[13] (net)  15.7539           0.0000     0.6359 f
  core/be/be_calculator/reservation_reg/data_r_reg_13_/D (DFFX1)   0.0601  -0.0073 &   0.6286 f
  data arrival time                                                                    0.6286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4168     0.4168
  clock reconvergence pessimism                                            -0.0034     0.4134
  core/be/be_calculator/reservation_reg/data_r_reg_13_/CLK (DFFX1)          0.0000     0.4134 r
  library hold time                                                         0.0129     0.4263
  data required time                                                                   0.4263
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4263
  data arrival time                                                                   -0.6286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2024


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.0805   0.0000   0.3792 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0437   0.1805     0.5597 r
  core/be/be_calculator/comp_stage_reg/data_o[216] (net)     1   6.4530     0.0000     0.5597 r
  core/be/be_calculator/comp_stage_reg/data_o[216] (bsg_dff_width_p320_0)   0.0000     0.5597 r
  core/be/be_calculator/wb_pkt_o[24] (net)              6.4530              0.0000     0.5597 r
  core/be/be_calculator/wb_pkt_o[24] (bp_be_calculator_top_02_0)            0.0000     0.5597 r
  core/be/wb_pkt[24] (net)                              6.4530              0.0000     0.5597 r
  core/be/icc_place35/INP (NBUFFX16)                              0.0437    0.0000 &   0.5597 r
  core/be/icc_place35/Z (NBUFFX16)                                0.0451    0.0768 @   0.6366 r
  core/be/n37 (net)                             5      49.2217              0.0000     0.6366 r
  core/be/be_checker/wb_pkt_i[24] (bp_be_checker_top_02_0)                  0.0000     0.6366 r
  core/be/be_checker/wb_pkt_i[24] (net)                49.2217              0.0000     0.6366 r
  core/be/be_checker/scheduler/wb_pkt_i[24] (bp_be_scheduler_02_0)          0.0000     0.6366 r
  core/be/be_checker/scheduler/wb_pkt_i[24] (net)      49.2217              0.0000     0.6366 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (bp_be_regfile_02_0)   0.0000   0.6366 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (net)  49.2217     0.0000     0.6366 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6366 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (net)  49.2217   0.0000     0.6366 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[24] (saed90_64x32_2P)   0.0451   0.0014 @   0.6379 r d 
  data arrival time                                                                    0.6379

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6379
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2025


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3692     0.3692
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1583   0.0000   0.3692 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0319   0.1821   0.5514 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   2.2188   0.0000   0.5514 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.5514 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   2.2188      0.0000     0.5514 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.5514 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   2.2188   0.0000   0.5514 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0319   0.0000 &   0.5514 r
  data arrival time                                                                    0.5514

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3758     0.3758
  clock reconvergence pessimism                                            -0.0023     0.3735
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.3735 r
  library hold time                                                        -0.0247     0.3488
  data required time                                                                   0.3488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3488
  data arrival time                                                                   -0.5514
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2026


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4389     0.4389
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/CLK (DFFX1)   0.2091   0.0000   0.4389 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/Q (DFFX1)   0.0554   0.2227   0.6616 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (net)     2  13.6739   0.0000   0.6616 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6616 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (net)  13.6739            0.0000     0.6616 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (bp_be_scheduler_02_0)    0.0000     0.6616 f
  core/be/be_checker/dispatch_pkt_o[62] (net)          13.6739              0.0000     0.6616 f
  core/be/be_checker/dispatch_pkt_o[62] (bp_be_checker_top_02_0)            0.0000     0.6616 f
  core/be/dispatch_pkt[62] (net)                       13.6739              0.0000     0.6616 f
  core/be/be_calculator/dispatch_pkt_i[62] (bp_be_calculator_top_02_0)      0.0000     0.6616 f
  core/be/be_calculator/dispatch_pkt_i[62] (net)       13.6739              0.0000     0.6616 f
  core/be/be_calculator/reservation_reg/data_i[62] (bsg_dff_width_p295_0)   0.0000     0.6616 f
  core/be/be_calculator/reservation_reg/data_i[62] (net)  13.6739           0.0000     0.6616 f
  core/be/be_calculator/reservation_reg/data_r_reg_62_/D (DFFX1)   0.0554  -0.0034 &   0.6582 f
  data arrival time                                                                    0.6582

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4455     0.4455
  clock reconvergence pessimism                                            -0.0044     0.4411
  core/be/be_calculator/reservation_reg/data_r_reg_62_/CLK (DFFX1)          0.0000     0.4411 r
  library hold time                                                         0.0144     0.4555
  data required time                                                                   0.4555
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4555
  data arrival time                                                                   -0.6582
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4358     0.4358
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/CLK (DFFX1)   0.2091   0.0000   0.4358 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/Q (DFFX1)   0.0633   0.2277   0.6634 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (net)     2  17.1442   0.0000   0.6634 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6634 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (net)  17.1442            0.0000     0.6634 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (bp_be_scheduler_02_0)    0.0000     0.6634 f
  core/be/be_checker/dispatch_pkt_o[53] (net)          17.1442              0.0000     0.6634 f
  core/be/be_checker/dispatch_pkt_o[53] (bp_be_checker_top_02_0)            0.0000     0.6634 f
  core/be/dispatch_pkt[53] (net)                       17.1442              0.0000     0.6634 f
  core/be/be_calculator/dispatch_pkt_i[53] (bp_be_calculator_top_02_0)      0.0000     0.6634 f
  core/be/be_calculator/dispatch_pkt_i[53] (net)       17.1442              0.0000     0.6634 f
  core/be/be_calculator/reservation_reg/data_i[53] (bsg_dff_width_p295_0)   0.0000     0.6634 f
  core/be/be_calculator/reservation_reg/data_i[53] (net)  17.1442           0.0000     0.6634 f
  core/be/be_calculator/reservation_reg/data_r_reg_53_/D (DFFX1)   0.0633  -0.0090 &   0.6545 f
  data arrival time                                                                    0.6545

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4436     0.4436
  clock reconvergence pessimism                                            -0.0044     0.4391
  core/be/be_calculator/reservation_reg/data_r_reg_53_/CLK (DFFX1)          0.0000     0.4391 r
  library hold time                                                         0.0126     0.4517
  data required time                                                                   0.4517
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4517
  data arrival time                                                                   -0.6545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4351     0.4351
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/CLK (DFFX1)   0.2087   0.0000   0.4351 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/Q (DFFX1)   0.0811   0.2386   0.6737 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (net)     2  25.0326   0.0000   0.6737 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6737 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (net)  25.0326            0.0000     0.6737 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (bp_be_scheduler_02_0)    0.0000     0.6737 f
  core/be/be_checker/dispatch_pkt_o[40] (net)          25.0326              0.0000     0.6737 f
  core/be/be_checker/dispatch_pkt_o[40] (bp_be_checker_top_02_0)            0.0000     0.6737 f
  core/be/dispatch_pkt[40] (net)                       25.0326              0.0000     0.6737 f
  core/be/be_calculator/dispatch_pkt_i[40] (bp_be_calculator_top_02_0)      0.0000     0.6737 f
  core/be/be_calculator/dispatch_pkt_i[40] (net)       25.0326              0.0000     0.6737 f
  core/be/be_calculator/reservation_reg/data_i[40] (bsg_dff_width_p295_0)   0.0000     0.6737 f
  core/be/be_calculator/reservation_reg/data_i[40] (net)  25.0326           0.0000     0.6737 f
  core/be/be_calculator/reservation_reg/data_r_reg_40_/D (DFFX1)   0.0811  -0.0241 &   0.6496 f
  data arrival time                                                                    0.6496

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4419     0.4419
  clock reconvergence pessimism                                            -0.0044     0.4375
  core/be/be_calculator/reservation_reg/data_r_reg_40_/CLK (DFFX1)          0.0000     0.4375 r
  library hold time                                                         0.0093     0.4468
  data required time                                                                   0.4468
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4468
  data arrival time                                                                   -0.6496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2028


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/CLK (DFFX1)   0.1672   0.0000   0.4165 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/Q (DFFX1)   0.0596   0.2219   0.6384 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (net)     2  15.4843   0.0000   0.6384 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6384 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (net)  15.4843            0.0000     0.6384 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (bp_be_scheduler_02_0)    0.0000     0.6384 f
  core/be/be_checker/dispatch_pkt_o[36] (net)          15.4843              0.0000     0.6384 f
  core/be/be_checker/dispatch_pkt_o[36] (bp_be_checker_top_02_0)            0.0000     0.6384 f
  core/be/dispatch_pkt[36] (net)                       15.4843              0.0000     0.6384 f
  core/be/be_calculator/dispatch_pkt_i[36] (bp_be_calculator_top_02_0)      0.0000     0.6384 f
  core/be/be_calculator/dispatch_pkt_i[36] (net)       15.4843              0.0000     0.6384 f
  core/be/be_calculator/reservation_reg/data_i[36] (bsg_dff_width_p295_0)   0.0000     0.6384 f
  core/be/be_calculator/reservation_reg/data_i[36] (net)  15.4843           0.0000     0.6384 f
  core/be/be_calculator/reservation_reg/data_r_reg_36_/D (DFFX1)   0.0596  -0.0067 &   0.6317 f
  data arrival time                                                                    0.6317

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4229     0.4229
  clock reconvergence pessimism                                            -0.0044     0.4185
  core/be/be_calculator/reservation_reg/data_r_reg_36_/CLK (DFFX1)          0.0000     0.4185 r
  library hold time                                                         0.0102     0.4287
  data required time                                                                   0.4287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4287
  data arrival time                                                                   -0.6317
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3805     0.3805
  core/be/be_calculator/comp_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.0805   0.0000   0.3805 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0402   0.1782     0.5587 r
  core/be/be_calculator/comp_stage_reg/data_o[120] (net)     1   5.1960     0.0000     0.5587 r
  core/be/be_calculator/comp_stage_reg/data_o[120] (bsg_dff_width_p320_0)   0.0000     0.5587 r
  core/be/be_calculator/comp_stage_r_1__56_ (net)       5.1960              0.0000     0.5587 r
  core/be/be_calculator/comp_stage_mux/data0_i[184] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5587 r
  core/be/be_calculator/comp_stage_mux/data0_i[184] (net)   5.1960          0.0000     0.5587 r
  core/be/be_calculator/comp_stage_mux/U57/INP (NBUFFX2)          0.0402   -0.0005 &   0.5582 r
  core/be/be_calculator/comp_stage_mux/U57/Z (NBUFFX2)            0.0394    0.0604     0.6186 r
  core/be/be_calculator/comp_stage_mux/data_o[184] (net)     3  13.9431     0.0000     0.6186 r
  core/be/be_calculator/comp_stage_mux/data_o[184] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6186 r
  core/be/be_calculator/comp_stage_n[120] (net)        13.9431              0.0000     0.6186 r
  core/be/be_calculator/comp_stage_reg/data_i[184] (bsg_dff_width_p320_0)   0.0000     0.6186 r
  core/be/be_calculator/comp_stage_reg/data_i[184] (net)  13.9431           0.0000     0.6186 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_184_/D (DFFX1)   0.0394   0.0003 &   0.6188 r
  data arrival time                                                                    0.6188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4478     0.4478
  clock reconvergence pessimism                                            -0.0044     0.4434
  core/be/be_calculator/comp_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.4434 r
  library hold time                                                        -0.0275     0.4158
  data required time                                                                   0.4158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4158
  data arrival time                                                                   -0.6188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.1583   0.0000   0.3705 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0811   0.2104   0.5809 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1  20.6899   0.0000   0.5809 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.5809 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)  20.6899       0.0000     0.5809 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.5809 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)  20.6899   0.0000   0.5809 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0811  -0.0155 &   0.5653 r
  data arrival time                                                                    0.5653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  clock reconvergence pessimism                                            -0.0023     0.3998
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3998 r
  library hold time                                                        -0.0376     0.3622
  data required time                                                                   0.3622
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3622
  data arrival time                                                                   -0.5653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1583   0.0000   0.3694 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0320   0.1822   0.5516 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   2.2683   0.0000   0.5516 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.5516 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   2.2683      0.0000     0.5516 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.5516 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   2.2683   0.0000   0.5516 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0320   0.0000 &   0.5516 r
  data arrival time                                                                    0.5516

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3755     0.3755
  clock reconvergence pessimism                                            -0.0023     0.3732
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.3732 r
  library hold time                                                        -0.0247     0.3485
  data required time                                                                   0.3485
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3485
  data arrival time                                                                   -0.5516
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.1583   0.0000   0.3703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/Q (DFFX1)   0.0735   0.2065   0.5768 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (net)     1  17.8115   0.0000   0.5768 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (bsg_dff_width_p39_2)   0.0000   0.5768 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__2_ (net)  17.8115       0.0000     0.5768 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (bsg_dff_width_p39_3)   0.0000   0.5768 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (net)  17.8115   0.0000   0.5768 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/D (DFFX1)   0.0735  -0.0083 &   0.5686 r
  data arrival time                                                                    0.5686

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4036     0.4036
  clock reconvergence pessimism                                            -0.0023     0.4012
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.4012 r
  library hold time                                                        -0.0361     0.3651
  data required time                                                                   0.3651
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3651
  data arrival time                                                                   -0.5686
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2034


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1589   0.0000   0.3705 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0319   0.1822   0.5527 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   2.2290   0.0000   0.5527 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.5527 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   2.2290      0.0000     0.5527 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.5527 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   2.2290   0.0000   0.5527 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0319   0.0000 &   0.5527 r
  data arrival time                                                                    0.5527

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3760     0.3760
  clock reconvergence pessimism                                            -0.0023     0.3737
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.3737 r
  library hold time                                                        -0.0247     0.3490
  data required time                                                                   0.3490
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3490
  data arrival time                                                                   -0.5527
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2037


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/CLK (DFFX1)   0.2031   0.0000   0.4108 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/Q (DFFX1)   0.0605   0.2255   0.6363 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (net)     2  15.9302   0.0000   0.6363 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6363 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (net)  15.9302             0.0000     0.6363 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (bp_be_scheduler_02_0)     0.0000     0.6363 f
  core/be/be_checker/dispatch_pkt_o[5] (net)           15.9302              0.0000     0.6363 f
  core/be/be_checker/dispatch_pkt_o[5] (bp_be_checker_top_02_0)             0.0000     0.6363 f
  core/be/dispatch_pkt[5] (net)                        15.9302              0.0000     0.6363 f
  core/be/be_calculator/dispatch_pkt_i[5] (bp_be_calculator_top_02_0)       0.0000     0.6363 f
  core/be/be_calculator/dispatch_pkt_i[5] (net)        15.9302              0.0000     0.6363 f
  core/be/be_calculator/reservation_reg/data_i[5] (bsg_dff_width_p295_0)    0.0000     0.6363 f
  core/be/be_calculator/reservation_reg/data_i[5] (net)  15.9302            0.0000     0.6363 f
  core/be/be_calculator/reservation_reg/data_r_reg_5_/D (DFFX1)   0.0605   -0.0057 &   0.6306 f
  data arrival time                                                                    0.6306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4174     0.4174
  clock reconvergence pessimism                                            -0.0034     0.4140
  core/be/be_calculator/reservation_reg/data_r_reg_5_/CLK (DFFX1)           0.0000     0.4140 r
  library hold time                                                         0.0127     0.4267
  data required time                                                                   0.4267
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4267
  data arrival time                                                                   -0.6306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2039


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4369     0.4369
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/CLK (DFFX1)   0.2092   0.0000   0.4369 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/Q (DFFX1)   0.0621   0.2270   0.6639 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (net)     2  16.6322   0.0000   0.6639 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6639 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (net)  16.6322            0.0000     0.6639 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (bp_be_scheduler_02_0)    0.0000     0.6639 f
  core/be/be_checker/dispatch_pkt_o[52] (net)          16.6322              0.0000     0.6639 f
  core/be/be_checker/dispatch_pkt_o[52] (bp_be_checker_top_02_0)            0.0000     0.6639 f
  core/be/dispatch_pkt[52] (net)                       16.6322              0.0000     0.6639 f
  core/be/be_calculator/dispatch_pkt_i[52] (bp_be_calculator_top_02_0)      0.0000     0.6639 f
  core/be/be_calculator/dispatch_pkt_i[52] (net)       16.6322              0.0000     0.6639 f
  core/be/be_calculator/reservation_reg/data_i[52] (bsg_dff_width_p295_0)   0.0000     0.6639 f
  core/be/be_calculator/reservation_reg/data_i[52] (net)  16.6322           0.0000     0.6639 f
  core/be/be_calculator/reservation_reg/data_r_reg_52_/D (DFFX1)   0.0621  -0.0077 &   0.6562 f
  data arrival time                                                                    0.6562

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4438     0.4438
  clock reconvergence pessimism                                            -0.0044     0.4394
  core/be/be_calculator/reservation_reg/data_r_reg_52_/CLK (DFFX1)          0.0000     0.4394 r
  library hold time                                                         0.0129     0.4523
  data required time                                                                   0.4523
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4523
  data arrival time                                                                   -0.6562
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2039


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1590   0.0000   0.3704 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0327   0.1828   0.5532 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   2.5163   0.0000   0.5532 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.5532 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   2.5163      0.0000     0.5532 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.5532 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   2.5163   0.0000   0.5532 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0327   0.0000 &   0.5532 r
  data arrival time                                                                    0.5532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  clock reconvergence pessimism                                            -0.0023     0.3740
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.3740 r
  library hold time                                                        -0.0249     0.3491
  data required time                                                                   0.3491
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3491
  data arrival time                                                                   -0.5532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2041


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4046     0.4046
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1922   0.0000    0.4046 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0378    0.1888     0.5934 r
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   4.3707      0.0000     0.5934 r
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.5934 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   4.3707    0.0000     0.5934 r
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.5934 r
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   4.3707            0.0000     0.5934 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0378    0.0001 &   0.5935 r
  data arrival time                                                                    0.5935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4200     0.4200
  clock reconvergence pessimism                                            -0.0034     0.4166
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.4166 r
  library hold time                                                        -0.0273     0.3893
  data required time                                                                   0.3893
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3893
  data arrival time                                                                   -0.5935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2042


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/CLK (DFFX1)   0.0805   0.0000   0.3792 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/Q (DFFX1)   0.0595   0.1897     0.5689 r
  core/be/be_calculator/comp_stage_reg/data_o[218] (net)     1  12.4334     0.0000     0.5689 r
  core/be/be_calculator/comp_stage_reg/data_o[218] (bsg_dff_width_p320_0)   0.0000     0.5689 r
  core/be/be_calculator/wb_pkt_o[26] (net)             12.4334              0.0000     0.5689 r
  core/be/be_calculator/wb_pkt_o[26] (bp_be_calculator_top_02_0)            0.0000     0.5689 r
  core/be/wb_pkt[26] (net)                             12.4334              0.0000     0.5689 r
  core/be/icc_place39/INP (NBUFFX16)                              0.0595   -0.0038 &   0.5651 r
  core/be/icc_place39/Z (NBUFFX16)                                0.0446    0.0810 @   0.6461 r
  core/be/n41 (net)                             5      49.9990              0.0000     0.6461 r
  core/be/be_checker/wb_pkt_i[26] (bp_be_checker_top_02_0)                  0.0000     0.6461 r
  core/be/be_checker/wb_pkt_i[26] (net)                49.9990              0.0000     0.6461 r
  core/be/be_checker/scheduler/wb_pkt_i[26] (bp_be_scheduler_02_0)          0.0000     0.6461 r
  core/be/be_checker/scheduler/wb_pkt_i[26] (net)      49.9990              0.0000     0.6461 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (bp_be_regfile_02_0)   0.0000   0.6461 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (net)  49.9990     0.0000     0.6461 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6461 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (net)  49.9990   0.0000     0.6461 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[26] (saed90_64x32_2P)   0.0323  -0.0053 @   0.6408 r d 
  data arrival time                                                                    0.6408

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6408
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0805   0.0000   0.3782 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0776   0.1992     0.5775 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     3  19.3153     0.0000     0.5775 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.5775 r
  core/be/be_calculator/wb_pkt_o[39] (net)             19.3153              0.0000     0.5775 r
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)            0.0000     0.5775 r
  core/be/wb_pkt[39] (net)                             19.3153              0.0000     0.5775 r
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)                  0.0000     0.5775 r
  core/be/be_checker/wb_pkt_i[39] (net)                19.3153              0.0000     0.5775 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)          0.0000     0.5775 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      19.3153              0.0000     0.5775 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)   0.0000   0.5775 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  19.3153     0.0000     0.5775 r
  core/be/be_checker/scheduler/int_regfile/U237/INP (NBUFFX2)     0.0776   -0.0085 &   0.5689 r
  core/be/be_checker/scheduler/int_regfile/U237/Z (NBUFFX2)       0.0465    0.0717 @   0.6407 r
  core/be/be_checker/scheduler/int_regfile/n124 (net)     2  17.3483        0.0000     0.6407 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6407 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)  17.3483   0.0000     0.6407 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[39] (saed90_64x32_2P)   0.0335   0.0003 @   0.6410 r d 
  data arrival time                                                                    0.6410

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6410
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4347     0.4347
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/CLK (DFFX1)   0.2087   0.0000   0.4347 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/Q (DFFX1)   0.0817   0.2390   0.6737 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (net)     2  25.2896   0.0000   0.6737 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6737 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (net)  25.2896            0.0000     0.6737 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (bp_be_scheduler_02_0)    0.0000     0.6737 f
  core/be/be_checker/dispatch_pkt_o[43] (net)          25.2896              0.0000     0.6737 f
  core/be/be_checker/dispatch_pkt_o[43] (bp_be_checker_top_02_0)            0.0000     0.6737 f
  core/be/dispatch_pkt[43] (net)                       25.2896              0.0000     0.6737 f
  core/be/be_calculator/dispatch_pkt_i[43] (bp_be_calculator_top_02_0)      0.0000     0.6737 f
  core/be/be_calculator/dispatch_pkt_i[43] (net)       25.2896              0.0000     0.6737 f
  core/be/be_calculator/reservation_reg/data_i[43] (bsg_dff_width_p295_0)   0.0000     0.6737 f
  core/be/be_calculator/reservation_reg/data_i[43] (net)  25.2896           0.0000     0.6737 f
  core/be/be_calculator/reservation_reg/data_r_reg_43_/D (DFFX1)   0.0817  -0.0226 &   0.6511 f
  data arrival time                                                                    0.6511

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4417     0.4417
  clock reconvergence pessimism                                            -0.0044     0.4372
  core/be/be_calculator/reservation_reg/data_r_reg_43_/CLK (DFFX1)          0.0000     0.4372 r
  library hold time                                                         0.0092     0.4465
  data required time                                                                   0.4465
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4465
  data arrival time                                                                   -0.6511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2046


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1590   0.0000   0.3707 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0323   0.1825   0.5532 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   2.3668   0.0000   0.5532 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.5532 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   2.3668      0.0000     0.5532 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.5532 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   2.3668   0.0000   0.5532 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0323   0.0000 &   0.5532 r
  data arrival time                                                                    0.5532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3757     0.3757
  clock reconvergence pessimism                                            -0.0023     0.3734
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.3734 r
  library hold time                                                        -0.0248     0.3486
  data required time                                                                   0.3486
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3486
  data arrival time                                                                   -0.5532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2046


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0805   0.0000   0.3798 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0809   0.2009     0.5807 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     3  20.5508     0.0000     0.5807 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5807 r
  core/be/be_calculator/wb_pkt_o[49] (net)             20.5508              0.0000     0.5807 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5807 r
  core/be/wb_pkt[49] (net)                             20.5508              0.0000     0.5807 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5807 r
  core/be/be_checker/wb_pkt_i[49] (net)                20.5508              0.0000     0.5807 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5807 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      20.5508              0.0000     0.5807 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5807 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  20.5508     0.0000     0.5807 r
  core/be/be_checker/scheduler/int_regfile/U140/INP (NBUFFX2)     0.0809   -0.0111 &   0.5696 r
  core/be/be_checker/scheduler/int_regfile/U140/Z (NBUFFX2)       0.0432    0.0710     0.6406 r
  core/be/be_checker/scheduler/int_regfile/n75 (net)     2  15.2222         0.0000     0.6406 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6406 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  15.2222   0.0000     0.6406 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0432   0.0006 &   0.6413 r d 
  data arrival time                                                                    0.6413

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6413
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_188_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/comp_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.0805   0.0000   0.3796 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0449   0.1813     0.5610 r
  core/be/be_calculator/comp_stage_reg/data_o[124] (net)     1   6.8904     0.0000     0.5610 r
  core/be/be_calculator/comp_stage_reg/data_o[124] (bsg_dff_width_p320_0)   0.0000     0.5610 r
  core/be/be_calculator/comp_stage_r_1__60_ (net)       6.8904              0.0000     0.5610 r
  core/be/be_calculator/comp_stage_mux/data0_i[188] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5610 r
  core/be/be_calculator/comp_stage_mux/data0_i[188] (net)   6.8904          0.0000     0.5610 r
  core/be/be_calculator/comp_stage_mux/U61/INP (NBUFFX2)          0.0449   -0.0017 &   0.5593 r
  core/be/be_calculator/comp_stage_mux/U61/Z (NBUFFX2)            0.0404    0.0622     0.6215 r
  core/be/be_calculator/comp_stage_mux/data_o[188] (net)     3  14.5754     0.0000     0.6215 r
  core/be/be_calculator/comp_stage_mux/data_o[188] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6215 r
  core/be/be_calculator/comp_stage_n[124] (net)        14.5754              0.0000     0.6215 r
  core/be/be_calculator/comp_stage_reg/data_i[188] (bsg_dff_width_p320_0)   0.0000     0.6215 r
  core/be/be_calculator/comp_stage_reg/data_i[188] (net)  14.5754           0.0000     0.6215 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_188_/D (DFFX1)   0.0404  -0.0014 &   0.6201 r
  data arrival time                                                                    0.6201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4476     0.4476
  clock reconvergence pessimism                                            -0.0044     0.4432
  core/be/be_calculator/comp_stage_reg/data_r_reg_188_/CLK (DFFX1)          0.0000     0.4432 r
  library hold time                                                        -0.0278     0.4154
  data required time                                                                   0.4154
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4154
  data arrival time                                                                   -0.6201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.1583   0.0000   0.3702 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0812   0.2104   0.5806 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1  20.7055   0.0000   0.5806 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.5806 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)  20.7055      0.0000     0.5806 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.5806 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)  20.7055   0.0000   0.5806 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0812  -0.0136 &   0.5670 r
  data arrival time                                                                    0.5670

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  clock reconvergence pessimism                                            -0.0023     0.3998
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.3998 r
  library hold time                                                        -0.0376     0.3622
  data required time                                                                   0.3622
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3622
  data arrival time                                                                   -0.5670
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3690     0.3690
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1583   0.0000   0.3690 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0337   0.1834   0.5524 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   2.8822   0.0000   0.5524 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.5524 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   2.8822      0.0000     0.5524 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.5524 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   2.8822   0.0000   0.5524 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0337   0.0000 &   0.5524 r
  data arrival time                                                                    0.5524

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3752     0.3752
  clock reconvergence pessimism                                            -0.0023     0.3729
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.3729 r
  library hold time                                                        -0.0252     0.3476
  data required time                                                                   0.3476
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3476
  data arrival time                                                                   -0.5524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4346     0.4346
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/CLK (DFFX1)   0.2059   0.0000   0.4346 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/Q (DFFX1)   0.0676   0.2301   0.6647 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (net)     2  19.0818   0.0000   0.6647 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6647 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (net)  19.0818            0.0000     0.6647 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (bp_be_scheduler_02_0)    0.0000     0.6647 f
  core/be/be_checker/dispatch_pkt_o[31] (net)          19.0818              0.0000     0.6647 f
  core/be/be_checker/dispatch_pkt_o[31] (bp_be_checker_top_02_0)            0.0000     0.6647 f
  core/be/dispatch_pkt[31] (net)                       19.0818              0.0000     0.6647 f
  core/be/be_calculator/dispatch_pkt_i[31] (bp_be_calculator_top_02_0)      0.0000     0.6647 f
  core/be/be_calculator/dispatch_pkt_i[31] (net)       19.0818              0.0000     0.6647 f
  core/be/be_calculator/reservation_reg/data_i[31] (bsg_dff_width_p295_0)   0.0000     0.6647 f
  core/be/be_calculator/reservation_reg/data_i[31] (net)  19.0818           0.0000     0.6647 f
  core/be/be_calculator/reservation_reg/data_r_reg_31_/D (DFFX1)   0.0676  -0.0113 &   0.6534 f
  data arrival time                                                                    0.6534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4414     0.4414
  clock reconvergence pessimism                                            -0.0044     0.4369
  core/be/be_calculator/reservation_reg/data_r_reg_31_/CLK (DFFX1)          0.0000     0.4369 r
  library hold time                                                         0.0115     0.4485
  data required time                                                                   0.4485
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4485
  data arrival time                                                                   -0.6534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4345     0.4345
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/CLK (DFFX1)   0.2088   0.0000   0.4345 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/Q (DFFX1)   0.0743   0.2344   0.6689 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (net)     2  22.0139   0.0000   0.6689 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6689 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (net)  22.0139            0.0000     0.6689 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (bp_be_scheduler_02_0)    0.0000     0.6689 f
  core/be/be_checker/dispatch_pkt_o[46] (net)          22.0139              0.0000     0.6689 f
  core/be/be_checker/dispatch_pkt_o[46] (bp_be_checker_top_02_0)            0.0000     0.6689 f
  core/be/dispatch_pkt[46] (net)                       22.0139              0.0000     0.6689 f
  core/be/be_calculator/dispatch_pkt_i[46] (bp_be_calculator_top_02_0)      0.0000     0.6689 f
  core/be/be_calculator/dispatch_pkt_i[46] (net)       22.0139              0.0000     0.6689 f
  core/be/be_calculator/reservation_reg/data_i[46] (bsg_dff_width_p295_0)   0.0000     0.6689 f
  core/be/be_calculator/reservation_reg/data_i[46] (net)  22.0139           0.0000     0.6689 f
  core/be/be_calculator/reservation_reg/data_r_reg_46_/D (DFFX1)   0.0743  -0.0162 &   0.6527 f
  data arrival time                                                                    0.6527

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4416     0.4416
  clock reconvergence pessimism                                            -0.0044     0.4372
  core/be/be_calculator/reservation_reg/data_r_reg_46_/CLK (DFFX1)          0.0000     0.4372 r
  library hold time                                                         0.0106     0.4478
  data required time                                                                   0.4478
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4478
  data arrival time                                                                   -0.6527
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/CLK (DFFX1)   0.2025   0.0000   0.4093 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/Q (DFFX1)   0.0718   0.2324   0.6417 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (net)     2  20.9063   0.0000   0.6417 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6417 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (net)  20.9063            0.0000     0.6417 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (bp_be_scheduler_02_0)    0.0000     0.6417 f
  core/be/be_checker/dispatch_pkt_o[23] (net)          20.9063              0.0000     0.6417 f
  core/be/be_checker/dispatch_pkt_o[23] (bp_be_checker_top_02_0)            0.0000     0.6417 f
  core/be/dispatch_pkt[23] (net)                       20.9063              0.0000     0.6417 f
  core/be/be_calculator/dispatch_pkt_i[23] (bp_be_calculator_top_02_0)      0.0000     0.6417 f
  core/be/be_calculator/dispatch_pkt_i[23] (net)       20.9063              0.0000     0.6417 f
  core/be/be_calculator/reservation_reg/data_i[23] (bsg_dff_width_p295_0)   0.0000     0.6417 f
  core/be/be_calculator/reservation_reg/data_i[23] (net)  20.9063           0.0000     0.6417 f
  core/be/be_calculator/reservation_reg/data_r_reg_23_/D (DFFX1)   0.0718  -0.0134 &   0.6283 f
  data arrival time                                                                    0.6283

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  clock reconvergence pessimism                                            -0.0034     0.4127
  core/be/be_calculator/reservation_reg/data_r_reg_23_/CLK (DFFX1)          0.0000     0.4127 r
  library hold time                                                         0.0106     0.4233
  data required time                                                                   0.4233
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4233
  data arrival time                                                                   -0.6283
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0805   0.0000   0.3782 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0776   0.1992     0.5775 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     3  19.3153     0.0000     0.5775 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.5775 r
  core/be/be_calculator/wb_pkt_o[39] (net)             19.3153              0.0000     0.5775 r
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)            0.0000     0.5775 r
  core/be/wb_pkt[39] (net)                             19.3153              0.0000     0.5775 r
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)                  0.0000     0.5775 r
  core/be/be_checker/wb_pkt_i[39] (net)                19.3153              0.0000     0.5775 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)          0.0000     0.5775 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      19.3153              0.0000     0.5775 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)   0.0000   0.5775 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  19.3153     0.0000     0.5775 r
  core/be/be_checker/scheduler/int_regfile/U237/INP (NBUFFX2)     0.0776   -0.0085 &   0.5689 r
  core/be/be_checker/scheduler/int_regfile/U237/Z (NBUFFX2)       0.0465    0.0717 @   0.6407 r
  core/be/be_checker/scheduler/int_regfile/n124 (net)     2  17.3483        0.0000     0.6407 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6407 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)  17.3483   0.0000     0.6407 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[39] (saed90_64x32_2P)   0.0335  -0.0002 @   0.6405 r d 
  data arrival time                                                                    0.6405

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6405
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1583   0.0000   0.3699 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0339   0.1835   0.5534 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   2.9455   0.0000   0.5534 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.5534 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   2.9455      0.0000     0.5534 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.5534 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   2.9455   0.0000   0.5534 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0339   0.0000 &   0.5534 r
  data arrival time                                                                    0.5534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3759     0.3759
  clock reconvergence pessimism                                            -0.0023     0.3736
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.3736 r
  library hold time                                                        -0.0253     0.3483
  data required time                                                                   0.3483
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3483
  data arrival time                                                                   -0.5534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1921   0.0000   0.4037 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0362   0.1877     0.5914 r
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   3.7882     0.0000     0.5914 r
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.5914 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   3.7882   0.0000     0.5914 r
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.5914 r
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   3.7882           0.0000     0.5914 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0362   0.0000 &   0.5914 r
  data arrival time                                                                    0.5914

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  clock reconvergence pessimism                                            -0.0034     0.4129
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.4129 r
  library hold time                                                        -0.0266     0.3863
  data required time                                                                   0.3863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3863
  data arrival time                                                                   -0.5914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1583   0.0000   0.3697 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0341   0.1836   0.5533 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   3.0360   0.0000   0.5533 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.5533 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   3.0360      0.0000     0.5533 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.5533 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   3.0360   0.0000   0.5533 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0341   0.0000 &   0.5533 r
  data arrival time                                                                    0.5533

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3759     0.3759
  clock reconvergence pessimism                                            -0.0023     0.3736
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.3736 r
  library hold time                                                        -0.0254     0.3482
  data required time                                                                   0.3482
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3482
  data arrival time                                                                   -0.5533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3711     0.3711
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1584   0.0000   0.3711 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0334   0.1832   0.5543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   2.7624   0.0000   0.5543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.5543 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   2.7624      0.0000     0.5543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.5543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   2.7624   0.0000   0.5543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0334   0.0000 &   0.5543 r
  data arrival time                                                                    0.5543

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  clock reconvergence pessimism                                            -0.0023     0.3743
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.3743 r
  library hold time                                                        -0.0251     0.3492
  data required time                                                                   0.3492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3492
  data arrival time                                                                   -0.5543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3693     0.3693
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1583   0.0000   0.3693 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0338   0.1834   0.5527 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   2.9203   0.0000   0.5527 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.5527 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   2.9203      0.0000     0.5527 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.5527 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   2.9203   0.0000   0.5527 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0338   0.0000 &   0.5527 r
  data arrival time                                                                    0.5527

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3751     0.3751
  clock reconvergence pessimism                                            -0.0023     0.3728
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.3728 r
  library hold time                                                        -0.0253     0.3475
  data required time                                                                   0.3475
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3475
  data arrival time                                                                   -0.5527
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4102     0.4102
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/CLK (DFFX1)   0.2026   0.0000   0.4102 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/Q (DFFX1)   0.0641   0.2277   0.6379 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (net)     2  17.5139   0.0000   0.6379 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6379 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (net)  17.5139            0.0000     0.6379 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (bp_be_scheduler_02_0)    0.0000     0.6379 f
  core/be/be_checker/dispatch_pkt_o[12] (net)          17.5139              0.0000     0.6379 f
  core/be/be_checker/dispatch_pkt_o[12] (bp_be_checker_top_02_0)            0.0000     0.6379 f
  core/be/dispatch_pkt[12] (net)                       17.5139              0.0000     0.6379 f
  core/be/be_calculator/dispatch_pkt_i[12] (bp_be_calculator_top_02_0)      0.0000     0.6379 f
  core/be/be_calculator/dispatch_pkt_i[12] (net)       17.5139              0.0000     0.6379 f
  core/be/be_calculator/reservation_reg/data_i[12] (bsg_dff_width_p295_0)   0.0000     0.6379 f
  core/be/be_calculator/reservation_reg/data_i[12] (net)  17.5139           0.0000     0.6379 f
  core/be/be_calculator/reservation_reg/data_r_reg_12_/D (DFFX1)   0.0641  -0.0074 &   0.6305 f
  data arrival time                                                                    0.6305

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4168     0.4168
  clock reconvergence pessimism                                            -0.0034     0.4134
  core/be/be_calculator/reservation_reg/data_r_reg_12_/CLK (DFFX1)          0.0000     0.4134 r
  library hold time                                                         0.0119     0.4253
  data required time                                                                   0.4253
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4253
  data arrival time                                                                   -0.6305
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0805   0.0000   0.3798 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0809   0.2009     0.5807 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     3  20.5508     0.0000     0.5807 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5807 r
  core/be/be_calculator/wb_pkt_o[49] (net)             20.5508              0.0000     0.5807 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5807 r
  core/be/wb_pkt[49] (net)                             20.5508              0.0000     0.5807 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5807 r
  core/be/be_checker/wb_pkt_i[49] (net)                20.5508              0.0000     0.5807 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5807 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      20.5508              0.0000     0.5807 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5807 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  20.5508     0.0000     0.5807 r
  core/be/be_checker/scheduler/int_regfile/U140/INP (NBUFFX2)     0.0809   -0.0111 &   0.5696 r
  core/be/be_checker/scheduler/int_regfile/U140/Z (NBUFFX2)       0.0432    0.0710     0.6406 r
  core/be/be_checker/scheduler/int_regfile/n75 (net)     2  15.2222         0.0000     0.6406 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6406 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  15.2222   0.0000     0.6406 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0432   0.0001 &   0.6407 r d 
  data arrival time                                                                    0.6407

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6407
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4369     0.4369
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/CLK (DFFX1)   0.2091   0.0000   0.4369 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/Q (DFFX1)   0.0685   0.2309   0.6678 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (net)     2  19.4451   0.0000   0.6678 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6678 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (net)  19.4451            0.0000     0.6678 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (bp_be_scheduler_02_0)    0.0000     0.6678 f
  core/be/be_checker/dispatch_pkt_o[55] (net)          19.4451              0.0000     0.6678 f
  core/be/be_checker/dispatch_pkt_o[55] (bp_be_checker_top_02_0)            0.0000     0.6678 f
  core/be/dispatch_pkt[55] (net)                       19.4451              0.0000     0.6678 f
  core/be/be_calculator/dispatch_pkt_i[55] (bp_be_calculator_top_02_0)      0.0000     0.6678 f
  core/be/be_calculator/dispatch_pkt_i[55] (net)       19.4451              0.0000     0.6678 f
  core/be/be_calculator/reservation_reg/data_i[55] (bsg_dff_width_p295_0)   0.0000     0.6678 f
  core/be/be_calculator/reservation_reg/data_i[55] (net)  19.4451           0.0000     0.6678 f
  core/be/be_calculator/reservation_reg/data_r_reg_55_/D (DFFX1)   0.0685  -0.0116 &   0.6562 f
  data arrival time                                                                    0.6562

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4438     0.4438
  clock reconvergence pessimism                                            -0.0044     0.4393
  core/be/be_calculator/reservation_reg/data_r_reg_55_/CLK (DFFX1)          0.0000     0.4393 r
  library hold time                                                         0.0116     0.4510
  data required time                                                                   0.4510
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4510
  data arrival time                                                                   -0.6562
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1590   0.0000   0.3703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0337   0.1834   0.5538 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   2.8840   0.0000   0.5538 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.5538 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   2.8840      0.0000     0.5538 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.5538 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   2.8840   0.0000   0.5538 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0337   0.0000 &   0.5538 r
  data arrival time                                                                    0.5538

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3760     0.3760
  clock reconvergence pessimism                                            -0.0023     0.3737
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.3737 r
  library hold time                                                        -0.0252     0.3485
  data required time                                                                   0.3485
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3485
  data arrival time                                                                   -0.5538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3711     0.3711
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1584   0.0000   0.3711 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0331   0.1830   0.5540 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   2.6568   0.0000   0.5540 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.5540 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   2.6568      0.0000     0.5540 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.5540 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   2.6568   0.0000   0.5540 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0331   0.0000 &   0.5540 r
  data arrival time                                                                    0.5540

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3760     0.3760
  clock reconvergence pessimism                                            -0.0023     0.3737
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.3737 r
  library hold time                                                        -0.0250     0.3486
  data required time                                                                   0.3486
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3486
  data arrival time                                                                   -0.5540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_173_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/comp_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.0805   0.0000   0.3797 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0406   0.1785     0.5581 r
  core/be/be_calculator/comp_stage_reg/data_o[109] (net)     1   5.3405     0.0000     0.5581 r
  core/be/be_calculator/comp_stage_reg/data_o[109] (bsg_dff_width_p320_0)   0.0000     0.5581 r
  core/be/be_calculator/comp_stage_r_1__45_ (net)       5.3405              0.0000     0.5581 r
  core/be/be_calculator/comp_stage_mux/data0_i[173] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5581 r
  core/be/be_calculator/comp_stage_mux/data0_i[173] (net)   5.3405          0.0000     0.5581 r
  core/be/be_calculator/comp_stage_mux/U46/INP (NBUFFX2)          0.0406   -0.0017 &   0.5564 r
  core/be/be_calculator/comp_stage_mux/U46/Z (NBUFFX2)            0.0435    0.0630     0.6194 r
  core/be/be_calculator/comp_stage_mux/data_o[173] (net)     3  16.9712     0.0000     0.6194 r
  core/be/be_calculator/comp_stage_mux/data_o[173] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6194 r
  core/be/be_calculator/comp_stage_n[109] (net)        16.9712              0.0000     0.6194 r
  core/be/be_calculator/comp_stage_reg/data_i[173] (bsg_dff_width_p320_0)   0.0000     0.6194 r
  core/be/be_calculator/comp_stage_reg/data_i[173] (net)  16.9712           0.0000     0.6194 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_173_/D (DFFX1)   0.0435  -0.0003 &   0.6191 r
  data arrival time                                                                    0.6191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4467     0.4467
  clock reconvergence pessimism                                            -0.0044     0.4423
  core/be/be_calculator/comp_stage_reg/data_r_reg_173_/CLK (DFFX1)          0.0000     0.4423 r
  library hold time                                                        -0.0287     0.4136
  data required time                                                                   0.4136
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4136
  data arrival time                                                                   -0.6191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1584   0.0000   0.3713 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0337   0.1833   0.5546 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   2.8695   0.0000   0.5546 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.5546 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   2.8695      0.0000     0.5546 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.5546 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   2.8695   0.0000   0.5546 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0337   0.0000 &   0.5547 r
  data arrival time                                                                    0.5547

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  clock reconvergence pessimism                                            -0.0023     0.3743
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.3743 r
  library hold time                                                        -0.0252     0.3491
  data required time                                                                   0.3491
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3491
  data arrival time                                                                   -0.5547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3703     0.3703
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.1583   0.0000   0.3703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0656   0.2025   0.5728 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1  14.8097   0.0000   0.5728 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.5728 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)  14.8097       0.0000     0.5728 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.5728 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)  14.8097   0.0000   0.5728 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0656  -0.0004 &   0.5724 r
  data arrival time                                                                    0.5724

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4038     0.4038
  clock reconvergence pessimism                                            -0.0023     0.4014
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.4014 r
  library hold time                                                        -0.0346     0.3668
  data required time                                                                   0.3668
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3668
  data arrival time                                                                   -0.5724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3695     0.3695
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1583   0.0000   0.3695 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0340   0.1836   0.5531 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   2.9848   0.0000   0.5531 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.5531 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   2.9848      0.0000     0.5531 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.5531 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   2.9848   0.0000   0.5531 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0340   0.0000 &   0.5531 r
  data arrival time                                                                    0.5531

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3751     0.3751
  clock reconvergence pessimism                                            -0.0023     0.3728
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.3728 r
  library hold time                                                        -0.0253     0.3475
  data required time                                                                   0.3475
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3475
  data arrival time                                                                   -0.5531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1583   0.0000   0.3699 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0340   0.1836   0.5535 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   2.9906   0.0000   0.5535 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.5535 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   2.9906      0.0000     0.5535 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.5535 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   2.9906   0.0000   0.5535 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0340   0.0000 &   0.5535 r
  data arrival time                                                                    0.5535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3755     0.3755
  clock reconvergence pessimism                                            -0.0023     0.3732
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.3732 r
  library hold time                                                        -0.0253     0.3478
  data required time                                                                   0.3478
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3478
  data arrival time                                                                   -0.5535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4348     0.4348
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/CLK (DFFX1)   0.2087   0.0000   0.4348 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/Q (DFFX1)   0.0857   0.2413   0.6761 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (net)     2  27.0302   0.0000   0.6761 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6761 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (net)  27.0302            0.0000     0.6761 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (bp_be_scheduler_02_0)    0.0000     0.6761 f
  core/be/be_checker/dispatch_pkt_o[41] (net)          27.0302              0.0000     0.6761 f
  core/be/be_checker/dispatch_pkt_o[41] (bp_be_checker_top_02_0)            0.0000     0.6761 f
  core/be/dispatch_pkt[41] (net)                       27.0302              0.0000     0.6761 f
  core/be/be_calculator/dispatch_pkt_i[41] (bp_be_calculator_top_02_0)      0.0000     0.6761 f
  core/be/be_calculator/dispatch_pkt_i[41] (net)       27.0302              0.0000     0.6761 f
  core/be/be_calculator/reservation_reg/data_i[41] (bsg_dff_width_p295_0)   0.0000     0.6761 f
  core/be/be_calculator/reservation_reg/data_i[41] (net)  27.0302           0.0000     0.6761 f
  core/be/be_calculator/reservation_reg/data_r_reg_41_/D (DFFX1)   0.0857  -0.0246 &   0.6515 f
  data arrival time                                                                    0.6515

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4418     0.4418
  clock reconvergence pessimism                                            -0.0044     0.4373
  core/be/be_calculator/reservation_reg/data_r_reg_41_/CLK (DFFX1)          0.0000     0.4373 r
  library hold time                                                         0.0085     0.4459
  data required time                                                                   0.4459
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4459
  data arrival time                                                                   -0.6515
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0805   0.0000   0.3792 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0678   0.2164     0.5956 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     3  19.1529     0.0000     0.5956 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5956 f
  core/be/be_calculator/wb_pkt_o[62] (net)             19.1529              0.0000     0.5956 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5956 f
  core/be/wb_pkt[62] (net)                             19.1529              0.0000     0.5956 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5956 f
  core/be/be_checker/wb_pkt_i[62] (net)                19.1529              0.0000     0.5956 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5956 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      19.1529              0.0000     0.5956 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5956 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  19.1529     0.0000     0.5956 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[62] (bsg_dff_width_p68_0)   0.0000   0.5956 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[62] (net)  19.1529   0.0000   0.5956 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_62_/D (DFFX1)   0.0678  -0.0105 &   0.5852 f
  data arrival time                                                                    0.5852

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3831     0.3831
  clock reconvergence pessimism                                            -0.0044     0.3786
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_62_/CLK (DFFX1)   0.0000   0.3786 r
  library hold time                                                         0.0008     0.3794
  data required time                                                                   0.3794
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3794
  data arrival time                                                                   -0.5852
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4092     0.4092
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/CLK (DFFX1)   0.2025   0.0000   0.4092 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/Q (DFFX1)   0.0669   0.2294   0.6385 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (net)     2  18.7488   0.0000   0.6385 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6385 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (net)  18.7488            0.0000     0.6385 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (bp_be_scheduler_02_0)    0.0000     0.6385 f
  core/be/be_checker/dispatch_pkt_o[18] (net)          18.7488              0.0000     0.6385 f
  core/be/be_checker/dispatch_pkt_o[18] (bp_be_checker_top_02_0)            0.0000     0.6385 f
  core/be/dispatch_pkt[18] (net)                       18.7488              0.0000     0.6385 f
  core/be/be_calculator/dispatch_pkt_i[18] (bp_be_calculator_top_02_0)      0.0000     0.6385 f
  core/be/be_calculator/dispatch_pkt_i[18] (net)       18.7488              0.0000     0.6385 f
  core/be/be_calculator/reservation_reg/data_i[18] (bsg_dff_width_p295_0)   0.0000     0.6385 f
  core/be/be_calculator/reservation_reg/data_i[18] (net)  18.7488           0.0000     0.6385 f
  core/be/be_calculator/reservation_reg/data_r_reg_18_/D (DFFX1)   0.0669  -0.0087 &   0.6298 f
  data arrival time                                                                    0.6298

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  clock reconvergence pessimism                                            -0.0034     0.4126
  core/be/be_calculator/reservation_reg/data_r_reg_18_/CLK (DFFX1)          0.0000     0.4126 r
  library hold time                                                         0.0114     0.4241
  data required time                                                                   0.4241
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4241
  data arrival time                                                                   -0.6298
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4094     0.4094
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/CLK (DFFX1)   0.2025   0.0000   0.4094 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/Q (DFFX1)   0.0724   0.2327   0.6422 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (net)     2  21.1665   0.0000   0.6422 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6422 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (net)  21.1665            0.0000     0.6422 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (bp_be_scheduler_02_0)    0.0000     0.6422 f
  core/be/be_checker/dispatch_pkt_o[21] (net)          21.1665              0.0000     0.6422 f
  core/be/be_checker/dispatch_pkt_o[21] (bp_be_checker_top_02_0)            0.0000     0.6422 f
  core/be/dispatch_pkt[21] (net)                       21.1665              0.0000     0.6422 f
  core/be/be_calculator/dispatch_pkt_i[21] (bp_be_calculator_top_02_0)      0.0000     0.6422 f
  core/be/be_calculator/dispatch_pkt_i[21] (net)       21.1665              0.0000     0.6422 f
  core/be/be_calculator/reservation_reg/data_i[21] (bsg_dff_width_p295_0)   0.0000     0.6422 f
  core/be/be_calculator/reservation_reg/data_i[21] (net)  21.1665           0.0000     0.6422 f
  core/be/be_calculator/reservation_reg/data_r_reg_21_/D (DFFX1)   0.0724  -0.0125 &   0.6297 f
  data arrival time                                                                    0.6297

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                            -0.0034     0.4133
  core/be/be_calculator/reservation_reg/data_r_reg_21_/CLK (DFFX1)          0.0000     0.4133 r
  library hold time                                                         0.0105     0.4238
  data required time                                                                   0.4238
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4238
  data arrival time                                                                   -0.6297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4039     0.4039
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)   0.1921   0.0000    0.4039 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/Q (DFFX1)   0.0691    0.2299     0.6337 f
  core/be/be_calculator/calc_stage_reg/data_o[89] (net)     2  19.7294      0.0000     0.6337 f
  core/be/be_calculator/calc_stage_reg/data_o[89] (bsg_dff_width_p415_0)    0.0000     0.6337 f
  core/be/be_calculator/calc_stage_r_1__pipe_mem_v_ (net)  19.7294          0.0000     0.6337 f
  core/be/be_calculator/calc_stage_reg/data_i[172] (bsg_dff_width_p415_0)   0.0000     0.6337 f
  core/be/be_calculator/calc_stage_reg/data_i[172] (net)  19.7294           0.0000     0.6337 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/D (DFFX1)   0.0691  -0.0025 &   0.6313 f
  data arrival time                                                                    0.6313

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4177     0.4177
  clock reconvergence pessimism                                            -0.0034     0.4143
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/CLK (DFFX1)          0.0000     0.4143 r
  library hold time                                                         0.0110     0.4254
  data required time                                                                   0.4254
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4254
  data arrival time                                                                   -0.6313
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1584   0.0000   0.3716 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0343   0.1837   0.5554 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   3.0859   0.0000   0.5554 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.5554 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   3.0859      0.0000     0.5554 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.5554 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   3.0859   0.0000   0.5554 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0343   0.0000 &   0.5554 r
  data arrival time                                                                    0.5554

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  clock reconvergence pessimism                                            -0.0023     0.3748
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.3748 r
  library hold time                                                        -0.0254     0.3494
  data required time                                                                   0.3494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3494
  data arrival time                                                                   -0.5554
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3704     0.3704
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.1583   0.0000   0.3704 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)   0.0732   0.2064   0.5767 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1  17.6895   0.0000   0.5767 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)   0.0000   0.5767 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)  17.6895       0.0000     0.5767 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)   0.0000   0.5767 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)  17.6895   0.0000   0.5767 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)   0.0732  -0.0053 &   0.5715 r
  data arrival time                                                                    0.5715

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4038     0.4038
  clock reconvergence pessimism                                            -0.0023     0.4015
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.4015 r
  library hold time                                                        -0.0361     0.3654
  data required time                                                                   0.3654
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3654
  data arrival time                                                                   -0.5715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1583   0.0000   0.3698 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0349   0.1842   0.5539 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   3.3228   0.0000   0.5539 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.5539 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   3.3228      0.0000     0.5539 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.5539 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   3.3228   0.0000   0.5539 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0349   0.0000 &   0.5540 r
  data arrival time                                                                    0.5540

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3758     0.3758
  clock reconvergence pessimism                                            -0.0023     0.3735
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.3735 r
  library hold time                                                        -0.0256     0.3479
  data required time                                                                   0.3479
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3479
  data arrival time                                                                   -0.5540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.1583   0.0000   0.3702 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0802   0.2099   0.5801 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1  20.3362   0.0000   0.5801 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.5801 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)  20.3362       0.0000     0.5801 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.5801 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)  20.3362   0.0000   0.5801 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0802  -0.0116 &   0.5685 r
  data arrival time                                                                    0.5685

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  clock reconvergence pessimism                                            -0.0023     0.3998
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3998 r
  library hold time                                                        -0.0374     0.3624
  data required time                                                                   0.3624
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3624
  data arrival time                                                                   -0.5685
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.1583   0.0000   0.3701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0338   0.1834   0.5535 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   2.9023   0.0000   0.5535 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.5535 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   2.9023      0.0000     0.5535 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.5535 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   2.9023   0.0000   0.5535 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0338   0.0000 &   0.5535 r
  data arrival time                                                                    0.5535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3750     0.3750
  clock reconvergence pessimism                                            -0.0023     0.3726
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.3726 r
  library hold time                                                        -0.0252     0.3474
  data required time                                                                   0.3474
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3474
  data arrival time                                                                   -0.5535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0805   0.0000   0.3798 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0700   0.2178     0.5976 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     3  20.1385     0.0000     0.5976 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5976 f
  core/be/be_calculator/wb_pkt_o[49] (net)             20.1385              0.0000     0.5976 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5976 f
  core/be/wb_pkt[49] (net)                             20.1385              0.0000     0.5976 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5976 f
  core/be/be_checker/wb_pkt_i[49] (net)                20.1385              0.0000     0.5976 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5976 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      20.1385              0.0000     0.5976 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5976 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  20.1385     0.0000     0.5976 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[49] (bsg_dff_width_p68_0)   0.0000   0.5976 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[49] (net)  20.1385   0.0000   0.5976 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_49_/D (DFFX1)   0.0700  -0.0105 &   0.5871 f
  data arrival time                                                                    0.5871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3850     0.3850
  clock reconvergence pessimism                                            -0.0044     0.3806
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_49_/CLK (DFFX1)   0.0000   0.3806 r
  library hold time                                                         0.0003     0.3809
  data required time                                                                   0.3809
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3809
  data arrival time                                                                   -0.5871
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3711     0.3711
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1584   0.0000   0.3711 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0345   0.1839   0.5550 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   3.1688   0.0000   0.5550 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.5550 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   3.1688      0.0000     0.5550 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.5550 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   3.1688   0.0000   0.5550 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0345   0.0000 &   0.5551 r
  data arrival time                                                                    0.5551

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3766     0.3766
  clock reconvergence pessimism                                            -0.0023     0.3743
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.3743 r
  library hold time                                                        -0.0255     0.3489
  data required time                                                                   0.3489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3489
  data arrival time                                                                   -0.5551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_333_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4023     0.4023
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.1921   0.0000   0.4023 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0718   0.2315     0.6338 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (net)     2  20.9039     0.0000     0.6338 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (bsg_dff_width_p415_0)   0.0000     0.6338 f
  core/be/be_calculator/calc_stage_r_3__irf_w_v_ (net)  20.9039             0.0000     0.6338 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (bsg_dff_width_p415_0)   0.0000     0.6338 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (net)  20.9039           0.0000     0.6338 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/D (DFFX1)   0.0718  -0.0117 &   0.6220 f
  data arrival time                                                                    0.6220

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4095     0.4095
  clock reconvergence pessimism                                            -0.0034     0.4060
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/CLK (DFFX1)          0.0000     0.4060 r
  library hold time                                                         0.0098     0.4158
  data required time                                                                   0.4158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4158
  data arrival time                                                                   -0.6220
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3784     0.3784
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0805   0.0000   0.3784 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0768   0.1988     0.5772 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3  18.9927     0.0000     0.5772 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.5772 r
  core/be/be_calculator/wb_pkt_o[45] (net)             18.9927              0.0000     0.5772 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.5772 r
  core/be/wb_pkt[45] (net)                             18.9927              0.0000     0.5772 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5772 r
  core/be/be_checker/wb_pkt_i[45] (net)                18.9927              0.0000     0.5772 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5772 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      18.9927              0.0000     0.5772 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5772 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  18.9927     0.0000     0.5772 r
  core/be/be_checker/scheduler/int_regfile/U209/INP (NBUFFX2)     0.0768   -0.0044 &   0.5728 r
  core/be/be_checker/scheduler/int_regfile/U209/Z (NBUFFX2)       0.0468    0.0717 @   0.6445 r
  core/be/be_checker/scheduler/int_regfile/n96 (net)     2  17.5660         0.0000     0.6445 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6445 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  17.5660   0.0000     0.6445 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0337  -0.0017 @   0.6428 r d 
  data arrival time                                                                    0.6428

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/CLK (DFFX1)   0.1672   0.0000   0.4165 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/Q (DFFX1)   0.0675   0.2268   0.6433 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (net)     2  19.0093   0.0000   0.6433 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6433 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (net)  19.0093            0.0000     0.6433 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (bp_be_scheduler_02_0)    0.0000     0.6433 f
  core/be/be_checker/dispatch_pkt_o[35] (net)          19.0093              0.0000     0.6433 f
  core/be/be_checker/dispatch_pkt_o[35] (bp_be_checker_top_02_0)            0.0000     0.6433 f
  core/be/dispatch_pkt[35] (net)                       19.0093              0.0000     0.6433 f
  core/be/be_calculator/dispatch_pkt_i[35] (bp_be_calculator_top_02_0)      0.0000     0.6433 f
  core/be/be_calculator/dispatch_pkt_i[35] (net)       19.0093              0.0000     0.6433 f
  core/be/be_calculator/reservation_reg/data_i[35] (bsg_dff_width_p295_0)   0.0000     0.6433 f
  core/be/be_calculator/reservation_reg/data_i[35] (net)  19.0093           0.0000     0.6433 f
  core/be/be_calculator/reservation_reg/data_r_reg_35_/D (DFFX1)   0.0675  -0.0099 &   0.6334 f
  data arrival time                                                                    0.6334

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4228     0.4228
  clock reconvergence pessimism                                            -0.0044     0.4184
  core/be/be_calculator/reservation_reg/data_r_reg_35_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                         0.0086     0.4270
  data required time                                                                   0.4270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4270
  data arrival time                                                                   -0.6334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4033     0.4033
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)   0.1922   0.0000    0.4033 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/Q (DFFX1)   0.0640    0.2267     0.6301 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (net)     2  17.4805      0.0000     0.6301 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (bsg_dff_width_p415_0)    0.0000     0.6301 f
  core/be/be_calculator/calc_stage_r_1__irf_w_v_ (net)  17.4805             0.0000     0.6301 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (bsg_dff_width_p415_0)   0.0000     0.6301 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (net)  17.4805           0.0000     0.6301 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/D (DFFX1)   0.0640  -0.0072 &   0.6229 f
  data arrival time                                                                    0.6229

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4087     0.4087
  clock reconvergence pessimism                                            -0.0034     0.4053
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)          0.0000     0.4053 r
  library hold time                                                         0.0111     0.4164
  data required time                                                                   0.4164
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4164
  data arrival time                                                                   -0.6229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1584   0.0000   0.3717 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0340   0.1836   0.5553 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   2.9924   0.0000   0.5553 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.5553 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   2.9924      0.0000     0.5553 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.5553 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   2.9924   0.0000   0.5553 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0340   0.0000 &   0.5553 r
  data arrival time                                                                    0.5553

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  clock reconvergence pessimism                                            -0.0023     0.3741
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.3741 r
  library hold time                                                        -0.0253     0.3488
  data required time                                                                   0.3488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3488
  data arrival time                                                                   -0.5553
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0805   0.0000   0.3782 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0672   0.2161     0.5943 f
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     3  18.9029     0.0000     0.5943 f
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.5943 f
  core/be/be_calculator/wb_pkt_o[39] (net)             18.9029              0.0000     0.5943 f
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)            0.0000     0.5943 f
  core/be/wb_pkt[39] (net)                             18.9029              0.0000     0.5943 f
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)                  0.0000     0.5943 f
  core/be/be_checker/wb_pkt_i[39] (net)                18.9029              0.0000     0.5943 f
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)          0.0000     0.5943 f
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      18.9029              0.0000     0.5943 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)   0.0000   0.5943 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  18.9029     0.0000     0.5943 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[39] (bsg_dff_width_p68_0)   0.0000   0.5943 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[39] (net)  18.9029   0.0000   0.5943 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_39_/D (DFFX1)   0.0672  -0.0079 &   0.5864 f
  data arrival time                                                                    0.5864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3832     0.3832
  clock reconvergence pessimism                                            -0.0044     0.3788
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_39_/CLK (DFFX1)   0.0000   0.3788 r
  library hold time                                                         0.0009     0.3797
  data required time                                                                   0.3797
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3797
  data arrival time                                                                   -0.5864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_285_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4100     0.4100
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)   0.2025   0.0000   0.4100 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/Q (DFFX1)   0.0723   0.2327     0.6427 f
  core/be/be_calculator/calc_stage_reg/data_o[202] (net)     3  21.1360     0.0000     0.6427 f
  core/be/be_calculator/calc_stage_reg/data_o[202] (bsg_dff_width_p415_0)   0.0000     0.6427 f
  core/be/be_calculator/commit_pkt_o[24] (net)         21.1360              0.0000     0.6427 f
  core/be/be_calculator/calc_stage_reg/data_i[285] (bsg_dff_width_p415_0)   0.0000     0.6427 f
  core/be/be_calculator/calc_stage_reg/data_i[285] (net)  21.1360           0.0000     0.6427 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/D (DFFX1)   0.0723  -0.0125 &   0.6302 f
  data arrival time                                                                    0.6302

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4164     0.4164
  clock reconvergence pessimism                                            -0.0034     0.4130
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/CLK (DFFX1)          0.0000     0.4130 r
  library hold time                                                         0.0105     0.4235
  data required time                                                                   0.4235
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4235
  data arrival time                                                                   -0.6302
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1584   0.0000   0.3717 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0345   0.1839   0.5556 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   3.1645   0.0000   0.5556 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.5556 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   3.1645      0.0000     0.5556 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.5556 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   3.1645   0.0000   0.5556 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0345   0.0000 &   0.5556 r
  data arrival time                                                                    0.5556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3767     0.3767
  clock reconvergence pessimism                                            -0.0023     0.3744
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.3744 r
  library hold time                                                        -0.0255     0.3489
  data required time                                                                   0.3489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3489
  data arrival time                                                                   -0.5556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1921   0.0000    0.4037 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0335    0.1859     0.5897 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.7908      0.0000     0.5897 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.5897 r
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.7908              0.0000     0.5897 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.5897 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.7908           0.0000     0.5897 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0335   0.0000 &   0.5897 r
  data arrival time                                                                    0.5897

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4120     0.4120
  clock reconvergence pessimism                                            -0.0034     0.4086
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.4086 r
  library hold time                                                        -0.0257     0.3829
  data required time                                                                   0.3829
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3829
  data arrival time                                                                   -0.5897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3784     0.3784
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0805   0.0000   0.3784 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0768   0.1988     0.5772 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3  18.9927     0.0000     0.5772 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.5772 r
  core/be/be_calculator/wb_pkt_o[45] (net)             18.9927              0.0000     0.5772 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.5772 r
  core/be/wb_pkt[45] (net)                             18.9927              0.0000     0.5772 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5772 r
  core/be/be_checker/wb_pkt_i[45] (net)                18.9927              0.0000     0.5772 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5772 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      18.9927              0.0000     0.5772 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5772 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  18.9927     0.0000     0.5772 r
  core/be/be_checker/scheduler/int_regfile/U209/INP (NBUFFX2)     0.0768   -0.0044 &   0.5728 r
  core/be/be_checker/scheduler/int_regfile/U209/Z (NBUFFX2)       0.0468    0.0717 @   0.6445 r
  core/be/be_checker/scheduler/int_regfile/n96 (net)     2  17.5660         0.0000     0.6445 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6445 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  17.5660   0.0000     0.6445 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0337  -0.0022 @   0.6424 r d 
  data arrival time                                                                    0.6424

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6424
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/CLK (DFFX1)   0.1921   0.0000   0.4037 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/Q (DFFX1)   0.0852   0.2397   0.6434 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (net)     2  26.8202   0.0000   0.6434 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6434 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (net)  26.8202            0.0000     0.6434 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (bp_be_scheduler_02_0)    0.0000     0.6434 f
  core/be/be_checker/dispatch_pkt_o[29] (net)          26.8202              0.0000     0.6434 f
  core/be/be_checker/dispatch_pkt_o[29] (bp_be_checker_top_02_0)            0.0000     0.6434 f
  core/be/dispatch_pkt[29] (net)                       26.8202              0.0000     0.6434 f
  core/be/be_calculator/dispatch_pkt_i[29] (bp_be_calculator_top_02_0)      0.0000     0.6434 f
  core/be/be_calculator/dispatch_pkt_i[29] (net)       26.8202              0.0000     0.6434 f
  core/be/be_calculator/reservation_reg/data_i[29] (bsg_dff_width_p295_0)   0.0000     0.6434 f
  core/be/be_calculator/reservation_reg/data_i[29] (net)  26.8202           0.0000     0.6434 f
  core/be/be_calculator/reservation_reg/data_r_reg_29_/D (DFFX1)   0.0852  -0.0134 &   0.6299 f
  data arrival time                                                                    0.6299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  clock reconvergence pessimism                                            -0.0034     0.4147
  core/be/be_calculator/reservation_reg/data_r_reg_29_/CLK (DFFX1)          0.0000     0.4147 r
  library hold time                                                         0.0082     0.4229
  data required time                                                                   0.4229
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4229
  data arrival time                                                                   -0.6299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3787     0.3787
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0805   0.0000   0.3787 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0684   0.2168     0.5955 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     3  19.4429     0.0000     0.5955 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.5955 f
  core/be/be_calculator/wb_pkt_o[63] (net)             19.4429              0.0000     0.5955 f
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.5955 f
  core/be/wb_pkt[63] (net)                             19.4429              0.0000     0.5955 f
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5955 f
  core/be/be_checker/wb_pkt_i[63] (net)                19.4429              0.0000     0.5955 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5955 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      19.4429              0.0000     0.5955 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5955 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  19.4429     0.0000     0.5955 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[63] (bsg_dff_width_p68_0)   0.0000   0.5955 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[63] (net)  19.4429   0.0000   0.5955 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_63_/D (DFFX1)   0.0684  -0.0093 &   0.5862 f
  data arrival time                                                                    0.5862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3829     0.3829
  clock reconvergence pessimism                                            -0.0044     0.3785
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_63_/CLK (DFFX1)   0.0000   0.3785 r
  library hold time                                                         0.0006     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.5862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3785     0.3785
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/CLK (DFFX1)   0.0805   0.0000   0.3785 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/Q (DFFX1)   0.0638   0.1921     0.5706 r
  core/be/be_calculator/comp_stage_reg/data_o[197] (net)     1  14.0619     0.0000     0.5706 r
  core/be/be_calculator/comp_stage_reg/data_o[197] (bsg_dff_width_p320_0)   0.0000     0.5706 r
  core/be/be_calculator/wb_pkt_o[5] (net)              14.0619              0.0000     0.5706 r
  core/be/be_calculator/wb_pkt_o[5] (bp_be_calculator_top_02_0)             0.0000     0.5706 r
  core/be/wb_pkt[5] (net)                              14.0619              0.0000     0.5706 r
  core/be/icc_place55/INP (NBUFFX16)                              0.0638   -0.0067 &   0.5639 r
  core/be/icc_place55/Z (NBUFFX16)                                0.0437    0.0815 @   0.6454 r
  core/be/n57 (net)                             5      45.2395              0.0000     0.6454 r
  core/be/be_checker/wb_pkt_i[5] (bp_be_checker_top_02_0)                   0.0000     0.6454 r
  core/be/be_checker/wb_pkt_i[5] (net)                 45.2395              0.0000     0.6454 r
  core/be/be_checker/scheduler/wb_pkt_i[5] (bp_be_scheduler_02_0)           0.0000     0.6454 r
  core/be/be_checker/scheduler/wb_pkt_i[5] (net)       45.2395              0.0000     0.6454 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (bp_be_regfile_02_0)   0.0000   0.6454 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (net)  45.2395      0.0000     0.6454 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6454 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (net)  45.2395    0.0000     0.6454 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[5] (saed90_64x32_2P)   0.0316  -0.0013 @   0.6440 r d 
  data arrival time                                                                    0.6440

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6440
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4337     0.4337
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/CLK (DFFX1)   0.2088   0.0000   0.4337 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/Q (DFFX1)   0.0762   0.2356   0.6694 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (net)     2  22.8767   0.0000   0.6694 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6694 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (net)  22.8767            0.0000     0.6694 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (bp_be_scheduler_02_0)    0.0000     0.6694 f
  core/be/be_checker/dispatch_pkt_o[51] (net)          22.8767              0.0000     0.6694 f
  core/be/be_checker/dispatch_pkt_o[51] (bp_be_checker_top_02_0)            0.0000     0.6694 f
  core/be/dispatch_pkt[51] (net)                       22.8767              0.0000     0.6694 f
  core/be/be_calculator/dispatch_pkt_i[51] (bp_be_calculator_top_02_0)      0.0000     0.6694 f
  core/be/be_calculator/dispatch_pkt_i[51] (net)       22.8767              0.0000     0.6694 f
  core/be/be_calculator/reservation_reg/data_i[51] (bsg_dff_width_p295_0)   0.0000     0.6694 f
  core/be/be_calculator/reservation_reg/data_i[51] (net)  22.8767           0.0000     0.6694 f
  core/be/be_calculator/reservation_reg/data_r_reg_51_/D (DFFX1)   0.0762  -0.0134 &   0.6560 f
  data arrival time                                                                    0.6560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4425     0.4425
  clock reconvergence pessimism                                            -0.0044     0.4380
  core/be/be_calculator/reservation_reg/data_r_reg_51_/CLK (DFFX1)          0.0000     0.4380 r
  library hold time                                                         0.0102     0.4483
  data required time                                                                   0.4483
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4483
  data arrival time                                                                   -0.6560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2077


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1922   0.0000   0.4058 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0325   0.1853     0.5911 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.4291     0.0000     0.5911 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.5911 r
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.4291              0.0000     0.5911 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.5911 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.4291           0.0000     0.5911 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0325   0.0000 &   0.5911 r
  data arrival time                                                                    0.5911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4120     0.4120
  clock reconvergence pessimism                                            -0.0034     0.4086
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.4086 r
  library hold time                                                        -0.0254     0.3832
  data required time                                                                   0.3832
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3832
  data arrival time                                                                   -0.5911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4023     0.4023
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1921   0.0000   0.4023 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0332   0.1857     0.5880 r
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   2.6693     0.0000     0.5880 r
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.5880 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   2.6693   0.0000     0.5880 r
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.5880 r
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   2.6693           0.0000     0.5880 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0332   0.0000 &   0.5880 r
  data arrival time                                                                    0.5880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4087     0.4087
  clock reconvergence pessimism                                            -0.0034     0.4053
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.4053 r
  library hold time                                                        -0.0256     0.3797
  data required time                                                                   0.3797
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3797
  data arrival time                                                                   -0.5880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3785     0.3785
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/CLK (DFFX1)   0.0805   0.0000   0.3785 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/Q (DFFX1)   0.0638   0.1921     0.5706 r
  core/be/be_calculator/comp_stage_reg/data_o[197] (net)     1  14.0619     0.0000     0.5706 r
  core/be/be_calculator/comp_stage_reg/data_o[197] (bsg_dff_width_p320_0)   0.0000     0.5706 r
  core/be/be_calculator/wb_pkt_o[5] (net)              14.0619              0.0000     0.5706 r
  core/be/be_calculator/wb_pkt_o[5] (bp_be_calculator_top_02_0)             0.0000     0.5706 r
  core/be/wb_pkt[5] (net)                              14.0619              0.0000     0.5706 r
  core/be/icc_place55/INP (NBUFFX16)                              0.0638   -0.0067 &   0.5639 r
  core/be/icc_place55/Z (NBUFFX16)                                0.0437    0.0815 @   0.6454 r
  core/be/n57 (net)                             5      45.2395              0.0000     0.6454 r
  core/be/be_checker/wb_pkt_i[5] (bp_be_checker_top_02_0)                   0.0000     0.6454 r
  core/be/be_checker/wb_pkt_i[5] (net)                 45.2395              0.0000     0.6454 r
  core/be/be_checker/scheduler/wb_pkt_i[5] (bp_be_scheduler_02_0)           0.0000     0.6454 r
  core/be/be_checker/scheduler/wb_pkt_i[5] (net)       45.2395              0.0000     0.6454 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (bp_be_regfile_02_0)   0.0000   0.6454 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (net)  45.2395      0.0000     0.6454 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6454 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (net)  45.2395    0.0000     0.6454 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[5] (saed90_64x32_2P)   0.0316  -0.0016 @   0.6438 r d 
  data arrival time                                                                    0.6438

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6438
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.2033   0.0000    0.4109 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0320    0.1858     0.5968 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   2.2541      0.0000     0.5968 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.5968 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   2.2541   0.0000     0.5968 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.5968 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   2.2541           0.0000     0.5968 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0320   0.0000 &   0.5968 r
  data arrival time                                                                    0.5968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                            -0.0034     0.4137
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.4137 r
  library hold time                                                        -0.0254     0.3883
  data required time                                                                   0.3883
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3883
  data arrival time                                                                   -0.5968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.2026   0.0000   0.4110 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0323   0.1860     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   2.3496     0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.5969 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   2.3496   0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   2.3496           0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0323   0.0000 &   0.5970 r
  data arrival time                                                                    0.5970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                            -0.0034     0.4138
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.4138 r
  library hold time                                                        -0.0255     0.3883
  data required time                                                                   0.3883
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3883
  data arrival time                                                                   -0.5970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.2026   0.0000   0.4108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0324   0.1861     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   2.4004     0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.5969 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   2.4004    0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   2.4004           0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0324   0.0000 &   0.5969 r
  data arrival time                                                                    0.5969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                            -0.0034     0.4138
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.4138 r
  library hold time                                                        -0.0255     0.3882
  data required time                                                                   0.3882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3882
  data arrival time                                                                   -0.5969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_221_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3791     0.3791
  core/be/be_calculator/comp_stage_reg/data_r_reg_221_/CLK (DFFX1)   0.0805   0.0000   0.3791 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_221_/Q (DFFX1)   0.0585   0.1891     0.5682 r
  core/be/be_calculator/comp_stage_reg/data_o[221] (net)     1  12.0583     0.0000     0.5682 r
  core/be/be_calculator/comp_stage_reg/data_o[221] (bsg_dff_width_p320_0)   0.0000     0.5682 r
  core/be/be_calculator/wb_pkt_o[29] (net)             12.0583              0.0000     0.5682 r
  core/be/be_calculator/wb_pkt_o[29] (bp_be_calculator_top_02_0)            0.0000     0.5682 r
  core/be/wb_pkt[29] (net)                             12.0583              0.0000     0.5682 r
  core/be/icc_place42/INP (NBUFFX16)                              0.0585   -0.0030 &   0.5652 r
  core/be/icc_place42/Z (NBUFFX16)                                0.0450    0.0811 @   0.6463 r
  core/be/n44 (net)                             5      52.4792              0.0000     0.6463 r
  core/be/be_checker/wb_pkt_i[29] (bp_be_checker_top_02_0)                  0.0000     0.6463 r
  core/be/be_checker/wb_pkt_i[29] (net)                52.4792              0.0000     0.6463 r
  core/be/be_checker/scheduler/wb_pkt_i[29] (bp_be_scheduler_02_0)          0.0000     0.6463 r
  core/be/be_checker/scheduler/wb_pkt_i[29] (net)      52.4792              0.0000     0.6463 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[29] (bp_be_regfile_02_0)   0.0000   0.6463 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[29] (net)  52.4792     0.0000     0.6463 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[29] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6463 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[29] (net)  52.4792   0.0000     0.6463 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[29] (saed90_64x32_2P)   0.0326  -0.0010 @   0.6453 r d 
  data arrival time                                                                    0.6453

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6453
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4094     0.4094
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/CLK (DFFX1)   0.2025   0.0000   0.4094 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/Q (DFFX1)   0.0762   0.2351   0.6445 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (net)     2  22.8475   0.0000   0.6445 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6445 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (net)  22.8475            0.0000     0.6445 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (bp_be_scheduler_02_0)    0.0000     0.6445 f
  core/be/be_checker/dispatch_pkt_o[22] (net)          22.8475              0.0000     0.6445 f
  core/be/be_checker/dispatch_pkt_o[22] (bp_be_checker_top_02_0)            0.0000     0.6445 f
  core/be/dispatch_pkt[22] (net)                       22.8475              0.0000     0.6445 f
  core/be/be_calculator/dispatch_pkt_i[22] (bp_be_calculator_top_02_0)      0.0000     0.6445 f
  core/be/be_calculator/dispatch_pkt_i[22] (net)       22.8475              0.0000     0.6445 f
  core/be/be_calculator/reservation_reg/data_i[22] (bsg_dff_width_p295_0)   0.0000     0.6445 f
  core/be/be_calculator/reservation_reg/data_i[22] (net)  22.8475           0.0000     0.6445 f
  core/be/be_calculator/reservation_reg/data_r_reg_22_/D (DFFX1)   0.0762  -0.0122 &   0.6323 f
  data arrival time                                                                    0.6323

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                            -0.0034     0.4138
  core/be/be_calculator/reservation_reg/data_r_reg_22_/CLK (DFFX1)          0.0000     0.4138 r
  library hold time                                                         0.0098     0.4235
  data required time                                                                   0.4235
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4235
  data arrival time                                                                   -0.6323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/CLK (DFFX1)   0.2026   0.0000   0.4108 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/Q (DFFX1)   0.0700   0.2313   0.6421 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (net)     2  20.1433   0.0000   0.6421 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6421 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (net)  20.1433             0.0000     0.6421 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (bp_be_scheduler_02_0)     0.0000     0.6421 f
  core/be/be_checker/dispatch_pkt_o[9] (net)           20.1433              0.0000     0.6421 f
  core/be/be_checker/dispatch_pkt_o[9] (bp_be_checker_top_02_0)             0.0000     0.6421 f
  core/be/dispatch_pkt[9] (net)                        20.1433              0.0000     0.6421 f
  core/be/be_calculator/dispatch_pkt_i[9] (bp_be_calculator_top_02_0)       0.0000     0.6421 f
  core/be/be_calculator/dispatch_pkt_i[9] (net)        20.1433              0.0000     0.6421 f
  core/be/be_calculator/reservation_reg/data_i[9] (bsg_dff_width_p295_0)    0.0000     0.6421 f
  core/be/be_calculator/reservation_reg/data_i[9] (net)  20.1433            0.0000     0.6421 f
  core/be/be_calculator/reservation_reg/data_r_reg_9_/D (DFFX1)   0.0700   -0.0092 &   0.6328 f
  data arrival time                                                                    0.6328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4166     0.4166
  clock reconvergence pessimism                                            -0.0034     0.4132
  core/be/be_calculator/reservation_reg/data_r_reg_9_/CLK (DFFX1)           0.0000     0.4132 r
  library hold time                                                         0.0109     0.4241
  data required time                                                                   0.4241
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4241
  data arrival time                                                                   -0.6328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/CLK (DFFX1)   0.2026   0.0000   0.4106 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/Q (DFFX1)   0.0770   0.2356   0.6462 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (net)     2  23.2319   0.0000   0.6462 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6462 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (net)  23.2319            0.0000     0.6462 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (bp_be_scheduler_02_0)    0.0000     0.6462 f
  core/be/be_checker/dispatch_pkt_o[10] (net)          23.2319              0.0000     0.6462 f
  core/be/be_checker/dispatch_pkt_o[10] (bp_be_checker_top_02_0)            0.0000     0.6462 f
  core/be/dispatch_pkt[10] (net)                       23.2319              0.0000     0.6462 f
  core/be/be_calculator/dispatch_pkt_i[10] (bp_be_calculator_top_02_0)      0.0000     0.6462 f
  core/be/be_calculator/dispatch_pkt_i[10] (net)       23.2319              0.0000     0.6462 f
  core/be/be_calculator/reservation_reg/data_i[10] (bsg_dff_width_p295_0)   0.0000     0.6462 f
  core/be/be_calculator/reservation_reg/data_i[10] (net)  23.2319           0.0000     0.6462 f
  core/be/be_calculator/reservation_reg/data_r_reg_10_/D (DFFX1)   0.0770  -0.0146 &   0.6316 f
  data arrival time                                                                    0.6316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4166     0.4166
  clock reconvergence pessimism                                            -0.0034     0.4132
  core/be/be_calculator/reservation_reg/data_r_reg_10_/CLK (DFFX1)          0.0000     0.4132 r
  library hold time                                                         0.0096     0.4228
  data required time                                                                   0.4228
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4228
  data arrival time                                                                   -0.6316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4100     0.4100
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/CLK (DFFX1)   0.2026   0.0000   0.4100 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/Q (DFFX1)   0.0667   0.2292   0.6392 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (net)     2  18.6574   0.0000   0.6392 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6392 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (net)  18.6574             0.0000     0.6392 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (bp_be_scheduler_02_0)     0.0000     0.6392 f
  core/be/be_checker/dispatch_pkt_o[6] (net)           18.6574              0.0000     0.6392 f
  core/be/be_checker/dispatch_pkt_o[6] (bp_be_checker_top_02_0)             0.0000     0.6392 f
  core/be/dispatch_pkt[6] (net)                        18.6574              0.0000     0.6392 f
  core/be/be_calculator/dispatch_pkt_i[6] (bp_be_calculator_top_02_0)       0.0000     0.6392 f
  core/be/be_calculator/dispatch_pkt_i[6] (net)        18.6574              0.0000     0.6392 f
  core/be/be_calculator/reservation_reg/data_i[6] (bsg_dff_width_p295_0)    0.0000     0.6392 f
  core/be/be_calculator/reservation_reg/data_i[6] (net)  18.6574            0.0000     0.6392 f
  core/be/be_calculator/reservation_reg/data_r_reg_6_/D (DFFX1)   0.0667   -0.0057 &   0.6335 f
  data arrival time                                                                    0.6335

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4166     0.4166
  clock reconvergence pessimism                                            -0.0034     0.4132
  core/be/be_calculator/reservation_reg/data_r_reg_6_/CLK (DFFX1)           0.0000     0.4132 r
  library hold time                                                         0.0115     0.4247
  data required time                                                                   0.4247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4247
  data arrival time                                                                   -0.6335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4024     0.4024
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1921   0.0000    0.4024 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0335    0.1859     0.5883 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   2.7835      0.0000     0.5883 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.5883 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   2.7835   0.0000     0.5883 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.5883 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   2.7835           0.0000     0.5883 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0335   0.0000 &   0.5883 r
  data arrival time                                                                    0.5883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                            -0.0034     0.4050
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.4050 r
  library hold time                                                        -0.0257     0.3793
  data required time                                                                   0.3793
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3793
  data arrival time                                                                   -0.5883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0805   0.0000   0.3792 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0787   0.1998     0.5790 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     3  19.7204     0.0000     0.5790 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5790 r
  core/be/be_calculator/wb_pkt_o[62] (net)             19.7204              0.0000     0.5790 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5790 r
  core/be/wb_pkt[62] (net)                             19.7204              0.0000     0.5790 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5790 r
  core/be/be_checker/wb_pkt_i[62] (net)                19.7204              0.0000     0.5790 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5790 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      19.7204              0.0000     0.5790 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5790 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  19.7204     0.0000     0.5790 r
  core/be/be_checker/scheduler/int_regfile/U200/INP (NBUFFX8)     0.0787   -0.0120 &   0.5670 r
  core/be/be_checker/scheduler/int_regfile/U200/Z (NBUFFX8)       0.0426    0.0851 @   0.6521 r
  core/be/be_checker/scheduler/int_regfile/n87 (net)     2  20.7120         0.0000     0.6521 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6521 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  20.7120   0.0000     0.6521 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0308  -0.0065 @   0.6456 r d 
  data arrival time                                                                    0.6456

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6456
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3784     0.3784
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0805   0.0000   0.3784 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0798   0.2239     0.6023 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     3  24.5140     0.0000     0.6023 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.6023 f
  core/be/be_calculator/wb_pkt_o[40] (net)             24.5140              0.0000     0.6023 f
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.6023 f
  core/be/wb_pkt[40] (net)                             24.5140              0.0000     0.6023 f
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.6023 f
  core/be/be_checker/wb_pkt_i[40] (net)                24.5140              0.0000     0.6023 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.6023 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      24.5140              0.0000     0.6023 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.6023 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  24.5140     0.0000     0.6023 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[40] (bsg_dff_width_p68_0)   0.0000   0.6023 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[40] (net)  24.5140   0.0000   0.6023 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_40_/D (DFFX1)   0.0798  -0.0120 &   0.5903 f
  data arrival time                                                                    0.5903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  clock reconvergence pessimism                                            -0.0044     0.3830
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_40_/CLK (DFFX1)   0.0000   0.3830 r
  library hold time                                                        -0.0018     0.3812
  data required time                                                                   0.3812
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3812
  data arrival time                                                                   -0.5903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.2034   0.0000   0.4104 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0323   0.1860     0.5964 r
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   2.3543     0.0000     0.5964 r
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.5964 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   2.3543   0.0000     0.5964 r
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.5964 r
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   2.3543           0.0000     0.5964 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0323   0.0000 &   0.5964 r
  data arrival time                                                                    0.5964

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  clock reconvergence pessimism                                            -0.0034     0.4129
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.4129 r
  library hold time                                                        -0.0255     0.3873
  data required time                                                                   0.3873
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3873
  data arrival time                                                                   -0.5964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4351     0.4351
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/CLK (DFFX1)   0.2087   0.0000   0.4351 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/Q (DFFX1)   0.0881   0.2427   0.6778 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (net)     2  28.0839   0.0000   0.6778 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6778 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (net)  28.0839            0.0000     0.6778 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (bp_be_scheduler_02_0)    0.0000     0.6778 f
  core/be/be_checker/dispatch_pkt_o[39] (net)          28.0839              0.0000     0.6778 f
  core/be/be_checker/dispatch_pkt_o[39] (bp_be_checker_top_02_0)            0.0000     0.6778 f
  core/be/dispatch_pkt[39] (net)                       28.0839              0.0000     0.6778 f
  core/be/be_calculator/dispatch_pkt_i[39] (bp_be_calculator_top_02_0)      0.0000     0.6778 f
  core/be/be_calculator/dispatch_pkt_i[39] (net)       28.0839              0.0000     0.6778 f
  core/be/be_calculator/reservation_reg/data_i[39] (bsg_dff_width_p295_0)   0.0000     0.6778 f
  core/be/be_calculator/reservation_reg/data_i[39] (net)  28.0839           0.0000     0.6778 f
  core/be/be_calculator/reservation_reg/data_r_reg_39_/D (DFFX1)   0.0881  -0.0231 &   0.6546 f
  data arrival time                                                                    0.6546

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4419     0.4419
  clock reconvergence pessimism                                            -0.0044     0.4375
  core/be/be_calculator/reservation_reg/data_r_reg_39_/CLK (DFFX1)          0.0000     0.4375 r
  library hold time                                                         0.0081     0.4455
  data required time                                                                   0.4455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4455
  data arrival time                                                                   -0.6546
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.1921   0.0000   0.4028 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0346   0.1866     0.5894 r
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   3.1767     0.0000     0.5894 r
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.5894 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   3.1767   0.0000     0.5894 r
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.5894 r
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   3.1767           0.0000     0.5894 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0346  -0.0008 &   0.5886 r
  data arrival time                                                                    0.5886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4089     0.4089
  clock reconvergence pessimism                                            -0.0034     0.4055
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.4055 r
  library hold time                                                        -0.0260     0.3795
  data required time                                                                   0.3795
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3795
  data arrival time                                                                   -0.5886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_221_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3791     0.3791
  core/be/be_calculator/comp_stage_reg/data_r_reg_221_/CLK (DFFX1)   0.0805   0.0000   0.3791 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_221_/Q (DFFX1)   0.0585   0.1891     0.5682 r
  core/be/be_calculator/comp_stage_reg/data_o[221] (net)     1  12.0583     0.0000     0.5682 r
  core/be/be_calculator/comp_stage_reg/data_o[221] (bsg_dff_width_p320_0)   0.0000     0.5682 r
  core/be/be_calculator/wb_pkt_o[29] (net)             12.0583              0.0000     0.5682 r
  core/be/be_calculator/wb_pkt_o[29] (bp_be_calculator_top_02_0)            0.0000     0.5682 r
  core/be/wb_pkt[29] (net)                             12.0583              0.0000     0.5682 r
  core/be/icc_place42/INP (NBUFFX16)                              0.0585   -0.0030 &   0.5652 r
  core/be/icc_place42/Z (NBUFFX16)                                0.0450    0.0811 @   0.6463 r
  core/be/n44 (net)                             5      52.4792              0.0000     0.6463 r
  core/be/be_checker/wb_pkt_i[29] (bp_be_checker_top_02_0)                  0.0000     0.6463 r
  core/be/be_checker/wb_pkt_i[29] (net)                52.4792              0.0000     0.6463 r
  core/be/be_checker/scheduler/wb_pkt_i[29] (bp_be_scheduler_02_0)          0.0000     0.6463 r
  core/be/be_checker/scheduler/wb_pkt_i[29] (net)      52.4792              0.0000     0.6463 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[29] (bp_be_regfile_02_0)   0.0000   0.6463 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[29] (net)  52.4792     0.0000     0.6463 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[29] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6463 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[29] (net)  52.4792   0.0000     0.6463 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[29] (saed90_64x32_2P)   0.0326  -0.0016 @   0.6447 r d 
  data arrival time                                                                    0.6447

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6447
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4048     0.4048
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.1922   0.0000   0.4048 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0336   0.1860     0.5908 r
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   2.8139     0.0000     0.5908 r
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.5908 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   2.8139    0.0000     0.5908 r
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.5908 r
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   2.8139           0.0000     0.5908 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0336   0.0000 &   0.5908 r
  data arrival time                                                                    0.5908

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                            -0.0034     0.4073
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.4073 r
  library hold time                                                        -0.0257     0.3816
  data required time                                                                   0.3816
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3816
  data arrival time                                                                   -0.5908
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_219_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_calculator/comp_stage_reg/data_r_reg_219_/CLK (DFFX1)   0.0805   0.0000   0.3792 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_219_/Q (DFFX1)   0.0402   0.1978     0.5770 f
  core/be/be_calculator/comp_stage_reg/data_o[219] (net)     1   6.8054     0.0000     0.5770 f
  core/be/be_calculator/comp_stage_reg/data_o[219] (bsg_dff_width_p320_0)   0.0000     0.5770 f
  core/be/be_calculator/wb_pkt_o[27] (net)              6.8054              0.0000     0.5770 f
  core/be/be_calculator/wb_pkt_o[27] (bp_be_calculator_top_02_0)            0.0000     0.5770 f
  core/be/wb_pkt[27] (net)                              6.8054              0.0000     0.5770 f
  core/be/icc_place40/INP (NBUFFX16)                              0.0402    0.0001 &   0.5771 f
  core/be/icc_place40/Z (NBUFFX16)                                0.0400    0.0724 @   0.6494 f
  core/be/n42 (net)                             5      46.6580              0.0000     0.6494 f
  core/be/be_checker/wb_pkt_i[27] (bp_be_checker_top_02_0)                  0.0000     0.6494 f
  core/be/be_checker/wb_pkt_i[27] (net)                46.6580              0.0000     0.6494 f
  core/be/be_checker/scheduler/wb_pkt_i[27] (bp_be_scheduler_02_0)          0.0000     0.6494 f
  core/be/be_checker/scheduler/wb_pkt_i[27] (net)      46.6580              0.0000     0.6494 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[27] (bp_be_regfile_02_0)   0.0000   0.6494 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[27] (net)  46.6580     0.0000     0.6494 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[27] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6494 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[27] (net)  46.6580   0.0000     0.6494 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[27] (saed90_64x32_2P)   0.0400  -0.0037 @   0.6458 f d 
  data arrival time                                                                    0.6458

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0805   0.0000   0.3792 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0787   0.1998     0.5790 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     3  19.7204     0.0000     0.5790 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5790 r
  core/be/be_calculator/wb_pkt_o[62] (net)             19.7204              0.0000     0.5790 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5790 r
  core/be/wb_pkt[62] (net)                             19.7204              0.0000     0.5790 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5790 r
  core/be/be_checker/wb_pkt_i[62] (net)                19.7204              0.0000     0.5790 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5790 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      19.7204              0.0000     0.5790 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5790 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  19.7204     0.0000     0.5790 r
  core/be/be_checker/scheduler/int_regfile/U200/INP (NBUFFX8)     0.0787   -0.0120 &   0.5670 r
  core/be/be_checker/scheduler/int_regfile/U200/Z (NBUFFX8)       0.0426    0.0851 @   0.6521 r
  core/be/be_checker/scheduler/int_regfile/n87 (net)     2  20.7120         0.0000     0.6521 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6521 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  20.7120   0.0000     0.6521 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0308  -0.0073 @   0.6448 r d 
  data arrival time                                                                    0.6448

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6448
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.2034   0.0000    0.4105 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0328    0.1864     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   2.5336      0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.5969 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   2.5336   0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   2.5336           0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0328   0.0000 &   0.5969 r
  data arrival time                                                                    0.5969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4166     0.4166
  clock reconvergence pessimism                                            -0.0034     0.4132
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.4132 r
  library hold time                                                        -0.0256     0.3875
  data required time                                                                   0.3875
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3875
  data arrival time                                                                   -0.5969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2094


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.1583   0.0000   0.3713 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0767   0.2081   0.5795 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1  19.0259   0.0000   0.5795 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.5795 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)  19.0259       0.0000     0.5795 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.5795 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)  19.0259   0.0000   0.5795 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0767  -0.0060 &   0.5735 r
  data arrival time                                                                    0.5735

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  clock reconvergence pessimism                                            -0.0023     0.4008
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.4008 r
  library hold time                                                        -0.0367     0.3641
  data required time                                                                   0.3641
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3641
  data arrival time                                                                   -0.5735
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2094


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/CLK (DFFX1)   0.1672   0.0000   0.4165 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/Q (DFFX1)   0.0680   0.2271   0.6436 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (net)     2  19.2340   0.0000   0.6436 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6436 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (net)  19.2340            0.0000     0.6436 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (bp_be_scheduler_02_0)    0.0000     0.6436 f
  core/be/be_checker/dispatch_pkt_o[34] (net)          19.2340              0.0000     0.6436 f
  core/be/be_checker/dispatch_pkt_o[34] (bp_be_checker_top_02_0)            0.0000     0.6436 f
  core/be/dispatch_pkt[34] (net)                       19.2340              0.0000     0.6436 f
  core/be/be_calculator/dispatch_pkt_i[34] (bp_be_calculator_top_02_0)      0.0000     0.6436 f
  core/be/be_calculator/dispatch_pkt_i[34] (net)       19.2340              0.0000     0.6436 f
  core/be/be_calculator/reservation_reg/data_i[34] (bsg_dff_width_p295_0)   0.0000     0.6436 f
  core/be/be_calculator/reservation_reg/data_i[34] (net)  19.2340           0.0000     0.6436 f
  core/be/be_calculator/reservation_reg/data_r_reg_34_/D (DFFX1)   0.0680  -0.0072 &   0.6364 f
  data arrival time                                                                    0.6364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4228     0.4228
  clock reconvergence pessimism                                            -0.0044     0.4184
  core/be/be_calculator/reservation_reg/data_r_reg_34_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                         0.0085     0.4269
  data required time                                                                   0.4269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4269
  data arrival time                                                                   -0.6364
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4046     0.4046
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1922   0.0000    0.4046 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0349    0.1869     0.5915 r
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   3.2997      0.0000     0.5915 r
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.5915 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   3.2997    0.0000     0.5915 r
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.5915 r
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   3.2997            0.0000     0.5915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0349   -0.0008 &   0.5906 r
  data arrival time                                                                    0.5906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                            -0.0034     0.4072
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.4072 r
  library hold time                                                        -0.0261     0.3811
  data required time                                                                   0.3811
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3811
  data arrival time                                                                   -0.5906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4048     0.4048
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.1922   0.0000    0.4048 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0342    0.1864     0.5912 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   3.0441      0.0000     0.5912 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.5912 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   3.0441    0.0000     0.5912 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.5912 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   3.0441           0.0000     0.5912 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0342   0.0000 &   0.5912 r
  data arrival time                                                                    0.5912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                            -0.0034     0.4075
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.4075 r
  library hold time                                                        -0.0259     0.3817
  data required time                                                                   0.3817
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3817
  data arrival time                                                                   -0.5912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_291_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4100     0.4100
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)   0.2025   0.0000   0.4100 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/Q (DFFX1)   0.0603   0.2253     0.6354 f
  core/be/be_calculator/calc_stage_reg/data_o[208] (net)     3  15.8402     0.0000     0.6354 f
  core/be/be_calculator/calc_stage_reg/data_o[208] (bsg_dff_width_p415_0)   0.0000     0.6354 f
  core/be/be_calculator/commit_pkt_o[30] (net)         15.8402              0.0000     0.6354 f
  core/be/be_calculator/calc_stage_reg/data_i[291] (bsg_dff_width_p415_0)   0.0000     0.6354 f
  core/be/be_calculator/calc_stage_reg/data_i[291] (net)  15.8402           0.0000     0.6354 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/D (DFFX1)   0.0603   0.0002 &   0.6356 f
  data arrival time                                                                    0.6356

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                            -0.0034     0.4133
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/CLK (DFFX1)          0.0000     0.4133 r
  library hold time                                                         0.0128     0.4261
  data required time                                                                   0.4261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4261
  data arrival time                                                                   -0.6356
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4025     0.4025
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.1921   0.0000    0.4025 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0345    0.1866     0.5891 r
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   3.1636      0.0000     0.5891 r
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.5891 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   3.1636   0.0000     0.5891 r
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.5891 r
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   3.1636           0.0000     0.5891 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0345   0.0000 &   0.5891 r
  data arrival time                                                                    0.5891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4089     0.4089
  clock reconvergence pessimism                                            -0.0034     0.4055
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.4055 r
  library hold time                                                        -0.0260     0.3795
  data required time                                                                   0.3795
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3795
  data arrival time                                                                   -0.5891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/CLK (DFFX1)   0.2026   0.0000   0.4110 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/Q (DFFX1)   0.0802   0.2376   0.6486 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (net)     2  24.6372   0.0000   0.6486 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6486 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (net)  24.6372            0.0000     0.6486 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (bp_be_scheduler_02_0)    0.0000     0.6486 f
  core/be/be_checker/dispatch_pkt_o[24] (net)          24.6372              0.0000     0.6486 f
  core/be/be_checker/dispatch_pkt_o[24] (bp_be_checker_top_02_0)            0.0000     0.6486 f
  core/be/dispatch_pkt[24] (net)                       24.6372              0.0000     0.6486 f
  core/be/be_calculator/dispatch_pkt_i[24] (bp_be_calculator_top_02_0)      0.0000     0.6486 f
  core/be/be_calculator/dispatch_pkt_i[24] (net)       24.6372              0.0000     0.6486 f
  core/be/be_calculator/reservation_reg/data_i[24] (bsg_dff_width_p295_0)   0.0000     0.6486 f
  core/be/be_calculator/reservation_reg/data_i[24] (net)  24.6372           0.0000     0.6486 f
  core/be/be_calculator/reservation_reg/data_r_reg_24_/D (DFFX1)   0.0802  -0.0160 &   0.6325 f
  data arrival time                                                                    0.6325

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                            -0.0034     0.4139
  core/be/be_calculator/reservation_reg/data_r_reg_24_/CLK (DFFX1)          0.0000     0.4139 r
  library hold time                                                         0.0091     0.4230
  data required time                                                                   0.4230
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4230
  data arrival time                                                                   -0.6325
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4046     0.4046
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.1922   0.0000    0.4046 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0343    0.1865     0.5911 r
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   3.0878      0.0000     0.5911 r
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.5911 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   3.0878    0.0000     0.5911 r
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.5911 r
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   3.0878            0.0000     0.5911 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0343    0.0000 &   0.5911 r
  data arrival time                                                                    0.5911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                            -0.0034     0.4073
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.4073 r
  library hold time                                                        -0.0259     0.3814
  data required time                                                                   0.3814
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3814
  data arrival time                                                                   -0.5911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/CLK (DFFX1)   0.0805   0.0000   0.3792 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/Q (DFFX1)   0.0595   0.1897     0.5689 r
  core/be/be_calculator/comp_stage_reg/data_o[218] (net)     1  12.4334     0.0000     0.5689 r
  core/be/be_calculator/comp_stage_reg/data_o[218] (bsg_dff_width_p320_0)   0.0000     0.5689 r
  core/be/be_calculator/wb_pkt_o[26] (net)             12.4334              0.0000     0.5689 r
  core/be/be_calculator/wb_pkt_o[26] (bp_be_calculator_top_02_0)            0.0000     0.5689 r
  core/be/wb_pkt[26] (net)                             12.4334              0.0000     0.5689 r
  core/be/icc_place39/INP (NBUFFX16)                              0.0595   -0.0038 &   0.5651 r
  core/be/icc_place39/Z (NBUFFX16)                                0.0446    0.0810 @   0.6461 r
  core/be/n41 (net)                             5      49.9990              0.0000     0.6461 r
  core/be/be_checker/wb_pkt_i[26] (bp_be_checker_top_02_0)                  0.0000     0.6461 r
  core/be/be_checker/wb_pkt_i[26] (net)                49.9990              0.0000     0.6461 r
  core/be/be_checker/scheduler/wb_pkt_i[26] (bp_be_scheduler_02_0)          0.0000     0.6461 r
  core/be/be_checker/scheduler/wb_pkt_i[26] (net)      49.9990              0.0000     0.6461 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (bp_be_regfile_02_0)   0.0000   0.6461 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (net)  49.9990     0.0000     0.6461 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6461 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (net)  49.9990   0.0000     0.6461 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[26] (saed90_64x32_2P)   0.0323  -0.0009 @   0.6452 r d 
  data arrival time                                                                    0.6452

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6452
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.2072   0.0000    0.3978 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0327    0.1866     0.5844 r
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   2.4983      0.0000     0.5844 r
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.5844 r
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   2.4983              0.0000     0.5844 r
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.5844 r
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   2.4983           0.0000     0.5844 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0327   0.0000 &   0.5845 r
  data arrival time                                                                    0.5845

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4038     0.4038
  clock reconvergence pessimism                                            -0.0034     0.4004
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.4004 r
  library hold time                                                        -0.0257     0.3747
  data required time                                                                   0.3747
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3747
  data arrival time                                                                   -0.5845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4102     0.4102
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/CLK (DFFX1)   0.2026   0.0000   0.4102 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/Q (DFFX1)   0.0740   0.2338   0.6439 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (net)     2  21.8911   0.0000   0.6439 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6439 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (net)  21.8911            0.0000     0.6439 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (bp_be_scheduler_02_0)    0.0000     0.6439 f
  core/be/be_checker/dispatch_pkt_o[19] (net)          21.8911              0.0000     0.6439 f
  core/be/be_checker/dispatch_pkt_o[19] (bp_be_checker_top_02_0)            0.0000     0.6439 f
  core/be/dispatch_pkt[19] (net)                       21.8911              0.0000     0.6439 f
  core/be/be_calculator/dispatch_pkt_i[19] (bp_be_calculator_top_02_0)      0.0000     0.6439 f
  core/be/be_calculator/dispatch_pkt_i[19] (net)       21.8911              0.0000     0.6439 f
  core/be/be_calculator/reservation_reg/data_i[19] (bsg_dff_width_p295_0)   0.0000     0.6439 f
  core/be/be_calculator/reservation_reg/data_i[19] (net)  21.8911           0.0000     0.6439 f
  core/be/be_calculator/reservation_reg/data_r_reg_19_/D (DFFX1)   0.0740  -0.0114 &   0.6326 f
  data arrival time                                                                    0.6326

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  clock reconvergence pessimism                                            -0.0034     0.4126
  core/be/be_calculator/reservation_reg/data_r_reg_19_/CLK (DFFX1)          0.0000     0.4126 r
  library hold time                                                         0.0102     0.4228
  data required time                                                                   0.4228
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4228
  data arrival time                                                                   -0.6326
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4047     0.4047
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.1922   0.0000    0.4047 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0343    0.1864     0.5911 r
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   3.0717      0.0000     0.5911 r
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.5911 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   3.0717    0.0000     0.5911 r
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.5911 r
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   3.0717           0.0000     0.5911 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0343   0.0000 &   0.5912 r
  data arrival time                                                                    0.5912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                            -0.0034     0.4072
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.4072 r
  library hold time                                                        -0.0259     0.3813
  data required time                                                                   0.3813
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3813
  data arrival time                                                                   -0.5912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4047     0.4047
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_/CLK (DFFX1)   0.1922   0.0000   0.4047 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_/Q (DFFX1)   0.0859   0.2401   0.6448 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[70] (net)     3  27.1430   0.0000   0.6448 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[70] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6448 f
  core/be/be_checker/scheduler/dispatch_pkt_o[222] (net)  27.1430           0.0000     0.6448 f
  core/be/be_checker/scheduler/dispatch_pkt_o[222] (bp_be_scheduler_02_0)   0.0000     0.6448 f
  core/be/be_checker/dispatch_pkt_o[222] (net)         27.1430              0.0000     0.6448 f
  core/be/be_checker/dispatch_pkt_o[222] (bp_be_checker_top_02_0)           0.0000     0.6448 f
  core/be/dispatch_pkt[218] (net)                      27.1430              0.0000     0.6448 f
  core/be/be_calculator/dispatch_pkt_i[222] (bp_be_calculator_top_02_0)     0.0000     0.6448 f
  core/be/be_calculator/dispatch_pkt_i[222] (net)      27.1430              0.0000     0.6448 f
  core/be/be_calculator/calc_stage_reg/data_i[12] (bsg_dff_width_p415_0)    0.0000     0.6448 f
  core/be/be_calculator/calc_stage_reg/data_i[12] (net)  27.1430            0.0000     0.6448 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/D (DFFX1)   0.0859   -0.0086 &   0.6361 f
  data arrival time                                                                    0.6361

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4203     0.4203
  clock reconvergence pessimism                                            -0.0034     0.4169
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)           0.0000     0.4169 r
  library hold time                                                         0.0093     0.4262
  data required time                                                                   0.4262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4262
  data arrival time                                                                   -0.6361
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4097     0.4097
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/CLK (DFFX1)   0.2025   0.0000   0.4097 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/Q (DFFX1)   0.0735   0.2334   0.6431 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (net)     2  21.6567   0.0000   0.6431 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6431 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (net)  21.6567            0.0000     0.6431 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (bp_be_scheduler_02_0)    0.0000     0.6431 f
  core/be/be_checker/dispatch_pkt_o[25] (net)          21.6567              0.0000     0.6431 f
  core/be/be_checker/dispatch_pkt_o[25] (bp_be_checker_top_02_0)            0.0000     0.6431 f
  core/be/dispatch_pkt[25] (net)                       21.6567              0.0000     0.6431 f
  core/be/be_calculator/dispatch_pkt_i[25] (bp_be_calculator_top_02_0)      0.0000     0.6431 f
  core/be/be_calculator/dispatch_pkt_i[25] (net)       21.6567              0.0000     0.6431 f
  core/be/be_calculator/reservation_reg/data_i[25] (bsg_dff_width_p295_0)   0.0000     0.6431 f
  core/be/be_calculator/reservation_reg/data_i[25] (net)  21.6567           0.0000     0.6431 f
  core/be/be_calculator/reservation_reg/data_r_reg_25_/D (DFFX1)   0.0735  -0.0091 &   0.6340 f
  data arrival time                                                                    0.6340

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                            -0.0034     0.4138
  core/be/be_calculator/reservation_reg/data_r_reg_25_/CLK (DFFX1)          0.0000     0.4138 r
  library hold time                                                         0.0103     0.4241
  data required time                                                                   0.4241
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4241
  data arrival time                                                                   -0.6340
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.2026   0.0000    0.4112 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0334    0.1867     0.5979 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   2.7361      0.0000     0.5979 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.5979 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   2.7361   0.0000     0.5979 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.5979 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   2.7361           0.0000     0.5979 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0334   0.0000 &   0.5979 r
  data arrival time                                                                    0.5979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                            -0.0034     0.4137
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.4137 r
  library hold time                                                        -0.0258     0.3879
  data required time                                                                   0.3879
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3879
  data arrival time                                                                   -0.5979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2100


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.2079   0.0000    0.3978 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0330    0.1868     0.5846 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   2.5856      0.0000     0.5846 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.5846 r
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   2.5856              0.0000     0.5846 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.5846 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   2.5856           0.0000     0.5846 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0330   0.0000 &   0.5846 r
  data arrival time                                                                    0.5846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4038     0.4038
  clock reconvergence pessimism                                            -0.0034     0.4004
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.4004 r
  library hold time                                                        -0.0258     0.3746
  data required time                                                                   0.3746
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3746
  data arrival time                                                                   -0.5846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2100


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.2207    0.0000     0.4140 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0321    0.1873     0.6013 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   2.2584        0.0000     0.6013 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.6013 r
  core/be/be_calculator/exc_stage_r[3] (net)            2.2584              0.0000     0.6013 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.6013 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   2.2584              0.0000     0.6013 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0321    0.0000 &   0.6013 r
  data arrival time                                                                    0.6013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4204     0.4204
  clock reconvergence pessimism                                            -0.0034     0.4170
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.4170 r
  library hold time                                                        -0.0257     0.3913
  data required time                                                                   0.3913
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3913
  data arrival time                                                                   -0.6013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2100


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4128     0.4128
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.2206   0.0000    0.4128 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0320    0.1872     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   2.2346      0.0000     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.6000 r
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   2.2346             0.0000     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   2.2346           0.0000     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0320   0.0000 &   0.6000 r
  data arrival time                                                                    0.6000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4191     0.4191
  clock reconvergence pessimism                                            -0.0034     0.4157
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.4157 r
  library hold time                                                        -0.0257     0.3900
  data required time                                                                   0.3900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3900
  data arrival time                                                                   -0.6000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2100


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.2026   0.0000   0.4118 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0339   0.1870     0.5988 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.9316     0.0000     0.5988 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.5988 r
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.9316          0.0000     0.5988 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.5988 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.9316           0.0000     0.5988 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0339   0.0000 &   0.5988 r
  data arrival time                                                                    0.5988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  clock reconvergence pessimism                                            -0.0034     0.4147
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.4147 r
  library hold time                                                        -0.0259     0.3888
  data required time                                                                   0.3888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3888
  data arrival time                                                                   -0.5988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3980     0.3980
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.2072   0.0000    0.3980 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0329    0.1868     0.5847 r
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   2.5831      0.0000     0.5847 r
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.5847 r
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    2.5831              0.0000     0.5847 r
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.5847 r
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   2.5831           0.0000     0.5847 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0329   0.0000 &   0.5847 r
  data arrival time                                                                    0.5847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  clock reconvergence pessimism                                            -0.0034     0.4003
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.4003 r
  library hold time                                                        -0.0258     0.3746
  data required time                                                                   0.3746
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3746
  data arrival time                                                                   -0.5847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0805   0.0000   0.3795 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0713   0.2186     0.5981 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     3  20.7403     0.0000     0.5981 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.5981 f
  core/be/be_calculator/wb_pkt_o[47] (net)             20.7403              0.0000     0.5981 f
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.5981 f
  core/be/wb_pkt[47] (net)                             20.7403              0.0000     0.5981 f
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.5981 f
  core/be/be_checker/wb_pkt_i[47] (net)                20.7403              0.0000     0.5981 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.5981 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      20.7403              0.0000     0.5981 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.5981 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  20.7403     0.0000     0.5981 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[47] (bsg_dff_width_p68_0)   0.0000   0.5981 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[47] (net)  20.7403   0.0000   0.5981 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_47_/D (DFFX1)   0.0713  -0.0081 &   0.5900 f
  data arrival time                                                                    0.5900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3842     0.3842
  clock reconvergence pessimism                                            -0.0044     0.3798
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_47_/CLK (DFFX1)   0.0000   0.3798 r
  library hold time                                                         0.0000     0.3798
  data required time                                                                   0.3798
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3798
  data arrival time                                                                   -0.5900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4038     0.4038
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1921   0.0000    0.4038 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0348    0.1868     0.5906 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   3.2681      0.0000     0.5906 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.5906 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   3.2681    0.0000     0.5906 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.5906 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   3.2681           0.0000     0.5906 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0348   0.0000 &   0.5906 r
  data arrival time                                                                    0.5906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4099     0.4099
  clock reconvergence pessimism                                            -0.0034     0.4065
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.4065 r
  library hold time                                                        -0.0261     0.3804
  data required time                                                                   0.3804
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3804
  data arrival time                                                                   -0.5906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3984     0.3984
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.2072   0.0000    0.3984 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0333    0.1870     0.5854 r
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   2.7150      0.0000     0.5854 r
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.5854 r
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    2.7150              0.0000     0.5854 r
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.5854 r
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   2.7150           0.0000     0.5854 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0333   0.0000 &   0.5854 r
  data arrival time                                                                    0.5854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4045     0.4045
  clock reconvergence pessimism                                            -0.0034     0.4011
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.4011 r
  library hold time                                                        -0.0259     0.3752
  data required time                                                                   0.3752
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3752
  data arrival time                                                                   -0.5854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.2026   0.0000   0.4104 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0331   0.1865     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   2.6546     0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.5969 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   2.6546   0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   2.6546           0.0000     0.5969 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0331   0.0000 &   0.5970 r
  data arrival time                                                                    0.5970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4159     0.4159
  clock reconvergence pessimism                                            -0.0034     0.4125
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.4125 r
  library hold time                                                        -0.0257     0.3867
  data required time                                                                   0.3867
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3867
  data arrival time                                                                   -0.5970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3965     0.3965
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.2214   0.0000   0.3965 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0333   0.1882   0.5847 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   2.7249   0.0000   0.5847 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.5847 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   2.7249      0.0000     0.5847 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.5847 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   2.7249   0.0000   0.5847 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0333   0.0000 &   0.5847 r
  data arrival time                                                                    0.5847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4029     0.4029
  clock reconvergence pessimism                                            -0.0023     0.4006
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.4006 r
  library hold time                                                        -0.0261     0.3745
  data required time                                                                   0.3745
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3745
  data arrival time                                                                   -0.5847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4128     0.4128
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.2207   0.0000    0.4128 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0321    0.1873     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   2.2810      0.0000     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.6000 r
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   2.2810              0.0000     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   2.2810           0.0000     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0321   0.0000 &   0.6000 r
  data arrival time                                                                    0.6000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4190     0.4190
  clock reconvergence pessimism                                            -0.0034     0.4155
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.4155 r
  library hold time                                                        -0.0258     0.3898
  data required time                                                                   0.3898
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3898
  data arrival time                                                                   -0.6000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4164     0.4164
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/CLK (DFFX1)   0.1672   0.0000   0.4164 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/Q (DFFX1)   0.0623   0.2235   0.6399 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (net)     2  16.6766   0.0000   0.6399 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6399 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (net)  16.6766            0.0000     0.6399 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (bp_be_scheduler_02_0)    0.0000     0.6399 f
  core/be/be_checker/dispatch_pkt_o[32] (net)          16.6766              0.0000     0.6399 f
  core/be/be_checker/dispatch_pkt_o[32] (bp_be_checker_top_02_0)            0.0000     0.6399 f
  core/be/dispatch_pkt[32] (net)                       16.6766              0.0000     0.6399 f
  core/be/be_calculator/dispatch_pkt_i[32] (bp_be_calculator_top_02_0)      0.0000     0.6399 f
  core/be/be_calculator/dispatch_pkt_i[32] (net)       16.6766              0.0000     0.6399 f
  core/be/be_calculator/reservation_reg/data_i[32] (bsg_dff_width_p295_0)   0.0000     0.6399 f
  core/be/be_calculator/reservation_reg/data_i[32] (net)  16.6766           0.0000     0.6399 f
  core/be/be_calculator/reservation_reg/data_r_reg_32_/D (DFFX1)   0.0623  -0.0017 &   0.6382 f
  data arrival time                                                                    0.6382

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4228     0.4228
  clock reconvergence pessimism                                            -0.0044     0.4184
  core/be/be_calculator/reservation_reg/data_r_reg_32_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                         0.0096     0.4279
  data required time                                                                   0.4279
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4279
  data arrival time                                                                   -0.6382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.2026   0.0000   0.4108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0346   0.1875     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   3.1813     0.0000     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.5983 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   3.1813   0.0000     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   3.1813           0.0000     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0346   0.0000 &   0.5983 r
  data arrival time                                                                    0.5983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4176     0.4176
  clock reconvergence pessimism                                            -0.0034     0.4142
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.4142 r
  library hold time                                                        -0.0261     0.3880
  data required time                                                                   0.3880
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3880
  data arrival time                                                                   -0.5983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.2206   0.0000    0.4125 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0328    0.1878     0.6003 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   2.5402      0.0000     0.6003 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.6003 r
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   2.5402              0.0000     0.6003 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.6003 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   2.5402           0.0000     0.6003 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0328   0.0000 &   0.6003 r
  data arrival time                                                                    0.6003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4193     0.4193
  clock reconvergence pessimism                                            -0.0034     0.4159
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.4159 r
  library hold time                                                        -0.0259     0.3900
  data required time                                                                   0.3900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3900
  data arrival time                                                                   -0.6003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.2026   0.0000   0.4118 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0342   0.1872     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   3.0341     0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.5990 r
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   3.0341          0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   3.0341           0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0342   0.0000 &   0.5990 r
  data arrival time                                                                    0.5990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  clock reconvergence pessimism                                            -0.0034     0.4147
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.4147 r
  library hold time                                                        -0.0260     0.3886
  data required time                                                                   0.3886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3886
  data arrival time                                                                   -0.5990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2104


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4046     0.4046
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.1922   0.0000    0.4046 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0350    0.1869     0.5915 r
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   3.3226      0.0000     0.5915 r
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.5915 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   3.3226    0.0000     0.5915 r
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.5915 r
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   3.3226           0.0000     0.5915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0350   0.0000 &   0.5915 r
  data arrival time                                                                    0.5915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                            -0.0034     0.4071
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.4071 r
  library hold time                                                        -0.0261     0.3810
  data required time                                                                   0.3810
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3810
  data arrival time                                                                   -0.5915
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2104


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4127     0.4127
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.2207   0.0000    0.4127 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0325    0.1875     0.6002 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   2.3976      0.0000     0.6002 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.6002 r
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   2.3976              0.0000     0.6002 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.6002 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   2.3976           0.0000     0.6002 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0325   0.0000 &   0.6002 r
  data arrival time                                                                    0.6002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4190     0.4190
  clock reconvergence pessimism                                            -0.0034     0.4155
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.4155 r
  library hold time                                                        -0.0258     0.3897
  data required time                                                                   0.3897
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3897
  data arrival time                                                                   -0.6002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4168     0.4168
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1680   0.0000   0.4168 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0362   0.1858     0.6026 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   3.7888     0.0000     0.6026 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.6026 r
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   3.7888          0.0000     0.6026 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.6026 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   3.7888           0.0000     0.6026 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0362   0.0000 &   0.6027 r
  data arrival time                                                                    0.6027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4228     0.4228
  clock reconvergence pessimism                                            -0.0044     0.4183
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.4183 r
  library hold time                                                        -0.0261     0.3922
  data required time                                                                   0.3922
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3922
  data arrival time                                                                   -0.6027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_289_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4100     0.4100
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)   0.2025   0.0000   0.4100 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/Q (DFFX1)   0.0639   0.2275     0.6375 f
  core/be/be_calculator/calc_stage_reg/data_o[206] (net)     3  17.4023     0.0000     0.6375 f
  core/be/be_calculator/calc_stage_reg/data_o[206] (bsg_dff_width_p415_0)   0.0000     0.6375 f
  core/be/be_calculator/commit_pkt_o[28] (net)         17.4023              0.0000     0.6375 f
  core/be/be_calculator/calc_stage_reg/data_i[289] (bsg_dff_width_p415_0)   0.0000     0.6375 f
  core/be/be_calculator/calc_stage_reg/data_i[289] (net)  17.4023           0.0000     0.6375 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_289_/D (DFFX1)   0.0639  -0.0018 &   0.6357 f
  data arrival time                                                                    0.6357

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                            -0.0034     0.4133
  core/be/be_calculator/calc_stage_reg/data_r_reg_289_/CLK (DFFX1)          0.0000     0.4133 r
  library hold time                                                         0.0120     0.4252
  data required time                                                                   0.4252
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4252
  data arrival time                                                                   -0.6357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4141     0.4141
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.2207    0.0000     0.4141 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0325    0.1875     0.6016 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   2.4111        0.0000     0.6016 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.6016 r
  core/be/be_calculator/exc_stage_r[2] (net)            2.4111              0.0000     0.6016 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.6016 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   2.4111              0.0000     0.6016 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0325    0.0000 &   0.6017 r
  data arrival time                                                                    0.6017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4204     0.4204
  clock reconvergence pessimism                                            -0.0034     0.4170
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.4170 r
  library hold time                                                        -0.0258     0.3912
  data required time                                                                   0.3912
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3912
  data arrival time                                                                   -0.6017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4127     0.4127
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.2207   0.0000    0.4127 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0323    0.1874     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   2.3211      0.0000     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.6000 r
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   2.3211              0.0000     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   2.3211           0.0000     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0323   0.0000 &   0.6000 r
  data arrival time                                                                    0.6000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4187     0.4187
  clock reconvergence pessimism                                            -0.0034     0.4153
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.4153 r
  library hold time                                                        -0.0258     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.6000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/CLK (DFFX1)   0.1921   0.0000   0.4037 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/Q (DFFX1)   0.0688   0.2297   0.6334 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (net)     3  19.5725   0.0000   0.6334 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6334 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (net)  19.5725           0.0000     0.6334 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (bp_be_scheduler_02_0)   0.0000     0.6334 f
  core/be/be_checker/dispatch_pkt_o[230] (net)         19.5725              0.0000     0.6334 f
  core/be/be_checker/dispatch_pkt_o[230] (bp_be_checker_top_02_0)           0.0000     0.6334 f
  core/be/dispatch_pkt[226] (net)                      19.5725              0.0000     0.6334 f
  core/be/be_calculator/dispatch_pkt_i[230] (bp_be_calculator_top_02_0)     0.0000     0.6334 f
  core/be/be_calculator/dispatch_pkt_i[230] (net)      19.5725              0.0000     0.6334 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (bsg_dff_width_p415_0)    0.0000     0.6334 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (net)  19.5725            0.0000     0.6334 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/D (DFFX1)   0.0688   -0.0061 &   0.6273 f
  data arrival time                                                                    0.6273

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4099     0.4099
  clock reconvergence pessimism                                            -0.0034     0.4065
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/CLK (DFFX1)           0.0000     0.4065 r
  library hold time                                                         0.0103     0.4168
  data required time                                                                   0.4168
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4168
  data arrival time                                                                   -0.6273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.2032   0.0000   0.4109 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0341   0.1872     0.5981 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   3.0017     0.0000     0.5981 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.5981 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   3.0017   0.0000     0.5981 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.5981 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   3.0017           0.0000     0.5981 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0341   0.0000 &   0.5981 r
  data arrival time                                                                    0.5981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  clock reconvergence pessimism                                            -0.0034     0.4136
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.4136 r
  library hold time                                                        -0.0260     0.3876
  data required time                                                                   0.3876
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3876
  data arrival time                                                                   -0.5981
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.2206   0.0000    0.4112 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0326    0.1876     0.5988 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.4341      0.0000     0.5988 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.5988 r
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.4341              0.0000     0.5988 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.5988 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.4341           0.0000     0.5988 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0326   0.0000 &   0.5988 r
  data arrival time                                                                    0.5988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                            -0.0034     0.4141
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.4141 r
  library hold time                                                        -0.0259     0.3882
  data required time                                                                   0.3882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3882
  data arrival time                                                                   -0.5988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2106


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3784     0.3784
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0805   0.0000   0.3784 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0665   0.2156     0.5940 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3  18.5804     0.0000     0.5940 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.5940 f
  core/be/be_calculator/wb_pkt_o[45] (net)             18.5804              0.0000     0.5940 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.5940 f
  core/be/wb_pkt[45] (net)                             18.5804              0.0000     0.5940 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5940 f
  core/be/be_checker/wb_pkt_i[45] (net)                18.5804              0.0000     0.5940 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5940 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      18.5804              0.0000     0.5940 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5940 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  18.5804     0.0000     0.5940 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[45] (bsg_dff_width_p68_0)   0.0000   0.5940 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[45] (net)  18.5804   0.0000   0.5940 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_45_/D (DFFX1)   0.0665  -0.0039 &   0.5901 f
  data arrival time                                                                    0.5901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3829     0.3829
  clock reconvergence pessimism                                            -0.0044     0.3785
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_45_/CLK (DFFX1)   0.0000   0.3785 r
  library hold time                                                         0.0010     0.3795
  data required time                                                                   0.3795
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3795
  data arrival time                                                                   -0.5901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2106


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4141     0.4141
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.2207    0.0000     0.4141 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0327    0.1877     0.6018 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   2.4836        0.0000     0.6018 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.6018 r
  core/be/be_calculator/exc_stage_r[4] (net)            2.4836              0.0000     0.6018 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.6018 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   2.4836              0.0000     0.6018 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0327    0.0000 &   0.6018 r
  data arrival time                                                                    0.6018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4205     0.4205
  clock reconvergence pessimism                                            -0.0034     0.4170
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.4170 r
  library hold time                                                        -0.0259     0.3911
  data required time                                                                   0.3911
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3911
  data arrival time                                                                   -0.6018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2106


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4350     0.4350
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/CLK (DFFX1)   0.2087   0.0000   0.4350 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/Q (DFFX1)   0.0798   0.2379   0.6729 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (net)     2  24.4825   0.0000   0.6729 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6729 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (net)  24.4825            0.0000     0.6729 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (bp_be_scheduler_02_0)    0.0000     0.6729 f
  core/be/be_checker/dispatch_pkt_o[42] (net)          24.4825              0.0000     0.6729 f
  core/be/be_checker/dispatch_pkt_o[42] (bp_be_checker_top_02_0)            0.0000     0.6729 f
  core/be/dispatch_pkt[42] (net)                       24.4825              0.0000     0.6729 f
  core/be/be_calculator/dispatch_pkt_i[42] (bp_be_calculator_top_02_0)      0.0000     0.6729 f
  core/be/be_calculator/dispatch_pkt_i[42] (net)       24.4825              0.0000     0.6729 f
  core/be/be_calculator/reservation_reg/data_i[42] (bsg_dff_width_p295_0)   0.0000     0.6729 f
  core/be/be_calculator/reservation_reg/data_i[42] (net)  24.4825           0.0000     0.6729 f
  core/be/be_calculator/reservation_reg/data_r_reg_42_/D (DFFX1)   0.0798  -0.0152 &   0.6576 f
  data arrival time                                                                    0.6576

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4418     0.4418
  clock reconvergence pessimism                                            -0.0044     0.4374
  core/be/be_calculator/reservation_reg/data_r_reg_42_/CLK (DFFX1)          0.0000     0.4374 r
  library hold time                                                         0.0096     0.4470
  data required time                                                                   0.4470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4470
  data arrival time                                                                   -0.6576
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4141     0.4141
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.2207    0.0000     0.4141 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0326    0.1876     0.6017 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.4630        0.0000     0.6017 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.6017 r
  core/be/be_calculator/exc_stage_r[7] (net)            2.4630              0.0000     0.6017 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.6017 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.4630             0.0000     0.6017 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0326    0.0000 &   0.6017 r
  data arrival time                                                                    0.6017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4203     0.4203
  clock reconvergence pessimism                                            -0.0034     0.4169
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.4169 r
  library hold time                                                        -0.0259     0.3910
  data required time                                                                   0.3910
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3910
  data arrival time                                                                   -0.6017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.2206   0.0000    0.4116 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0331    0.1879     0.5996 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.6382      0.0000     0.5996 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.5996 r
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.6382              0.0000     0.5996 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.5996 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.6382           0.0000     0.5996 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0331   0.0000 &   0.5996 r
  data arrival time                                                                    0.5996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4183     0.4183
  clock reconvergence pessimism                                            -0.0034     0.4149
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.4149 r
  library hold time                                                        -0.0260     0.3889
  data required time                                                                   0.3889
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3889
  data arrival time                                                                   -0.5996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0805   0.0000   0.3801 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0680   0.2166     0.5967 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     3  19.2672     0.0000     0.5967 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5967 f
  core/be/be_calculator/wb_pkt_o[55] (net)             19.2672              0.0000     0.5967 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5967 f
  core/be/wb_pkt[55] (net)                             19.2672              0.0000     0.5967 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.5967 f
  core/be/be_checker/wb_pkt_i[55] (net)                19.2672              0.0000     0.5967 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.5967 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      19.2672              0.0000     0.5967 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.5967 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  19.2672     0.0000     0.5967 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[55] (bsg_dff_width_p68_0)   0.0000   0.5967 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[55] (net)  19.2672   0.0000   0.5967 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_55_/D (DFFX1)   0.0680  -0.0062 &   0.5905 f
  data arrival time                                                                    0.5905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3835     0.3835
  clock reconvergence pessimism                                            -0.0044     0.3791
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_55_/CLK (DFFX1)   0.0000   0.3791 r
  library hold time                                                         0.0007     0.3798
  data required time                                                                   0.3798
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3798
  data arrival time                                                                   -0.5905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_194_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3788     0.3788
  core/be/be_calculator/comp_stage_reg/data_r_reg_194_/CLK (DFFX1)   0.0805   0.0000   0.3788 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_194_/Q (DFFX1)   0.0537   0.1864     0.5652 r
  core/be/be_calculator/comp_stage_reg/data_o[194] (net)     1  10.2176     0.0000     0.5652 r
  core/be/be_calculator/comp_stage_reg/data_o[194] (bsg_dff_width_p320_0)   0.0000     0.5652 r
  core/be/be_calculator/wb_pkt_o[2] (net)              10.2176              0.0000     0.5652 r
  core/be/be_calculator/wb_pkt_o[2] (bp_be_calculator_top_02_0)             0.0000     0.5652 r
  core/be/wb_pkt[2] (net)                              10.2176              0.0000     0.5652 r
  core/be/icc_place56/INP (NBUFFX8)                               0.0537   -0.0015 &   0.5637 r
  core/be/icc_place56/Z (NBUFFX8)                                 0.0487    0.0834 @   0.6471 r
  core/be/n58 (net)                             4      39.4951              0.0000     0.6471 r
  core/be/be_checker/wb_pkt_i[2] (bp_be_checker_top_02_0)                   0.0000     0.6471 r
  core/be/be_checker/wb_pkt_i[2] (net)                 39.4951              0.0000     0.6471 r
  core/be/be_checker/scheduler/wb_pkt_i[2] (bp_be_scheduler_02_0)           0.0000     0.6471 r
  core/be/be_checker/scheduler/wb_pkt_i[2] (net)       39.4951              0.0000     0.6471 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[2] (bp_be_regfile_02_0)   0.0000   0.6471 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[2] (net)  39.4951      0.0000     0.6471 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[2] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6471 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[2] (net)  39.4951    0.0000     0.6471 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[2] (saed90_64x32_2P)   0.0352   0.0002 @   0.6473 r d 
  data arrival time                                                                    0.6473

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3800     0.3800
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0805   0.0000   0.3800 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0736   0.2200     0.6000 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     3  21.7415     0.0000     0.6000 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.6000 f
  core/be/be_calculator/wb_pkt_o[57] (net)             21.7415              0.0000     0.6000 f
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.6000 f
  core/be/wb_pkt[57] (net)                             21.7415              0.0000     0.6000 f
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.6000 f
  core/be/be_checker/wb_pkt_i[57] (net)                21.7415              0.0000     0.6000 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.6000 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      21.7415              0.0000     0.6000 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.6000 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  21.7415     0.0000     0.6000 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[57] (bsg_dff_width_p68_0)   0.0000   0.6000 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[57] (net)  21.7415   0.0000   0.6000 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_57_/D (DFFX1)   0.0736  -0.0099 &   0.5901 f
  data arrival time                                                                    0.5901

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3842     0.3842
  clock reconvergence pessimism                                            -0.0044     0.3798
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_57_/CLK (DFFX1)   0.0000   0.3798 r
  library hold time                                                        -0.0005     0.3794
  data required time                                                                   0.3794
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3794
  data arrival time                                                                   -0.5901
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.0805   0.0000   0.3796 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0739   0.1974     0.5770 r
  core/be/be_calculator/comp_stage_reg/data_o[229] (net)     1  17.9171     0.0000     0.5770 r
  core/be/be_calculator/comp_stage_reg/data_o[229] (bsg_dff_width_p320_0)   0.0000     0.5770 r
  core/be/be_calculator/wb_pkt_o[37] (net)             17.9171              0.0000     0.5770 r
  core/be/be_calculator/wb_pkt_o[37] (bp_be_calculator_top_02_0)            0.0000     0.5770 r
  core/be/wb_pkt[37] (net)                             17.9171              0.0000     0.5770 r
  core/be/icc_place44/INP (NBUFFX16)                              0.0739   -0.0113 &   0.5656 r
  core/be/icc_place44/Z (NBUFFX16)                                0.0474    0.0846 @   0.6502 r
  core/be/n46 (net)                             5      50.3035              0.0000     0.6502 r
  core/be/be_checker/wb_pkt_i[37] (bp_be_checker_top_02_0)                  0.0000     0.6502 r
  core/be/be_checker/wb_pkt_i[37] (net)                50.3035              0.0000     0.6502 r
  core/be/be_checker/scheduler/wb_pkt_i[37] (bp_be_scheduler_02_0)          0.0000     0.6502 r
  core/be/be_checker/scheduler/wb_pkt_i[37] (net)      50.3035              0.0000     0.6502 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (bp_be_regfile_02_0)   0.0000   0.6502 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (net)  50.3035     0.0000     0.6502 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6502 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (net)  50.3035   0.0000     0.6502 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[37] (saed90_64x32_2P)   0.0474  -0.0029 @   0.6473 r d 
  data arrival time                                                                    0.6473

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2108


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3977     0.3977
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.2077   0.0000    0.3977 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0336    0.1872     0.5849 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.8042      0.0000     0.5849 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.5849 r
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.8042              0.0000     0.5849 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.5849 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.8042           0.0000     0.5849 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0336   0.0000 &   0.5849 r
  data arrival time                                                                    0.5849

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4035     0.4035
  clock reconvergence pessimism                                            -0.0034     0.4001
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.4001 r
  library hold time                                                        -0.0259     0.3742
  data required time                                                                   0.3742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3742
  data arrival time                                                                   -0.5849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2108


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1921   0.0000   0.4027 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0362   0.1877     0.5905 r
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   3.7802     0.0000     0.5905 r
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.5905 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   3.7802   0.0000     0.5905 r
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.5905 r
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   3.7802           0.0000     0.5905 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0362  -0.0007 &   0.5898 r
  data arrival time                                                                    0.5898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4089     0.4089
  clock reconvergence pessimism                                            -0.0034     0.4055
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.4055 r
  library hold time                                                        -0.0265     0.3790
  data required time                                                                   0.3790
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3790
  data arrival time                                                                   -0.5898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2108


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/CLK (DFFX1)   0.2033   0.0000   0.4106 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/Q (DFFX1)   0.0649   0.2282   0.6387 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (net)     2  17.8497   0.0000   0.6387 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6387 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (net)  17.8497            0.0000     0.6387 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (bp_be_scheduler_02_0)    0.0000     0.6387 f
  core/be/be_checker/dispatch_pkt_o[15] (net)          17.8497              0.0000     0.6387 f
  core/be/be_checker/dispatch_pkt_o[15] (bp_be_checker_top_02_0)            0.0000     0.6387 f
  core/be/dispatch_pkt[15] (net)                       17.8497              0.0000     0.6387 f
  core/be/be_calculator/dispatch_pkt_i[15] (bp_be_calculator_top_02_0)      0.0000     0.6387 f
  core/be/be_calculator/dispatch_pkt_i[15] (net)       17.8497              0.0000     0.6387 f
  core/be/be_calculator/reservation_reg/data_i[15] (bsg_dff_width_p295_0)   0.0000     0.6387 f
  core/be/be_calculator/reservation_reg/data_i[15] (net)  17.8497           0.0000     0.6387 f
  core/be/be_calculator/reservation_reg/data_r_reg_15_/D (DFFX1)   0.0649  -0.0029 &   0.6358 f
  data arrival time                                                                    0.6358

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4166     0.4166
  clock reconvergence pessimism                                            -0.0034     0.4132
  core/be/be_calculator/reservation_reg/data_r_reg_15_/CLK (DFFX1)          0.0000     0.4132 r
  library hold time                                                         0.0118     0.4250
  data required time                                                                   0.4250
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4250
  data arrival time                                                                   -0.6358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2108


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4043     0.4043
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.1922   0.0000   0.4043 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0338   0.1861     0.5905 r
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   2.8966     0.0000     0.5905 r
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.5905 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   2.8966    0.0000     0.5905 r
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.5905 r
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   2.8966           0.0000     0.5905 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0338   0.0000 &   0.5905 r
  data arrival time                                                                    0.5905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4088     0.4088
  clock reconvergence pessimism                                            -0.0034     0.4054
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.4054 r
  library hold time                                                        -0.0258     0.3797
  data required time                                                                   0.3797
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3797
  data arrival time                                                                   -0.5905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2108


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.2207   0.0000    0.4126 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0336    0.1882     0.6008 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   2.8035      0.0000     0.6008 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.6008 r
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   2.8035              0.0000     0.6008 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.6008 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   2.8035           0.0000     0.6008 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0336   0.0000 &   0.6008 r
  data arrival time                                                                    0.6008

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4195     0.4195
  clock reconvergence pessimism                                            -0.0034     0.4161
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.4161 r
  library hold time                                                        -0.0261     0.3900
  data required time                                                                   0.3900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3900
  data arrival time                                                                   -0.6008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2108


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3977     0.3977
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.2072   0.0000    0.3977 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0339    0.1874     0.5851 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.9174      0.0000     0.5851 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.5851 r
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.9174              0.0000     0.5851 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.5851 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.9174           0.0000     0.5851 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0339   0.0000 &   0.5851 r
  data arrival time                                                                    0.5851

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  clock reconvergence pessimism                                            -0.0034     0.4003
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.4003 r
  library hold time                                                        -0.0260     0.3743
  data required time                                                                   0.3743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3743
  data arrival time                                                                   -0.5851
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2109


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.2206   0.0000    0.4125 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0327    0.1877     0.6001 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   2.4911      0.0000     0.6001 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.6001 r
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   2.4911              0.0000     0.6001 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.6001 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   2.4911           0.0000     0.6001 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0327   0.0000 &   0.6001 r
  data arrival time                                                                    0.6001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4186     0.4186
  clock reconvergence pessimism                                            -0.0034     0.4152
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.4152 r
  library hold time                                                        -0.0259     0.3893
  data required time                                                                   0.3893
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3893
  data arrival time                                                                   -0.6001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2109


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/CLK (DFFX1)   0.2026   0.0000    0.4117 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/Q (DFFX1)   0.0348    0.1877     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_o[91] (net)     1   3.2792      0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_o[91] (bsg_dff_width_p415_0)    0.0000     0.5994 r
  core/be/be_calculator/calc_stage_r_1__pipe_int_v_ (net)   3.2792          0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_i[174] (bsg_dff_width_p415_0)   0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_i[174] (net)   3.2792           0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/D (DFFX1)   0.0348   0.0000 &   0.5994 r
  data arrival time                                                                    0.5994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  clock reconvergence pessimism                                            -0.0034     0.4147
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.4147 r
  library hold time                                                        -0.0262     0.3885
  data required time                                                                   0.3885
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3885
  data arrival time                                                                   -0.5994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2110


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4101     0.4101
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/CLK (DFFX1)   0.2025   0.0000   0.4101 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/Q (DFFX1)   0.0841   0.2399   0.6500 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (net)     2  26.3618   0.0000   0.6500 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6500 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (net)  26.3618            0.0000     0.6500 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (bp_be_scheduler_02_0)    0.0000     0.6500 f
  core/be/be_checker/dispatch_pkt_o[28] (net)          26.3618              0.0000     0.6500 f
  core/be/be_checker/dispatch_pkt_o[28] (bp_be_checker_top_02_0)            0.0000     0.6500 f
  core/be/dispatch_pkt[28] (net)                       26.3618              0.0000     0.6500 f
  core/be/be_calculator/dispatch_pkt_i[28] (bp_be_calculator_top_02_0)      0.0000     0.6500 f
  core/be/be_calculator/dispatch_pkt_i[28] (net)       26.3618              0.0000     0.6500 f
  core/be/be_calculator/reservation_reg/data_i[28] (bsg_dff_width_p295_0)   0.0000     0.6500 f
  core/be/be_calculator/reservation_reg/data_i[28] (net)  26.3618           0.0000     0.6500 f
  core/be/be_calculator/reservation_reg/data_r_reg_28_/D (DFFX1)   0.0841  -0.0157 &   0.6343 f
  data arrival time                                                                    0.6343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4183     0.4183
  clock reconvergence pessimism                                            -0.0034     0.4149
  core/be/be_calculator/reservation_reg/data_r_reg_28_/CLK (DFFX1)          0.0000     0.4149 r
  library hold time                                                         0.0084     0.4233
  data required time                                                                   0.4233
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4233
  data arrival time                                                                   -0.6343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2110


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4036     0.4036
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1921   0.0000     0.4036 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0366    0.1880     0.5916 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   3.9105       0.0000     0.5916 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.5916 r
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    3.9105              0.0000     0.5916 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.5916 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   3.9105            0.0000     0.5916 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0366   -0.0007 &   0.5909 r
  data arrival time                                                                    0.5909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4099     0.4099
  clock reconvergence pessimism                                            -0.0034     0.4065
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.4065 r
  library hold time                                                        -0.0266     0.3799
  data required time                                                                   0.3799
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3799
  data arrival time                                                                   -0.5909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2110


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.2214   0.0000   0.3968 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0340   0.1886   0.5854 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   2.9674   0.0000   0.5854 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.5854 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   2.9674      0.0000     0.5854 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.5854 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   2.9674   0.0000   0.5854 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0340   0.0000 &   0.5854 r
  data arrival time                                                                    0.5854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4029     0.4029
  clock reconvergence pessimism                                            -0.0023     0.4006
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.4006 r
  library hold time                                                        -0.0263     0.3743
  data required time                                                                   0.3743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3743
  data arrival time                                                                   -0.5854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2111


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4164     0.4164
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/CLK (DFFX1)   0.1672   0.0000   0.4164 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/Q (DFFX1)   0.0682   0.2272   0.6436 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (net)     2  19.3044   0.0000   0.6436 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6436 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (net)  19.3044            0.0000     0.6436 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (bp_be_scheduler_02_0)    0.0000     0.6436 f
  core/be/be_checker/dispatch_pkt_o[33] (net)          19.3044              0.0000     0.6436 f
  core/be/be_checker/dispatch_pkt_o[33] (bp_be_checker_top_02_0)            0.0000     0.6436 f
  core/be/dispatch_pkt[33] (net)                       19.3044              0.0000     0.6436 f
  core/be/be_calculator/dispatch_pkt_i[33] (bp_be_calculator_top_02_0)      0.0000     0.6436 f
  core/be/be_calculator/dispatch_pkt_i[33] (net)       19.3044              0.0000     0.6436 f
  core/be/be_calculator/reservation_reg/data_i[33] (bsg_dff_width_p295_0)   0.0000     0.6436 f
  core/be/be_calculator/reservation_reg/data_i[33] (net)  19.3044           0.0000     0.6436 f
  core/be/be_calculator/reservation_reg/data_r_reg_33_/D (DFFX1)   0.0682  -0.0055 &   0.6381 f
  data arrival time                                                                    0.6381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4228     0.4228
  clock reconvergence pessimism                                            -0.0044     0.4184
  core/be/be_calculator/reservation_reg/data_r_reg_33_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                         0.0085     0.4268
  data required time                                                                   0.4268
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4268
  data arrival time                                                                   -0.6381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2112


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3787     0.3787
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0805   0.0000   0.3787 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0795   0.2002     0.5789 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     3  20.0103     0.0000     0.5789 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.5789 r
  core/be/be_calculator/wb_pkt_o[63] (net)             20.0103              0.0000     0.5789 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.5789 r
  core/be/wb_pkt[63] (net)                             20.0103              0.0000     0.5789 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5789 r
  core/be/be_checker/wb_pkt_i[63] (net)                20.0103              0.0000     0.5789 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5789 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      20.0103              0.0000     0.5789 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5789 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  20.0103     0.0000     0.5789 r
  core/be/be_checker/scheduler/int_regfile/U195/INP (NBUFFX8)     0.0795   -0.0101 &   0.5687 r
  core/be/be_checker/scheduler/int_regfile/U195/Z (NBUFFX8)       0.0413    0.0846 @   0.6533 r
  core/be/be_checker/scheduler/int_regfile/n82 (net)     2  17.7439         0.0000     0.6533 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6533 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  17.7439   0.0000     0.6533 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[63] (saed90_64x32_2P)   0.0298  -0.0056 @   0.6478 r d 
  data arrival time                                                                    0.6478

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2112


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.2026   0.0000    0.4109 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0349    0.1877     0.5986 r
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   3.2885      0.0000     0.5986 r
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.5986 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   3.2885   0.0000     0.5986 r
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.5986 r
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   3.2885           0.0000     0.5986 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0349   0.0000 &   0.5986 r
  data arrival time                                                                    0.5986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  clock reconvergence pessimism                                            -0.0034     0.4136
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.4136 r
  library hold time                                                        -0.0262     0.3874
  data required time                                                                   0.3874
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3874
  data arrival time                                                                   -0.5986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2112


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_292_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4099     0.4099
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)   0.2025   0.0000   0.4099 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/Q (DFFX1)   0.0735   0.2334     0.6434 f
  core/be/be_calculator/calc_stage_reg/data_o[209] (net)     3  21.6740     0.0000     0.6434 f
  core/be/be_calculator/calc_stage_reg/data_o[209] (bsg_dff_width_p415_0)   0.0000     0.6434 f
  core/be/be_calculator/commit_pkt_o[31] (net)         21.6740              0.0000     0.6434 f
  core/be/be_calculator/calc_stage_reg/data_i[292] (bsg_dff_width_p415_0)   0.0000     0.6434 f
  core/be/be_calculator/calc_stage_reg/data_i[292] (net)  21.6740           0.0000     0.6434 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_292_/D (DFFX1)   0.0735  -0.0088 &   0.6346 f
  data arrival time                                                                    0.6346

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4164     0.4164
  clock reconvergence pessimism                                            -0.0034     0.4130
  core/be/be_calculator/calc_stage_reg/data_r_reg_292_/CLK (DFFX1)          0.0000     0.4130 r
  library hold time                                                         0.0102     0.4233
  data required time                                                                   0.4233
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4233
  data arrival time                                                                   -0.6346
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2113


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.2206   0.0000     0.4126 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0334    0.1881     0.6007 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.7384       0.0000     0.6007 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.6007 r
  core/be/be_calculator/exc_stage_r[13] (net)           2.7384              0.0000     0.6007 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.6007 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.7384             0.0000     0.6007 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0334    0.0000 &   0.6007 r
  data arrival time                                                                    0.6007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  clock reconvergence pessimism                                            -0.0034     0.4155
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.4155 r
  library hold time                                                        -0.0261     0.3894
  data required time                                                                   0.3894
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3894
  data arrival time                                                                   -0.6007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2113


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_194_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3788     0.3788
  core/be/be_calculator/comp_stage_reg/data_r_reg_194_/CLK (DFFX1)   0.0805   0.0000   0.3788 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_194_/Q (DFFX1)   0.0537   0.1864     0.5652 r
  core/be/be_calculator/comp_stage_reg/data_o[194] (net)     1  10.2176     0.0000     0.5652 r
  core/be/be_calculator/comp_stage_reg/data_o[194] (bsg_dff_width_p320_0)   0.0000     0.5652 r
  core/be/be_calculator/wb_pkt_o[2] (net)              10.2176              0.0000     0.5652 r
  core/be/be_calculator/wb_pkt_o[2] (bp_be_calculator_top_02_0)             0.0000     0.5652 r
  core/be/wb_pkt[2] (net)                              10.2176              0.0000     0.5652 r
  core/be/icc_place56/INP (NBUFFX8)                               0.0537   -0.0015 &   0.5637 r
  core/be/icc_place56/Z (NBUFFX8)                                 0.0487    0.0834 @   0.6471 r
  core/be/n58 (net)                             4      39.4951              0.0000     0.6471 r
  core/be/be_checker/wb_pkt_i[2] (bp_be_checker_top_02_0)                   0.0000     0.6471 r
  core/be/be_checker/wb_pkt_i[2] (net)                 39.4951              0.0000     0.6471 r
  core/be/be_checker/scheduler/wb_pkt_i[2] (bp_be_scheduler_02_0)           0.0000     0.6471 r
  core/be/be_checker/scheduler/wb_pkt_i[2] (net)       39.4951              0.0000     0.6471 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[2] (bp_be_regfile_02_0)   0.0000   0.6471 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[2] (net)  39.4951      0.0000     0.6471 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[2] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6471 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[2] (net)  39.4951    0.0000     0.6471 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[2] (saed90_64x32_2P)   0.0352  -0.0003 @   0.6468 r d 
  data arrival time                                                                    0.6468

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6468
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2113


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3983     0.3983
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.2080   0.0000    0.3983 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0344    0.1878     0.5860 r
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   3.1009      0.0000     0.5860 r
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.5860 r
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    3.1009              0.0000     0.5860 r
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.5860 r
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   3.1009           0.0000     0.5860 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0344   0.0000 &   0.5861 r
  data arrival time                                                                    0.5861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4042     0.4042
  clock reconvergence pessimism                                            -0.0034     0.4008
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.4008 r
  library hold time                                                        -0.0262     0.3747
  data required time                                                                   0.3747
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3747
  data arrival time                                                                   -0.5861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2114


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.2026   0.0000    0.4112 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0351    0.1878     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   3.3584      0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.5990 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   3.3584   0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   3.3584           0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0351   0.0000 &   0.5990 r
  data arrival time                                                                    0.5990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                            -0.0034     0.4139
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.4139 r
  library hold time                                                        -0.0263     0.3876
  data required time                                                                   0.3876
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3876
  data arrival time                                                                   -0.5990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2114


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4034     0.4034
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1921   0.0000    0.4034 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0364    0.1879     0.5912 r
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   3.8454      0.0000     0.5912 r
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.5912 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   3.8454   0.0000     0.5912 r
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.5912 r
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   3.8454           0.0000     0.5912 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0364   0.0000 &   0.5913 r
  data arrival time                                                                    0.5913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4098     0.4098
  clock reconvergence pessimism                                            -0.0034     0.4064
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.4064 r
  library hold time                                                        -0.0265     0.3799
  data required time                                                                   0.3799
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3799
  data arrival time                                                                   -0.5913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2114


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.0805   0.0000   0.3781 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0654   0.1930     0.5711 r
  core/be/be_calculator/comp_stage_reg/data_o[226] (net)     1  14.6961     0.0000     0.5711 r
  core/be/be_calculator/comp_stage_reg/data_o[226] (bsg_dff_width_p320_0)   0.0000     0.5711 r
  core/be/be_calculator/wb_pkt_o[34] (net)             14.6961              0.0000     0.5711 r
  core/be/be_calculator/wb_pkt_o[34] (bp_be_calculator_top_02_0)            0.0000     0.5711 r
  core/be/wb_pkt[34] (net)                             14.6961              0.0000     0.5711 r
  core/be/icc_place47/INP (NBUFFX16)                              0.0654   -0.0069 &   0.5641 r
  core/be/icc_place47/Z (NBUFFX16)                                0.0459    0.0829 @   0.6471 r
  core/be/n49 (net)                             5      52.5064              0.0000     0.6471 r
  core/be/be_checker/wb_pkt_i[34] (bp_be_checker_top_02_0)                  0.0000     0.6471 r
  core/be/be_checker/wb_pkt_i[34] (net)                52.5064              0.0000     0.6471 r
  core/be/be_checker/scheduler/wb_pkt_i[34] (bp_be_scheduler_02_0)          0.0000     0.6471 r
  core/be/be_checker/scheduler/wb_pkt_i[34] (net)      52.5064              0.0000     0.6471 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (bp_be_regfile_02_0)   0.0000   0.6471 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (net)  52.5064     0.0000     0.6471 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6471 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (net)  52.5064   0.0000     0.6471 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[34] (saed90_64x32_2P)   0.0459   0.0009 @   0.6480 r d 
  data arrival time                                                                    0.6480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2114


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4025     0.4025
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1921   0.0000    0.4025 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0380    0.1890     0.5915 r
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   4.4478      0.0000     0.5915 r
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.5915 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   4.4478   0.0000     0.5915 r
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.5915 r
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   4.4478           0.0000     0.5915 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0380  -0.0016 &   0.5899 r
  data arrival time                                                                    0.5899

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4089     0.4089
  clock reconvergence pessimism                                            -0.0034     0.4055
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.4055 r
  library hold time                                                        -0.0270     0.3785
  data required time                                                                   0.3785
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3785
  data arrival time                                                                   -0.5899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2114


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.2206   0.0000    0.4112 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0335    0.1882     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.7719      0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.5994 r
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.7719              0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.7719           0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0335   0.0000 &   0.5994 r
  data arrival time                                                                    0.5994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                            -0.0034     0.4141
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.4141 r
  library hold time                                                        -0.0261     0.3880
  data required time                                                                   0.3880
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3880
  data arrival time                                                                   -0.5994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2114


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4049     0.4049
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.1922   0.0000    0.4049 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0396    0.1900     0.5948 r
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   5.0042      0.0000     0.5948 r
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.5948 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   5.0042    0.0000     0.5948 r
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.5948 r
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   5.0042           0.0000     0.5948 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0396  -0.0037 &   0.5911 r
  data arrival time                                                                    0.5911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                            -0.0034     0.4071
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.4071 r
  library hold time                                                        -0.0274     0.3797
  data required time                                                                   0.3797
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3797
  data arrival time                                                                   -0.5911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2114


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0805   0.0000   0.3795 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0713   0.2186     0.5981 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     3  20.7403     0.0000     0.5981 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.5981 f
  core/be/be_calculator/wb_pkt_o[47] (net)             20.7403              0.0000     0.5981 f
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.5981 f
  core/be/wb_pkt[47] (net)                             20.7403              0.0000     0.5981 f
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.5981 f
  core/be/be_checker/wb_pkt_i[47] (net)                20.7403              0.0000     0.5981 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.5981 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      20.7403              0.0000     0.5981 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.5981 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  20.7403     0.0000     0.5981 f
  core/be/be_checker/scheduler/int_regfile/U120/INP (NBUFFX2)     0.0713   -0.0082 &   0.5899 f
  core/be/be_checker/scheduler/int_regfile/U120/Z (NBUFFX2)       0.0395    0.0666     0.6564 f
  core/be/be_checker/scheduler/int_regfile/n72 (net)     2  15.6168         0.0000     0.6564 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6564 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  15.6168   0.0000     0.6564 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)   0.0395  -0.0084 &   0.6480 f d 
  data arrival time                                                                    0.6480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2115


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.2206   0.0000    0.4121 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0334    0.1881     0.6003 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   2.7408      0.0000     0.6003 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.6003 r
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   2.7408              0.0000     0.6003 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.6003 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   2.7408           0.0000     0.6003 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0334   0.0000 &   0.6003 r
  data arrival time                                                                    0.6003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4183     0.4183
  clock reconvergence pessimism                                            -0.0034     0.4149
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.4149 r
  library hold time                                                        -0.0261     0.3888
  data required time                                                                   0.3888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3888
  data arrival time                                                                   -0.6003
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2115


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4094     0.4094
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/CLK (DFFX1)   0.2025   0.0000   0.4094 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/Q (DFFX1)   0.0680   0.2300   0.6394 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (net)     2  19.2279   0.0000   0.6394 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6394 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (net)  19.2279            0.0000     0.6394 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (bp_be_scheduler_02_0)    0.0000     0.6394 f
  core/be/be_checker/dispatch_pkt_o[17] (net)          19.2279              0.0000     0.6394 f
  core/be/be_checker/dispatch_pkt_o[17] (bp_be_checker_top_02_0)            0.0000     0.6394 f
  core/be/dispatch_pkt[17] (net)                       19.2279              0.0000     0.6394 f
  core/be/be_calculator/dispatch_pkt_i[17] (bp_be_calculator_top_02_0)      0.0000     0.6394 f
  core/be/be_calculator/dispatch_pkt_i[17] (net)       19.2279              0.0000     0.6394 f
  core/be/be_calculator/reservation_reg/data_i[17] (bsg_dff_width_p295_0)   0.0000     0.6394 f
  core/be/be_calculator/reservation_reg/data_i[17] (net)  19.2279           0.0000     0.6394 f
  core/be/be_calculator/reservation_reg/data_r_reg_17_/D (DFFX1)   0.0680  -0.0041 &   0.6354 f
  data arrival time                                                                    0.6354

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  clock reconvergence pessimism                                            -0.0034     0.4126
  core/be/be_calculator/reservation_reg/data_r_reg_17_/CLK (DFFX1)          0.0000     0.4126 r
  library hold time                                                         0.0112     0.4239
  data required time                                                                   0.4239
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4239
  data arrival time                                                                   -0.6354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2115


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_265_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4044     0.4044
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)   0.1922   0.0000   0.4044 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/Q (DFFX1)   0.0708   0.2309     0.6353 f
  core/be/be_calculator/calc_stage_reg/data_o[182] (net)     3  20.4893     0.0000     0.6353 f
  core/be/be_calculator/calc_stage_reg/data_o[182] (bsg_dff_width_p415_0)   0.0000     0.6353 f
  core/be/be_calculator/commit_pkt_o[4] (net)          20.4893              0.0000     0.6353 f
  core/be/be_calculator/calc_stage_reg/data_i[265] (bsg_dff_width_p415_0)   0.0000     0.6353 f
  core/be/be_calculator/calc_stage_reg/data_i[265] (net)  20.4893           0.0000     0.6353 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_265_/D (DFFX1)   0.0708  -0.0076 &   0.6278 f
  data arrival time                                                                    0.6278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4096     0.4096
  clock reconvergence pessimism                                            -0.0034     0.4062
  core/be/be_calculator/calc_stage_reg/data_r_reg_265_/CLK (DFFX1)          0.0000     0.4062 r
  library hold time                                                         0.0099     0.4162
  data required time                                                                   0.4162
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4162
  data arrival time                                                                   -0.6278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2116


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_219_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_calculator/comp_stage_reg/data_r_reg_219_/CLK (DFFX1)   0.0805   0.0000   0.3792 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_219_/Q (DFFX1)   0.0402   0.1978     0.5770 f
  core/be/be_calculator/comp_stage_reg/data_o[219] (net)     1   6.8054     0.0000     0.5770 f
  core/be/be_calculator/comp_stage_reg/data_o[219] (bsg_dff_width_p320_0)   0.0000     0.5770 f
  core/be/be_calculator/wb_pkt_o[27] (net)              6.8054              0.0000     0.5770 f
  core/be/be_calculator/wb_pkt_o[27] (bp_be_calculator_top_02_0)            0.0000     0.5770 f
  core/be/wb_pkt[27] (net)                              6.8054              0.0000     0.5770 f
  core/be/icc_place40/INP (NBUFFX16)                              0.0402    0.0001 &   0.5771 f
  core/be/icc_place40/Z (NBUFFX16)                                0.0400    0.0724 @   0.6494 f
  core/be/n42 (net)                             5      46.6580              0.0000     0.6494 f
  core/be/be_checker/wb_pkt_i[27] (bp_be_checker_top_02_0)                  0.0000     0.6494 f
  core/be/be_checker/wb_pkt_i[27] (net)                46.6580              0.0000     0.6494 f
  core/be/be_checker/scheduler/wb_pkt_i[27] (bp_be_scheduler_02_0)          0.0000     0.6494 f
  core/be/be_checker/scheduler/wb_pkt_i[27] (net)      46.6580              0.0000     0.6494 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[27] (bp_be_regfile_02_0)   0.0000   0.6494 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[27] (net)  46.6580     0.0000     0.6494 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[27] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6494 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[27] (net)  46.6580   0.0000     0.6494 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[27] (saed90_64x32_2P)   0.0400  -0.0023 @   0.6471 f d 
  data arrival time                                                                    0.6471

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6471
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2117


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4033     0.4033
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1922   0.0000   0.4033 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0354   0.1872     0.5906 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   3.4930     0.0000     0.5906 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.5906 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   3.4930    0.0000     0.5906 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.5906 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   3.4930           0.0000     0.5906 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0354   0.0000 &   0.5906 r
  data arrival time                                                                    0.5906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4086     0.4086
  clock reconvergence pessimism                                            -0.0034     0.4051
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.4051 r
  library hold time                                                        -0.0262     0.3789
  data required time                                                                   0.3789
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3789
  data arrival time                                                                   -0.5906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2117


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_280_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)   0.2026   0.0000   0.4110 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/Q (DFFX1)   0.0689   0.2306     0.6415 f
  core/be/be_calculator/calc_stage_reg/data_o[197] (net)     3  19.6214     0.0000     0.6415 f
  core/be/be_calculator/calc_stage_reg/data_o[197] (bsg_dff_width_p415_0)   0.0000     0.6415 f
  core/be/be_calculator/commit_pkt_o[19] (net)         19.6214              0.0000     0.6415 f
  core/be/be_calculator/calc_stage_reg/data_i[280] (bsg_dff_width_p415_0)   0.0000     0.6415 f
  core/be/be_calculator/calc_stage_reg/data_i[280] (net)  19.6214           0.0000     0.6415 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/D (DFFX1)   0.0689  -0.0046 &   0.6370 f
  data arrival time                                                                    0.6370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4176     0.4176
  clock reconvergence pessimism                                            -0.0034     0.4142
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/CLK (DFFX1)          0.0000     0.4142 r
  library hold time                                                         0.0111     0.4253
  data required time                                                                   0.4253
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4253
  data arrival time                                                                   -0.6370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2117


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.2033   0.0000    0.4107 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0351    0.1879     0.5986 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   3.3701      0.0000     0.5986 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.5986 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   3.3701   0.0000     0.5986 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.5986 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   3.3701           0.0000     0.5986 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0351   0.0000 &   0.5986 r
  data arrival time                                                                    0.5986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4166     0.4166
  clock reconvergence pessimism                                            -0.0034     0.4132
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.4132 r
  library hold time                                                        -0.0263     0.3869
  data required time                                                                   0.3869
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3869
  data arrival time                                                                   -0.5986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2117


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.2206   0.0000    0.4116 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0330    0.1878     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   2.5815      0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.5994 r
  core/be/be_calculator/calc_stage_r_0__v_ (net)        2.5815              0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   2.5815            0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0330    0.0000 &   0.5994 r
  data arrival time                                                                    0.5994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                            -0.0034     0.4137
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.4137 r
  library hold time                                                        -0.0260     0.3877
  data required time                                                                   0.3877
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3877
  data arrival time                                                                   -0.5994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2117


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3787     0.3787
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0805   0.0000   0.3787 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0795   0.2002     0.5789 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     3  20.0103     0.0000     0.5789 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.5789 r
  core/be/be_calculator/wb_pkt_o[63] (net)             20.0103              0.0000     0.5789 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.5789 r
  core/be/wb_pkt[63] (net)                             20.0103              0.0000     0.5789 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5789 r
  core/be/be_checker/wb_pkt_i[63] (net)                20.0103              0.0000     0.5789 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5789 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      20.0103              0.0000     0.5789 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5789 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  20.0103     0.0000     0.5789 r
  core/be/be_checker/scheduler/int_regfile/U195/INP (NBUFFX8)     0.0795   -0.0101 &   0.5687 r
  core/be/be_checker/scheduler/int_regfile/U195/Z (NBUFFX8)       0.0413    0.0846 @   0.6533 r
  core/be/be_checker/scheduler/int_regfile/n82 (net)     2  17.7439         0.0000     0.6533 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6533 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  17.7439   0.0000     0.6533 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0298  -0.0061 @   0.6473 r d 
  data arrival time                                                                    0.6473

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2118


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.0805   0.0000   0.3781 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0654   0.1930     0.5711 r
  core/be/be_calculator/comp_stage_reg/data_o[226] (net)     1  14.6961     0.0000     0.5711 r
  core/be/be_calculator/comp_stage_reg/data_o[226] (bsg_dff_width_p320_0)   0.0000     0.5711 r
  core/be/be_calculator/wb_pkt_o[34] (net)             14.6961              0.0000     0.5711 r
  core/be/be_calculator/wb_pkt_o[34] (bp_be_calculator_top_02_0)            0.0000     0.5711 r
  core/be/wb_pkt[34] (net)                             14.6961              0.0000     0.5711 r
  core/be/icc_place47/INP (NBUFFX16)                              0.0654   -0.0069 &   0.5641 r
  core/be/icc_place47/Z (NBUFFX16)                                0.0459    0.0829 @   0.6471 r
  core/be/n49 (net)                             5      52.5064              0.0000     0.6471 r
  core/be/be_checker/wb_pkt_i[34] (bp_be_checker_top_02_0)                  0.0000     0.6471 r
  core/be/be_checker/wb_pkt_i[34] (net)                52.5064              0.0000     0.6471 r
  core/be/be_checker/scheduler/wb_pkt_i[34] (bp_be_scheduler_02_0)          0.0000     0.6471 r
  core/be/be_checker/scheduler/wb_pkt_i[34] (net)      52.5064              0.0000     0.6471 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (bp_be_regfile_02_0)   0.0000   0.6471 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (net)  52.5064     0.0000     0.6471 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6471 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (net)  52.5064   0.0000     0.6471 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[34] (saed90_64x32_2P)   0.0459   0.0002 @   0.6473 r d 
  data arrival time                                                                    0.6473

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2118


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4137     0.4137
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.2207   0.0000    0.4137 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0339    0.1884     0.6022 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   2.9119      0.0000     0.6022 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.6022 r
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   2.9119              0.0000     0.6022 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.6022 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   2.9119           0.0000     0.6022 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0339   0.0000 &   0.6022 r
  data arrival time                                                                    0.6022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4200     0.4200
  clock reconvergence pessimism                                            -0.0034     0.4166
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.4166 r
  library hold time                                                        -0.0262     0.3903
  data required time                                                                   0.3903
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3903
  data arrival time                                                                   -0.6022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2118


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.2034   0.0000   0.4108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0347   0.1876     0.5984 r
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   3.2313     0.0000     0.5984 r
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.5984 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   3.2313   0.0000     0.5984 r
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.5984 r
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   3.2313           0.0000     0.5984 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0347   0.0000 &   0.5985 r
  data arrival time                                                                    0.5985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  clock reconvergence pessimism                                            -0.0034     0.4128
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.4128 r
  library hold time                                                        -0.0262     0.3866
  data required time                                                                   0.3866
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3866
  data arrival time                                                                   -0.5985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2119


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/CLK (DFFX1)   0.1921   0.0000   0.4037 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/Q (DFFX1)   0.0695   0.2301   0.6338 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (net)     3  19.9175   0.0000   0.6338 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6338 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (net)  19.9175           0.0000     0.6338 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (bp_be_scheduler_02_0)   0.0000     0.6338 f
  core/be/be_checker/dispatch_pkt_o[229] (net)         19.9175              0.0000     0.6338 f
  core/be/be_checker/dispatch_pkt_o[229] (bp_be_checker_top_02_0)           0.0000     0.6338 f
  core/be/dispatch_pkt[225] (net)                      19.9175              0.0000     0.6338 f
  core/be/be_calculator/dispatch_pkt_i[229] (bp_be_calculator_top_02_0)     0.0000     0.6338 f
  core/be/be_calculator/dispatch_pkt_i[229] (net)      19.9175              0.0000     0.6338 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (bsg_dff_width_p415_0)    0.0000     0.6338 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (net)  19.9175            0.0000     0.6338 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/D (DFFX1)   0.0695   -0.0054 &   0.6285 f
  data arrival time                                                                    0.6285

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4099     0.4099
  clock reconvergence pessimism                                            -0.0034     0.4065
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/CLK (DFFX1)           0.0000     0.4065 r
  library hold time                                                         0.0102     0.4166
  data required time                                                                   0.4166
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4166
  data arrival time                                                                   -0.6285
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2119


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3979     0.3979
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.2072   0.0000    0.3979 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0347    0.1880     0.5858 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   3.2362      0.0000     0.5858 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.5858 r
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    3.2362              0.0000     0.5858 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.5858 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   3.2362           0.0000     0.5858 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0347   0.0000 &   0.5858 r
  data arrival time                                                                    0.5858

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4036     0.4036
  clock reconvergence pessimism                                            -0.0034     0.4002
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.4002 r
  library hold time                                                        -0.0262     0.3740
  data required time                                                                   0.3740
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3740
  data arrival time                                                                   -0.5858
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2119


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4119     0.4119
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.2206   0.0000    0.4119 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0344    0.1888     0.6007 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   3.1014      0.0000     0.6007 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.6007 r
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   3.1014              0.0000     0.6007 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.6007 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   3.1014           0.0000     0.6007 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0344  -0.0007 &   0.6000 r
  data arrival time                                                                    0.6000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  clock reconvergence pessimism                                            -0.0034     0.4144
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.4144 r
  library hold time                                                        -0.0263     0.3881
  data required time                                                                   0.3881
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3881
  data arrival time                                                                   -0.6000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2119


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4136     0.4136
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.2216   0.0000    0.4136 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0330    0.1880     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.5989      0.0000     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.6016 r
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.5989              0.0000     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.5989           0.0000     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0330   0.0000 &   0.6016 r
  data arrival time                                                                    0.6016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4191     0.4191
  clock reconvergence pessimism                                            -0.0034     0.4157
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.4157 r
  library hold time                                                        -0.0260     0.3897
  data required time                                                                   0.3897
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3897
  data arrival time                                                                   -0.6016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2119


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.2206   0.0000    0.4108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0345    0.1888     0.5997 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   3.1316      0.0000     0.5997 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.5997 r
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   3.1316              0.0000     0.5997 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.5997 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   3.1316           0.0000     0.5997 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0345   0.0000 &   0.5997 r
  data arrival time                                                                    0.5997

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                            -0.0034     0.4141
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.4141 r
  library hold time                                                        -0.0264     0.3878
  data required time                                                                   0.3878
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3878
  data arrival time                                                                   -0.5997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2119


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4128     0.4128
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.2206   0.0000     0.4128 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0340    0.1885     0.6014 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   2.9650       0.0000     0.6014 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.6014 r
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   2.9650             0.0000     0.6014 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.6014 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   2.9650            0.0000     0.6014 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0340    0.0000 &   0.6014 r
  data arrival time                                                                    0.6014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4191     0.4191
  clock reconvergence pessimism                                            -0.0034     0.4157
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.4157 r
  library hold time                                                        -0.0262     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.6014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2119


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3882     0.3882
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.2148   0.0000   0.3882 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0342   0.1882   0.5764 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   3.0242   0.0000   0.5764 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.5764 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   3.0242      0.0000     0.5764 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.5764 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   3.0242   0.0000   0.5764 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0342   0.0000 &   0.5764 r
  data arrival time                                                                    0.5764

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3941     0.3941
  clock reconvergence pessimism                                            -0.0034     0.3907
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.3907 r
  library hold time                                                        -0.0262     0.3645
  data required time                                                                   0.3645
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3645
  data arrival time                                                                   -0.5764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2119


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4045     0.4045
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.1922   0.0000   0.4045 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0348   0.1868     0.5913 r
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   3.2705     0.0000     0.5913 r
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.5913 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   3.2705    0.0000     0.5913 r
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.5913 r
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   3.2705           0.0000     0.5913 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0348   0.0000 &   0.5913 r
  data arrival time                                                                    0.5913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4088     0.4088
  clock reconvergence pessimism                                            -0.0034     0.4054
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.4054 r
  library hold time                                                        -0.0261     0.3793
  data required time                                                                   0.3793
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3793
  data arrival time                                                                   -0.5913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2120


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3881     0.3881
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.2148   0.0000   0.3881 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0343   0.1883   0.5764 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   3.0657   0.0000   0.5764 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.5764 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   3.0657      0.0000     0.5764 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.5764 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   3.0657   0.0000   0.5764 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0343   0.0000 &   0.5764 r
  data arrival time                                                                    0.5764

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3940     0.3940
  clock reconvergence pessimism                                            -0.0034     0.3906
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.3906 r
  library hold time                                                        -0.0262     0.3643
  data required time                                                                   0.3643
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3643
  data arrival time                                                                   -0.5764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2121


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.0805   0.0000   0.3778 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0668   0.1937     0.5715 r
  core/be/be_calculator/comp_stage_reg/data_o[228] (net)     1  15.2088     0.0000     0.5715 r
  core/be/be_calculator/comp_stage_reg/data_o[228] (bsg_dff_width_p320_0)   0.0000     0.5715 r
  core/be/be_calculator/wb_pkt_o[36] (net)             15.2088              0.0000     0.5715 r
  core/be/be_calculator/wb_pkt_o[36] (bp_be_calculator_top_02_0)            0.0000     0.5715 r
  core/be/wb_pkt[36] (net)                             15.2088              0.0000     0.5715 r
  core/be/icc_place45/INP (NBUFFX16)                              0.0668   -0.0046 &   0.5669 r
  core/be/icc_place45/Z (NBUFFX16)                                0.0454    0.0831 @   0.6500 r
  core/be/n47 (net)                             5      50.5562              0.0000     0.6500 r
  core/be/be_checker/wb_pkt_i[36] (bp_be_checker_top_02_0)                  0.0000     0.6500 r
  core/be/be_checker/wb_pkt_i[36] (net)                50.5562              0.0000     0.6500 r
  core/be/be_checker/scheduler/wb_pkt_i[36] (bp_be_scheduler_02_0)          0.0000     0.6500 r
  core/be/be_checker/scheduler/wb_pkt_i[36] (net)      50.5562              0.0000     0.6500 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (bp_be_regfile_02_0)   0.0000   0.6500 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (net)  50.5562     0.0000     0.6500 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6500 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (net)  50.5562   0.0000     0.6500 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[36] (saed90_64x32_2P)   0.0454  -0.0014 @   0.6487 r d 
  data arrival time                                                                    0.6487

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6487
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2121


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.2034   0.0000    0.4106 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0357    0.1883     0.5989 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   3.6107      0.0000     0.5989 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.5989 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   3.6107   0.0000     0.5989 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.5989 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   3.6107           0.0000     0.5989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0357   0.0000 &   0.5990 r
  data arrival time                                                                    0.5990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                            -0.0034     0.4133
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.4133 r
  library hold time                                                        -0.0265     0.3868
  data required time                                                                   0.3868
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3868
  data arrival time                                                                   -0.5990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2121


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0805   0.0000   0.3797 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0687   0.1947     0.5744 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     1  15.9257     0.0000     0.5744 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.5744 r
  core/be/be_calculator/wb_pkt_o[38] (net)             15.9257              0.0000     0.5744 r
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_02_0)            0.0000     0.5744 r
  core/be/wb_pkt[38] (net)                             15.9257              0.0000     0.5744 r
  core/be/icc_place41/INP (NBUFFX16)                              0.0687   -0.0064 &   0.5680 r
  core/be/icc_place41/Z (NBUFFX16)                                0.0501    0.0847 @   0.6527 r
  core/be/n43 (net)                             5      60.4182              0.0000     0.6527 r
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_02_0)                  0.0000     0.6527 r
  core/be/be_checker/wb_pkt_i[38] (net)                60.4182              0.0000     0.6527 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_02_0)          0.0000     0.6527 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      60.4182              0.0000     0.6527 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_02_0)   0.0000   0.6527 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  60.4182     0.0000     0.6527 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6527 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)  60.4182   0.0000     0.6527 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[38] (saed90_64x32_2P)   0.0501  -0.0040 @   0.6487 r d 
  data arrival time                                                                    0.6487

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6487
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2121


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.2207   0.0000    0.4133 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0338    0.1884     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   2.8815      0.0000     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.6016 r
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   2.8815              0.0000     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   2.8815           0.0000     0.6016 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0338   0.0000 &   0.6017 r
  data arrival time                                                                    0.6017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4191     0.4191
  clock reconvergence pessimism                                            -0.0034     0.4157
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.4157 r
  library hold time                                                        -0.0262     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.6017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2122


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4122     0.4122
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.2206   0.0000    0.4122 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0343    0.1888     0.6010 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   3.0891      0.0000     0.6010 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.6010 r
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   3.0891              0.0000     0.6010 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.6010 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   3.0891           0.0000     0.6010 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0343   0.0000 &   0.6010 r
  data arrival time                                                                    0.6010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4186     0.4186
  clock reconvergence pessimism                                            -0.0034     0.4152
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.4152 r
  library hold time                                                        -0.0263     0.3888
  data required time                                                                   0.3888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3888
  data arrival time                                                                   -0.6010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2122


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4130     0.4130
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.2207   0.0000    0.4130 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0345    0.1889     0.6019 r
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   3.1375      0.0000     0.6019 r
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.6019 r
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   3.1375              0.0000     0.6019 r
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.6019 r
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   3.1375           0.0000     0.6019 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0345   0.0000 &   0.6019 r
  data arrival time                                                                    0.6019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4194     0.4194
  clock reconvergence pessimism                                            -0.0034     0.4160
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.4160 r
  library hold time                                                        -0.0264     0.3896
  data required time                                                                   0.3896
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3896
  data arrival time                                                                   -0.6019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4103     0.4103
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.2026   0.0000   0.4103 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0354   0.1880     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   3.4833     0.0000     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.5983 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   3.4833   0.0000     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   3.4833           0.0000     0.5983 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0354   0.0000 &   0.5984 r
  data arrival time                                                                    0.5984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4158     0.4158
  clock reconvergence pessimism                                            -0.0034     0.4124
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.4124 r
  library hold time                                                        -0.0264     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.5984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.1583   0.0000   0.3713 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0755   0.2075   0.5788 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1  18.5617   0.0000   0.5788 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.5788 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)  18.5617       0.0000     0.5788 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.5788 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)  18.5617   0.0000   0.5788 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0755  -0.0035 &   0.5754 r
  data arrival time                                                                    0.5754

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4018     0.4018
  clock reconvergence pessimism                                            -0.0023     0.3995
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3995 r
  library hold time                                                        -0.0365     0.3630
  data required time                                                                   0.3630
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3630
  data arrival time                                                                   -0.5754
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4131     0.4131
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.2207   0.0000    0.4131 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0344    0.1888     0.6019 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   3.1041      0.0000     0.6019 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.6019 r
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   3.1041              0.0000     0.6019 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.6019 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   3.1041           0.0000     0.6019 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0344   0.0000 &   0.6019 r
  data arrival time                                                                    0.6019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4193     0.4193
  clock reconvergence pessimism                                            -0.0034     0.4159
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.4159 r
  library hold time                                                        -0.0264     0.3896
  data required time                                                                   0.3896
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3896
  data arrival time                                                                   -0.6019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4346     0.4346
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/CLK (DFFX1)   0.2089   0.0000   0.4346 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/Q (DFFX1)   0.0713   0.2326   0.6672 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (net)     2  20.6804   0.0000   0.6672 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6672 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (net)  20.6804            0.0000     0.6672 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (bp_be_scheduler_02_0)    0.0000     0.6672 f
  core/be/be_checker/dispatch_pkt_o[48] (net)          20.6804              0.0000     0.6672 f
  core/be/be_checker/dispatch_pkt_o[48] (bp_be_checker_top_02_0)            0.0000     0.6672 f
  core/be/dispatch_pkt[48] (net)                       20.6804              0.0000     0.6672 f
  core/be/be_calculator/dispatch_pkt_i[48] (bp_be_calculator_top_02_0)      0.0000     0.6672 f
  core/be/be_calculator/dispatch_pkt_i[48] (net)       20.6804              0.0000     0.6672 f
  core/be/be_calculator/reservation_reg/data_i[48] (bsg_dff_width_p295_0)   0.0000     0.6672 f
  core/be/be_calculator/reservation_reg/data_i[48] (net)  20.6804           0.0000     0.6672 f
  core/be/be_calculator/reservation_reg/data_r_reg_48_/D (DFFX1)   0.0713  -0.0064 &   0.6608 f
  data arrival time                                                                    0.6608

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4417     0.4417
  clock reconvergence pessimism                                            -0.0044     0.4373
  core/be/be_calculator/reservation_reg/data_r_reg_48_/CLK (DFFX1)          0.0000     0.4373 r
  library hold time                                                         0.0111     0.4484
  data required time                                                                   0.4484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4484
  data arrival time                                                                   -0.6608
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2124


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.2214   0.0000   0.3967 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0354   0.1896   0.5862 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   3.4890   0.0000   0.5862 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.5862 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   3.4890      0.0000     0.5862 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.5862 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   3.4890   0.0000   0.5862 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0354   0.0000 &   0.5863 r
  data arrival time                                                                    0.5863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  clock reconvergence pessimism                                            -0.0023     0.4005
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.4005 r
  library hold time                                                        -0.0266     0.3739
  data required time                                                                   0.3739
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3739
  data arrival time                                                                   -0.5863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2124


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4045     0.4045
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.1922   0.0000    0.4045 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0355    0.1873     0.5917 r
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   3.5267      0.0000     0.5917 r
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.5917 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   3.5267    0.0000     0.5917 r
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.5917 r
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   3.5267           0.0000     0.5917 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0355   0.0000 &   0.5918 r
  data arrival time                                                                    0.5918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                            -0.0034     0.4056
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.4056 r
  library hold time                                                        -0.0263     0.3793
  data required time                                                                   0.3793
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3793
  data arrival time                                                                   -0.5918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2124


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_214_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3791     0.3791
  core/be/be_calculator/comp_stage_reg/data_r_reg_214_/CLK (DFFX1)   0.0805   0.0000   0.3791 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_214_/Q (DFFX1)   0.0666   0.1936     0.5727 r
  core/be/be_calculator/comp_stage_reg/data_o[214] (net)     1  15.1372     0.0000     0.5727 r
  core/be/be_calculator/comp_stage_reg/data_o[214] (bsg_dff_width_p320_0)   0.0000     0.5727 r
  core/be/be_calculator/wb_pkt_o[22] (net)             15.1372              0.0000     0.5727 r
  core/be/be_calculator/wb_pkt_o[22] (bp_be_calculator_top_02_0)            0.0000     0.5727 r
  core/be/wb_pkt[22] (net)                             15.1372              0.0000     0.5727 r
  core/be/icc_place37/INP (NBUFFX16)                              0.0666   -0.0045 &   0.5681 r
  core/be/icc_place37/Z (NBUFFX16)                                0.0453    0.0828 @   0.6509 r
  core/be/n39 (net)                             5      50.4663              0.0000     0.6509 r
  core/be/be_checker/wb_pkt_i[22] (bp_be_checker_top_02_0)                  0.0000     0.6509 r
  core/be/be_checker/wb_pkt_i[22] (net)                50.4663              0.0000     0.6509 r
  core/be/be_checker/scheduler/wb_pkt_i[22] (bp_be_scheduler_02_0)          0.0000     0.6509 r
  core/be/be_checker/scheduler/wb_pkt_i[22] (net)      50.4663              0.0000     0.6509 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[22] (bp_be_regfile_02_0)   0.0000   0.6509 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[22] (net)  50.4663     0.0000     0.6509 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[22] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6509 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[22] (net)  50.4663   0.0000     0.6509 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[22] (saed90_64x32_2P)   0.0330  -0.0019 @   0.6490 r d 
  data arrival time                                                                    0.6490

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6490
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2124


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_105_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_188_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4040     0.4040
  core/be/be_calculator/calc_stage_reg/data_r_reg_105_/CLK (DFFX1)   0.1921   0.0000   0.4040 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_105_/Q (DFFX1)   0.0826   0.2382     0.6421 f
  core/be/be_calculator/calc_stage_reg/data_o[105] (net)     5  25.6902     0.0000     0.6421 f
  core/be/be_calculator/calc_stage_reg/data_o[105] (bsg_dff_width_p415_0)   0.0000     0.6421 f
  core/be/be_calculator/calc_status_o[16] (net)        25.6902              0.0000     0.6421 f
  core/be/be_calculator/calc_stage_reg/data_i[188] (bsg_dff_width_p415_0)   0.0000     0.6421 f
  core/be/be_calculator/calc_stage_reg/data_i[188] (net)  25.6902           0.0000     0.6421 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_188_/D (DFFX1)   0.0826  -0.0067 &   0.6355 f
  data arrival time                                                                    0.6355

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4177     0.4177
  clock reconvergence pessimism                                            -0.0034     0.4143
  core/be/be_calculator/calc_stage_reg/data_r_reg_188_/CLK (DFFX1)          0.0000     0.4143 r
  library hold time                                                         0.0086     0.4230
  data required time                                                                   0.4230
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4230
  data arrival time                                                                   -0.6355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2125


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0805   0.0000   0.3797 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0687   0.1947     0.5744 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     1  15.9257     0.0000     0.5744 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.5744 r
  core/be/be_calculator/wb_pkt_o[38] (net)             15.9257              0.0000     0.5744 r
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_02_0)            0.0000     0.5744 r
  core/be/wb_pkt[38] (net)                             15.9257              0.0000     0.5744 r
  core/be/icc_place41/INP (NBUFFX16)                              0.0687   -0.0064 &   0.5680 r
  core/be/icc_place41/Z (NBUFFX16)                                0.0501    0.0847 @   0.6527 r
  core/be/n43 (net)                             5      60.4182              0.0000     0.6527 r
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_02_0)                  0.0000     0.6527 r
  core/be/be_checker/wb_pkt_i[38] (net)                60.4182              0.0000     0.6527 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_02_0)          0.0000     0.6527 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      60.4182              0.0000     0.6527 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_02_0)   0.0000   0.6527 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  60.4182     0.0000     0.6527 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6527 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)  60.4182   0.0000     0.6527 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[38] (saed90_64x32_2P)   0.0501  -0.0047 @   0.6480 r d 
  data arrival time                                                                    0.6480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2125


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.0805   0.0000   0.3796 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0739   0.1974     0.5770 r
  core/be/be_calculator/comp_stage_reg/data_o[229] (net)     1  17.9171     0.0000     0.5770 r
  core/be/be_calculator/comp_stage_reg/data_o[229] (bsg_dff_width_p320_0)   0.0000     0.5770 r
  core/be/be_calculator/wb_pkt_o[37] (net)             17.9171              0.0000     0.5770 r
  core/be/be_calculator/wb_pkt_o[37] (bp_be_calculator_top_02_0)            0.0000     0.5770 r
  core/be/wb_pkt[37] (net)                             17.9171              0.0000     0.5770 r
  core/be/icc_place44/INP (NBUFFX16)                              0.0739   -0.0113 &   0.5656 r
  core/be/icc_place44/Z (NBUFFX16)                                0.0474    0.0846 @   0.6502 r
  core/be/n46 (net)                             5      50.3035              0.0000     0.6502 r
  core/be/be_checker/wb_pkt_i[37] (bp_be_checker_top_02_0)                  0.0000     0.6502 r
  core/be/be_checker/wb_pkt_i[37] (net)                50.3035              0.0000     0.6502 r
  core/be/be_checker/scheduler/wb_pkt_i[37] (bp_be_scheduler_02_0)          0.0000     0.6502 r
  core/be/be_checker/scheduler/wb_pkt_i[37] (net)      50.3035              0.0000     0.6502 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (bp_be_regfile_02_0)   0.0000   0.6502 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (net)  50.3035     0.0000     0.6502 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6502 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (net)  50.3035   0.0000     0.6502 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[37] (saed90_64x32_2P)   0.0474  -0.0022 @   0.6480 r d 
  data arrival time                                                                    0.6480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2125


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4043     0.4043
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.1922   0.0000   0.4043 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0363   0.1878     0.5921 r
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   3.8088     0.0000     0.5921 r
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.5921 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   3.8088    0.0000     0.5921 r
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.5921 r
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   3.8088           0.0000     0.5921 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0363   0.0000 &   0.5921 r
  data arrival time                                                                    0.5921

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4095     0.4095
  clock reconvergence pessimism                                            -0.0034     0.4061
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.4061 r
  library hold time                                                        -0.0265     0.3796
  data required time                                                                   0.3796
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3796
  data arrival time                                                                   -0.5921
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2126


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.2206   0.0000    0.4108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0360    0.1899     0.6007 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   3.7167      0.0000     0.6007 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.6007 r
  core/be/be_calculator/calc_stage_r_1__v_ (net)        3.7167              0.0000     0.6007 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.6007 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   3.7167           0.0000     0.6007 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0360   0.0000 &   0.6008 r
  data arrival time                                                                    0.6008

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4184     0.4184
  clock reconvergence pessimism                                            -0.0034     0.4150
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.4150 r
  library hold time                                                        -0.0268     0.3882
  data required time                                                                   0.3882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3882
  data arrival time                                                                   -0.6008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2126


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_210_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3791     0.3791
  core/be/be_calculator/comp_stage_reg/data_r_reg_210_/CLK (DFFX1)   0.0805   0.0000   0.3791 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_210_/Q (DFFX1)   0.0593   0.1896     0.5687 r
  core/be/be_calculator/comp_stage_reg/data_o[210] (net)     1  12.3724     0.0000     0.5687 r
  core/be/be_calculator/comp_stage_reg/data_o[210] (bsg_dff_width_p320_0)   0.0000     0.5687 r
  core/be/be_calculator/wb_pkt_o[18] (net)             12.3724              0.0000     0.5687 r
  core/be/be_calculator/wb_pkt_o[18] (bp_be_calculator_top_02_0)            0.0000     0.5687 r
  core/be/wb_pkt[18] (net)                             12.3724              0.0000     0.5687 r
  core/be/icc_place63/INP (NBUFFX16)                              0.0593   -0.0017 &   0.5671 r
  core/be/icc_place63/Z (NBUFFX16)                                0.0443    0.0810 @   0.6480 r
  core/be/n65 (net)                             5      49.6284              0.0000     0.6480 r
  core/be/be_checker/wb_pkt_i[18] (bp_be_checker_top_02_0)                  0.0000     0.6480 r
  core/be/be_checker/wb_pkt_i[18] (net)                49.6284              0.0000     0.6480 r
  core/be/be_checker/scheduler/wb_pkt_i[18] (bp_be_scheduler_02_0)          0.0000     0.6480 r
  core/be/be_checker/scheduler/wb_pkt_i[18] (net)      49.6284              0.0000     0.6480 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[18] (bp_be_regfile_02_0)   0.0000   0.6480 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[18] (net)  49.6284     0.0000     0.6480 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[18] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6480 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[18] (net)  49.6284   0.0000     0.6480 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[18] (saed90_64x32_2P)   0.0321   0.0011 @   0.6491 r d 
  data arrival time                                                                    0.6491

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6491
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2126


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4046     0.4046
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1922   0.0000    0.4046 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0375    0.1886     0.5932 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   4.2387      0.0000     0.5932 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.5932 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   4.2387    0.0000     0.5932 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.5932 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   4.2387            0.0000     0.5932 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0375    0.0000 &   0.5932 r
  data arrival time                                                                    0.5932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                            -0.0034     0.4075
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.4075 r
  library hold time                                                        -0.0268     0.3806
  data required time                                                                   0.3806
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3806
  data arrival time                                                                   -0.5932
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2126


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_277_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)   0.2026   0.0000   0.4109 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/Q (DFFX1)   0.0652   0.2283     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_o[194] (net)     3  18.0003     0.0000     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_o[194] (bsg_dff_width_p415_0)   0.0000     0.6392 f
  core/be/be_calculator/commit_pkt_o[16] (net)         18.0003              0.0000     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_i[277] (bsg_dff_width_p415_0)   0.0000     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_i[277] (net)  18.0003           0.0000     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_277_/D (DFFX1)   0.0652  -0.0010 &   0.6382 f
  data arrival time                                                                    0.6382

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                            -0.0034     0.4137
  core/be/be_calculator/calc_stage_reg/data_r_reg_277_/CLK (DFFX1)          0.0000     0.4137 r
  library hold time                                                         0.0117     0.4255
  data required time                                                                   0.4255
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4255
  data arrival time                                                                   -0.6382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2128


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.2026   0.0000   0.4108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0366   0.1888     0.5997 r
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   3.9228     0.0000     0.5997 r
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.5997 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   3.9228   0.0000     0.5997 r
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.5997 r
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   3.9228           0.0000     0.5997 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0366   0.0000 &   0.5997 r
  data arrival time                                                                    0.5997

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  clock reconvergence pessimism                                            -0.0034     0.4136
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.4136 r
  library hold time                                                        -0.0267     0.3869
  data required time                                                                   0.3869
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3869
  data arrival time                                                                   -0.5997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2128


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4099     0.4099
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.2025   0.0000   0.4099 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0376   0.1895     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   4.2803     0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.5994 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   4.2803   0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   4.2803           0.0000     0.5994 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0376  -0.0008 &   0.5987 r
  data arrival time                                                                    0.5987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  clock reconvergence pessimism                                            -0.0034     0.4128
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.4128 r
  library hold time                                                        -0.0270     0.3859
  data required time                                                                   0.3859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3859
  data arrival time                                                                   -0.5987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2128


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_209_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3790     0.3790
  core/be/be_calculator/comp_stage_reg/data_r_reg_209_/CLK (DFFX1)   0.0805   0.0000   0.3790 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_209_/Q (DFFX1)   0.0629   0.1916     0.5706 r
  core/be/be_calculator/comp_stage_reg/data_o[209] (net)     1  13.7482     0.0000     0.5706 r
  core/be/be_calculator/comp_stage_reg/data_o[209] (bsg_dff_width_p320_0)   0.0000     0.5706 r
  core/be/be_calculator/wb_pkt_o[17] (net)             13.7482              0.0000     0.5706 r
  core/be/be_calculator/wb_pkt_o[17] (bp_be_calculator_top_02_0)            0.0000     0.5706 r
  core/be/wb_pkt[17] (net)                             13.7482              0.0000     0.5706 r
  core/be/icc_place34/INP (NBUFFX16)                              0.0629   -0.0044 &   0.5662 r
  core/be/icc_place34/Z (NBUFFX16)                                0.0445    0.0819 @   0.6481 r
  core/be/n36 (net)                             5      50.0157              0.0000     0.6481 r
  core/be/be_checker/wb_pkt_i[17] (bp_be_checker_top_02_0)                  0.0000     0.6481 r
  core/be/be_checker/wb_pkt_i[17] (net)                50.0157              0.0000     0.6481 r
  core/be/be_checker/scheduler/wb_pkt_i[17] (bp_be_scheduler_02_0)          0.0000     0.6481 r
  core/be/be_checker/scheduler/wb_pkt_i[17] (net)      50.0157              0.0000     0.6481 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[17] (bp_be_regfile_02_0)   0.0000   0.6481 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[17] (net)  50.0157     0.0000     0.6481 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[17] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6481 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[17] (net)  50.0157   0.0000     0.6481 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[17] (saed90_64x32_2P)   0.0323   0.0013 @   0.6495 r d 
  data arrival time                                                                    0.6495

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6495
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2129


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4119     0.4119
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.2206   0.0000    0.4119 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0353    0.1894     0.6013 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   3.4271      0.0000     0.6013 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.6013 r
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   3.4271              0.0000     0.6013 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.6013 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   3.4271           0.0000     0.6013 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0353   0.0000 &   0.6013 r
  data arrival time                                                                    0.6013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4184     0.4184
  clock reconvergence pessimism                                            -0.0034     0.4150
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.4150 r
  library hold time                                                        -0.0266     0.3884
  data required time                                                                   0.3884
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3884
  data arrival time                                                                   -0.6013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2129


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3967     0.3967
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.2214   0.0000   0.3967 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0360   0.1900   0.5867 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   3.7089   0.0000   0.5867 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.5867 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   3.7089      0.0000     0.5867 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.5867 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   3.7089   0.0000   0.5867 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0360   0.0000 &   0.5867 r
  data arrival time                                                                    0.5867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  clock reconvergence pessimism                                            -0.0023     0.4005
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.4005 r
  library hold time                                                        -0.0268     0.3737
  data required time                                                                   0.3737
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3737
  data arrival time                                                                   -0.5867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2130


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.2026   0.0000    0.4113 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0365    0.1887     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   3.8733      0.0000     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.6000 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   3.8733    0.0000     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   3.8733           0.0000     0.6000 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0365   0.0000 &   0.6001 r
  data arrival time                                                                    0.6001

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                            -0.0034     0.4137
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.4137 r
  library hold time                                                        -0.0267     0.3870
  data required time                                                                   0.3870
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3870
  data arrival time                                                                   -0.6001
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2130


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.2033   0.0000    0.4108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0377    0.1896     0.6004 r
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   4.3240      0.0000     0.6004 r
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.6004 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   4.3240   0.0000     0.6004 r
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.6004 r
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   4.3240           0.0000     0.6004 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0377  -0.0007 &   0.5997 r
  data arrival time                                                                    0.5997

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                            -0.0034     0.4137
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.4137 r
  library hold time                                                        -0.0270     0.3866
  data required time                                                                   0.3866
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3866
  data arrival time                                                                   -0.5997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2130


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_275_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4024     0.4024
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)   0.1921   0.0000   0.4024 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/Q (DFFX1)   0.0721   0.2317     0.6342 f
  core/be/be_calculator/calc_stage_reg/data_o[192] (net)     3  21.0708     0.0000     0.6342 f
  core/be/be_calculator/calc_stage_reg/data_o[192] (bsg_dff_width_p415_0)   0.0000     0.6342 f
  core/be/be_calculator/commit_pkt_o[14] (net)         21.0708              0.0000     0.6342 f
  core/be/be_calculator/calc_stage_reg/data_i[275] (bsg_dff_width_p415_0)   0.0000     0.6342 f
  core/be/be_calculator/calc_stage_reg/data_i[275] (net)  21.0708           0.0000     0.6342 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_275_/D (DFFX1)   0.0721  -0.0064 &   0.6278 f
  data arrival time                                                                    0.6278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                            -0.0034     0.4050
  core/be/be_calculator/calc_stage_reg/data_r_reg_275_/CLK (DFFX1)          0.0000     0.4050 r
  library hold time                                                         0.0097     0.4147
  data required time                                                                   0.4147
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4147
  data arrival time                                                                   -0.6278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2131


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_210_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3791     0.3791
  core/be/be_calculator/comp_stage_reg/data_r_reg_210_/CLK (DFFX1)   0.0805   0.0000   0.3791 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_210_/Q (DFFX1)   0.0593   0.1896     0.5687 r
  core/be/be_calculator/comp_stage_reg/data_o[210] (net)     1  12.3724     0.0000     0.5687 r
  core/be/be_calculator/comp_stage_reg/data_o[210] (bsg_dff_width_p320_0)   0.0000     0.5687 r
  core/be/be_calculator/wb_pkt_o[18] (net)             12.3724              0.0000     0.5687 r
  core/be/be_calculator/wb_pkt_o[18] (bp_be_calculator_top_02_0)            0.0000     0.5687 r
  core/be/wb_pkt[18] (net)                             12.3724              0.0000     0.5687 r
  core/be/icc_place63/INP (NBUFFX16)                              0.0593   -0.0017 &   0.5671 r
  core/be/icc_place63/Z (NBUFFX16)                                0.0443    0.0810 @   0.6480 r
  core/be/n65 (net)                             5      49.6284              0.0000     0.6480 r
  core/be/be_checker/wb_pkt_i[18] (bp_be_checker_top_02_0)                  0.0000     0.6480 r
  core/be/be_checker/wb_pkt_i[18] (net)                49.6284              0.0000     0.6480 r
  core/be/be_checker/scheduler/wb_pkt_i[18] (bp_be_scheduler_02_0)          0.0000     0.6480 r
  core/be/be_checker/scheduler/wb_pkt_i[18] (net)      49.6284              0.0000     0.6480 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[18] (bp_be_regfile_02_0)   0.0000   0.6480 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[18] (net)  49.6284     0.0000     0.6480 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[18] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6480 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[18] (net)  49.6284   0.0000     0.6480 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[18] (saed90_64x32_2P)   0.0321   0.0006 @   0.6486 r d 
  data arrival time                                                                    0.6486

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2131


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4099     0.4099
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/CLK (DFFX1)   0.2025   0.0000   0.4099 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/Q (DFFX1)   0.0796   0.2372   0.6471 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (net)     2  24.3567   0.0000   0.6471 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6471 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (net)  24.3567            0.0000     0.6471 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (bp_be_scheduler_02_0)    0.0000     0.6471 f
  core/be/be_checker/dispatch_pkt_o[26] (net)          24.3567              0.0000     0.6471 f
  core/be/be_checker/dispatch_pkt_o[26] (bp_be_checker_top_02_0)            0.0000     0.6471 f
  core/be/dispatch_pkt[26] (net)                       24.3567              0.0000     0.6471 f
  core/be/be_calculator/dispatch_pkt_i[26] (bp_be_calculator_top_02_0)      0.0000     0.6471 f
  core/be/be_calculator/dispatch_pkt_i[26] (net)       24.3567              0.0000     0.6471 f
  core/be/be_calculator/reservation_reg/data_i[26] (bsg_dff_width_p295_0)   0.0000     0.6471 f
  core/be/be_calculator/reservation_reg/data_i[26] (net)  24.3567           0.0000     0.6471 f
  core/be/be_calculator/reservation_reg/data_r_reg_26_/D (DFFX1)   0.0796  -0.0108 &   0.6363 f
  data arrival time                                                                    0.6363

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4174     0.4174
  clock reconvergence pessimism                                            -0.0034     0.4140
  core/be/be_calculator/reservation_reg/data_r_reg_26_/CLK (DFFX1)          0.0000     0.4140 r
  library hold time                                                         0.0092     0.4231
  data required time                                                                   0.4231
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4231
  data arrival time                                                                   -0.6363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2132


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.0805   0.0000   0.3792 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0383   0.1963     0.5755 f
  core/be/be_calculator/comp_stage_reg/data_o[216] (net)     1   6.0203     0.0000     0.5755 f
  core/be/be_calculator/comp_stage_reg/data_o[216] (bsg_dff_width_p320_0)   0.0000     0.5755 f
  core/be/be_calculator/wb_pkt_o[24] (net)              6.0203              0.0000     0.5755 f
  core/be/be_calculator/wb_pkt_o[24] (bp_be_calculator_top_02_0)            0.0000     0.5755 f
  core/be/wb_pkt[24] (net)                              6.0203              0.0000     0.5755 f
  core/be/icc_place35/INP (NBUFFX16)                              0.0383    0.0000 &   0.5755 f
  core/be/icc_place35/Z (NBUFFX16)                                0.0404    0.0722 @   0.6477 f
  core/be/n37 (net)                             5      48.7990              0.0000     0.6477 f
  core/be/be_checker/wb_pkt_i[24] (bp_be_checker_top_02_0)                  0.0000     0.6477 f
  core/be/be_checker/wb_pkt_i[24] (net)                48.7990              0.0000     0.6477 f
  core/be/be_checker/scheduler/wb_pkt_i[24] (bp_be_scheduler_02_0)          0.0000     0.6477 f
  core/be/be_checker/scheduler/wb_pkt_i[24] (net)      48.7990              0.0000     0.6477 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (bp_be_regfile_02_0)   0.0000   0.6477 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (net)  48.7990     0.0000     0.6477 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6477 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (net)  48.7990   0.0000     0.6477 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[24] (saed90_64x32_2P)   0.0404   0.0020 @   0.6498 f d 
  data arrival time                                                                    0.6498

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2132


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.2207   0.0000     0.4140 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0339    0.1885     0.6025 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   2.9178       0.0000     0.6025 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.6025 r
  core/be/be_calculator/exc_stage_r[12] (net)           2.9178              0.0000     0.6025 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.6025 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   2.9178             0.0000     0.6025 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0339    0.0000 &   0.6025 r
  data arrival time                                                                    0.6025

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  clock reconvergence pessimism                                            -0.0034     0.4155
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.4155 r
  library hold time                                                        -0.0262     0.3893
  data required time                                                                   0.3893
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3893
  data arrival time                                                                   -0.6025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2132


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_189_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4039     0.4039
  core/be/be_calculator/calc_stage_reg/data_r_reg_106_/CLK (DFFX1)   0.1921   0.0000   0.4039 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_106_/Q (DFFX1)   0.0743   0.2331     0.6370 f
  core/be/be_calculator/calc_stage_reg/data_o[106] (net)     5  22.0324     0.0000     0.6370 f
  core/be/be_calculator/calc_stage_reg/data_o[106] (bsg_dff_width_p415_0)   0.0000     0.6370 f
  core/be/be_calculator/calc_status_o[17] (net)        22.0324              0.0000     0.6370 f
  core/be/be_calculator/calc_stage_reg/data_i[189] (bsg_dff_width_p415_0)   0.0000     0.6370 f
  core/be/be_calculator/calc_stage_reg/data_i[189] (net)  22.0324           0.0000     0.6370 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_189_/D (DFFX1)   0.0743   0.0006 &   0.6376 f
  data arrival time                                                                    0.6376

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4176     0.4176
  clock reconvergence pessimism                                            -0.0034     0.4142
  core/be/be_calculator/calc_stage_reg/data_r_reg_189_/CLK (DFFX1)          0.0000     0.4142 r
  library hold time                                                         0.0101     0.4243
  data required time                                                                   0.4243
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4243
  data arrival time                                                                   -0.6376
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2133


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4097     0.4097
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/CLK (DFFX1)   0.2025   0.0000   0.4097 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/Q (DFFX1)   0.0750   0.2344   0.6441 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (net)     2  22.3569   0.0000   0.6441 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6441 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (net)  22.3569            0.0000     0.6441 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (bp_be_scheduler_02_0)    0.0000     0.6441 f
  core/be/be_checker/dispatch_pkt_o[20] (net)          22.3569              0.0000     0.6441 f
  core/be/be_checker/dispatch_pkt_o[20] (bp_be_checker_top_02_0)            0.0000     0.6441 f
  core/be/dispatch_pkt[20] (net)                       22.3569              0.0000     0.6441 f
  core/be/be_calculator/dispatch_pkt_i[20] (bp_be_calculator_top_02_0)      0.0000     0.6441 f
  core/be/be_calculator/dispatch_pkt_i[20] (net)       22.3569              0.0000     0.6441 f
  core/be/be_calculator/reservation_reg/data_i[20] (bsg_dff_width_p295_0)   0.0000     0.6441 f
  core/be/be_calculator/reservation_reg/data_i[20] (net)  22.3569           0.0000     0.6441 f
  core/be/be_calculator/reservation_reg/data_r_reg_20_/D (DFFX1)   0.0750  -0.0082 &   0.6359 f
  data arrival time                                                                    0.6359

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  clock reconvergence pessimism                                            -0.0034     0.4127
  core/be/be_calculator/reservation_reg/data_r_reg_20_/CLK (DFFX1)          0.0000     0.4127 r
  library hold time                                                         0.0100     0.4226
  data required time                                                                   0.4226
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4226
  data arrival time                                                                   -0.6359
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2133


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3783     0.3783
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0805   0.0000   0.3783 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0792   0.2000     0.5783 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     3  19.9245     0.0000     0.5783 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.5783 r
  core/be/be_calculator/wb_pkt_o[42] (net)             19.9245              0.0000     0.5783 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.5783 r
  core/be/wb_pkt[42] (net)                             19.9245              0.0000     0.5783 r
  core/be/icc_place94/INP (NBUFFX8)                               0.0792   -0.0094 &   0.5689 r
  core/be/icc_place94/Z (NBUFFX8)                                 0.0495    0.0887 @   0.6576 r
  core/be/n130 (net)                            3      34.5312              0.0000     0.6576 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.6576 r
  core/be/be_checker/wb_pkt_i[42] (net)                34.5312              0.0000     0.6576 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.6576 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      34.5312              0.0000     0.6576 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.6576 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  34.5312     0.0000     0.6576 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6576 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  34.5312   0.0000     0.6576 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)   0.0495  -0.0078 @   0.6499 r d 
  data arrival time                                                                    0.6499

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2133


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.2206   0.0000    0.4112 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0379    0.1911     0.6024 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   4.3902      0.0000     0.6024 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.6024 r
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   4.3902              0.0000     0.6024 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.6024 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   4.3902           0.0000     0.6024 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0379  -0.0022 &   0.6002 r
  data arrival time                                                                    0.6002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4176     0.4176
  clock reconvergence pessimism                                            -0.0034     0.4142
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.4142 r
  library hold time                                                        -0.0273     0.3869
  data required time                                                                   0.3869
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3869
  data arrival time                                                                   -0.6002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2133


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4139     0.4139
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.2207   0.0000    0.4139 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0343    0.1887     0.6026 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   3.0636      0.0000     0.6026 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.6026 r
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   3.0636              0.0000     0.6026 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.6026 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   3.0636           0.0000     0.6026 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0343   0.0000 &   0.6027 r
  data arrival time                                                                    0.6027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  clock reconvergence pessimism                                            -0.0034     0.4155
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.4155 r
  library hold time                                                        -0.0263     0.3892
  data required time                                                                   0.3892
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3892
  data arrival time                                                                   -0.6027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2134


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_209_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3790     0.3790
  core/be/be_calculator/comp_stage_reg/data_r_reg_209_/CLK (DFFX1)   0.0805   0.0000   0.3790 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_209_/Q (DFFX1)   0.0629   0.1916     0.5706 r
  core/be/be_calculator/comp_stage_reg/data_o[209] (net)     1  13.7482     0.0000     0.5706 r
  core/be/be_calculator/comp_stage_reg/data_o[209] (bsg_dff_width_p320_0)   0.0000     0.5706 r
  core/be/be_calculator/wb_pkt_o[17] (net)             13.7482              0.0000     0.5706 r
  core/be/be_calculator/wb_pkt_o[17] (bp_be_calculator_top_02_0)            0.0000     0.5706 r
  core/be/wb_pkt[17] (net)                             13.7482              0.0000     0.5706 r
  core/be/icc_place34/INP (NBUFFX16)                              0.0629   -0.0044 &   0.5662 r
  core/be/icc_place34/Z (NBUFFX16)                                0.0445    0.0819 @   0.6481 r
  core/be/n36 (net)                             5      50.0157              0.0000     0.6481 r
  core/be/be_checker/wb_pkt_i[17] (bp_be_checker_top_02_0)                  0.0000     0.6481 r
  core/be/be_checker/wb_pkt_i[17] (net)                50.0157              0.0000     0.6481 r
  core/be/be_checker/scheduler/wb_pkt_i[17] (bp_be_scheduler_02_0)          0.0000     0.6481 r
  core/be/be_checker/scheduler/wb_pkt_i[17] (net)      50.0157              0.0000     0.6481 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[17] (bp_be_regfile_02_0)   0.0000   0.6481 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[17] (net)  50.0157     0.0000     0.6481 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[17] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6481 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[17] (net)  50.0157   0.0000     0.6481 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[17] (saed90_64x32_2P)   0.0323   0.0008 @   0.6490 r d 
  data arrival time                                                                    0.6490

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6490
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2135


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4139     0.4139
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.2207   0.0000    0.4139 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0355    0.1895     0.6034 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   3.5093      0.0000     0.6034 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.6034 r
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   3.5093              0.0000     0.6034 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.6034 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   3.5093           0.0000     0.6034 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0355   0.0000 &   0.6035 r
  data arrival time                                                                    0.6035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4200     0.4200
  clock reconvergence pessimism                                            -0.0034     0.4165
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.4165 r
  library hold time                                                        -0.0267     0.3899
  data required time                                                                   0.3899
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3899
  data arrival time                                                                   -0.6035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2136


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4123     0.4123
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.2214   0.0000    0.4123 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0357    0.1898     0.6020 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   3.6039      0.0000     0.6020 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.6020 r
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   3.6039              0.0000     0.6020 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.6020 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   3.6039           0.0000     0.6020 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0357  -0.0004 &   0.6016 r
  data arrival time                                                                    0.6016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4182     0.4182
  clock reconvergence pessimism                                            -0.0034     0.4147
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.4147 r
  library hold time                                                        -0.0267     0.3880
  data required time                                                                   0.3880
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3880
  data arrival time                                                                   -0.6016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2136


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4141     0.4141
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.2207    0.0000     0.4141 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0342    0.1887     0.6028 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   3.0314        0.0000     0.6028 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.6028 r
  core/be/be_calculator/exc_stage_r[9] (net)            3.0314              0.0000     0.6028 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.6028 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   3.0314             0.0000     0.6028 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0342    0.0000 &   0.6028 r
  data arrival time                                                                    0.6028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  clock reconvergence pessimism                                            -0.0034     0.4155
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.4155 r
  library hold time                                                        -0.0263     0.3892
  data required time                                                                   0.3892
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3892
  data arrival time                                                                   -0.6028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2136


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3974     0.3974
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.2072   0.0000    0.3974 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0375    0.1898     0.5871 r
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   4.2370      0.0000     0.5871 r
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.5871 r
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    4.2370              0.0000     0.5871 r
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.5871 r
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   4.2370           0.0000     0.5871 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0375  -0.0005 &   0.5867 r
  data arrival time                                                                    0.5867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4034     0.4034
  clock reconvergence pessimism                                            -0.0034     0.3999
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.3999 r
  library hold time                                                        -0.0270     0.3729
  data required time                                                                   0.3729
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3729
  data arrival time                                                                   -0.5867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2137


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_217_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_calculator/comp_stage_reg/data_r_reg_217_/CLK (DFFX1)   0.0805   0.0000   0.3792 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_217_/Q (DFFX1)   0.0582   0.1890     0.5681 r
  core/be/be_calculator/comp_stage_reg/data_o[217] (net)     1  11.9526     0.0000     0.5681 r
  core/be/be_calculator/comp_stage_reg/data_o[217] (bsg_dff_width_p320_0)   0.0000     0.5681 r
  core/be/be_calculator/wb_pkt_o[25] (net)             11.9526              0.0000     0.5681 r
  core/be/be_calculator/wb_pkt_o[25] (bp_be_calculator_top_02_0)            0.0000     0.5681 r
  core/be/wb_pkt[25] (net)                             11.9526              0.0000     0.5681 r
  core/be/icc_place38/INP (NBUFFX16)                              0.0582   -0.0005 &   0.5676 r
  core/be/icc_place38/Z (NBUFFX16)                                0.0455    0.0807 @   0.6483 r
  core/be/n40 (net)                             5      50.0796              0.0000     0.6483 r
  core/be/be_checker/wb_pkt_i[25] (bp_be_checker_top_02_0)                  0.0000     0.6483 r
  core/be/be_checker/wb_pkt_i[25] (net)                50.0796              0.0000     0.6483 r
  core/be/be_checker/scheduler/wb_pkt_i[25] (bp_be_scheduler_02_0)          0.0000     0.6483 r
  core/be/be_checker/scheduler/wb_pkt_i[25] (net)      50.0796              0.0000     0.6483 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[25] (bp_be_regfile_02_0)   0.0000   0.6483 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[25] (net)  50.0796     0.0000     0.6483 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[25] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6483 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[25] (net)  50.0796   0.0000     0.6483 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[25] (saed90_64x32_2P)   0.0455   0.0020 @   0.6504 r d 
  data arrival time                                                                    0.6504

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6504
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2138


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.1583   0.0000   0.3713 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0752   0.2074   0.5787 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1  18.4560   0.0000   0.5787 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.5787 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)  18.4560      0.0000     0.5787 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.5787 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)  18.4560   0.0000   0.5787 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0752  -0.0014 &   0.5774 r
  data arrival time                                                                    0.5774

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4023     0.4023
  clock reconvergence pessimism                                            -0.0023     0.4000
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.4000 r
  library hold time                                                        -0.0364     0.3636
  data required time                                                                   0.3636
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3636
  data arrival time                                                                   -0.5774
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2138


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.2033   0.0000    0.4108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0368    0.1890     0.5998 r
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   3.9811      0.0000     0.5998 r
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.5998 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   3.9811   0.0000     0.5998 r
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.5998 r
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   3.9811           0.0000     0.5998 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0368   0.0000 &   0.5998 r
  data arrival time                                                                    0.5998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  clock reconvergence pessimism                                            -0.0034     0.4128
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.4128 r
  library hold time                                                        -0.0267     0.3860
  data required time                                                                   0.3860
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3860
  data arrival time                                                                   -0.5998
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2138


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4141     0.4141
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.2207    0.0000     0.4141 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0344    0.1888     0.6029 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   3.1276        0.0000     0.6029 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.6029 r
  core/be/be_calculator/exc_stage_r[8] (net)            3.1276              0.0000     0.6029 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.6029 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   3.1276             0.0000     0.6029 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0344    0.0000 &   0.6029 r
  data arrival time                                                                    0.6029

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  clock reconvergence pessimism                                            -0.0034     0.4155
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.4155 r
  library hold time                                                        -0.0264     0.3891
  data required time                                                                   0.3891
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3891
  data arrival time                                                                   -0.6029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2138


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4138     0.4138
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.2207   0.0000    0.4138 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0357    0.1897     0.6034 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   3.5739      0.0000     0.6034 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.6034 r
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   3.5739              0.0000     0.6034 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.6034 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   3.5739           0.0000     0.6034 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0357   0.0000 &   0.6034 r
  data arrival time                                                                    0.6034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4197     0.4197
  clock reconvergence pessimism                                            -0.0034     0.4163
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.4163 r
  library hold time                                                        -0.0267     0.3896
  data required time                                                                   0.3896
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3896
  data arrival time                                                                   -0.6034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2138


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.0805   0.0000   0.3792 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0383   0.1963     0.5755 f
  core/be/be_calculator/comp_stage_reg/data_o[216] (net)     1   6.0203     0.0000     0.5755 f
  core/be/be_calculator/comp_stage_reg/data_o[216] (bsg_dff_width_p320_0)   0.0000     0.5755 f
  core/be/be_calculator/wb_pkt_o[24] (net)              6.0203              0.0000     0.5755 f
  core/be/be_calculator/wb_pkt_o[24] (bp_be_calculator_top_02_0)            0.0000     0.5755 f
  core/be/wb_pkt[24] (net)                              6.0203              0.0000     0.5755 f
  core/be/icc_place35/INP (NBUFFX16)                              0.0383    0.0000 &   0.5755 f
  core/be/icc_place35/Z (NBUFFX16)                                0.0404    0.0722 @   0.6477 f
  core/be/n37 (net)                             5      48.7990              0.0000     0.6477 f
  core/be/be_checker/wb_pkt_i[24] (bp_be_checker_top_02_0)                  0.0000     0.6477 f
  core/be/be_checker/wb_pkt_i[24] (net)                48.7990              0.0000     0.6477 f
  core/be/be_checker/scheduler/wb_pkt_i[24] (bp_be_scheduler_02_0)          0.0000     0.6477 f
  core/be/be_checker/scheduler/wb_pkt_i[24] (net)      48.7990              0.0000     0.6477 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (bp_be_regfile_02_0)   0.0000   0.6477 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (net)  48.7990     0.0000     0.6477 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6477 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (net)  48.7990   0.0000     0.6477 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[24] (saed90_64x32_2P)   0.0404   0.0016 @   0.6493 f d 
  data arrival time                                                                    0.6493

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6493
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2138


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.0805   0.0000   0.3778 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0668   0.1937     0.5715 r
  core/be/be_calculator/comp_stage_reg/data_o[228] (net)     1  15.2088     0.0000     0.5715 r
  core/be/be_calculator/comp_stage_reg/data_o[228] (bsg_dff_width_p320_0)   0.0000     0.5715 r
  core/be/be_calculator/wb_pkt_o[36] (net)             15.2088              0.0000     0.5715 r
  core/be/be_calculator/wb_pkt_o[36] (bp_be_calculator_top_02_0)            0.0000     0.5715 r
  core/be/wb_pkt[36] (net)                             15.2088              0.0000     0.5715 r
  core/be/icc_place45/INP (NBUFFX16)                              0.0668   -0.0046 &   0.5669 r
  core/be/icc_place45/Z (NBUFFX16)                                0.0454    0.0831 @   0.6500 r
  core/be/n47 (net)                             5      50.5562              0.0000     0.6500 r
  core/be/be_checker/wb_pkt_i[36] (bp_be_checker_top_02_0)                  0.0000     0.6500 r
  core/be/be_checker/wb_pkt_i[36] (net)                50.5562              0.0000     0.6500 r
  core/be/be_checker/scheduler/wb_pkt_i[36] (bp_be_scheduler_02_0)          0.0000     0.6500 r
  core/be/be_checker/scheduler/wb_pkt_i[36] (net)      50.5562              0.0000     0.6500 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (bp_be_regfile_02_0)   0.0000   0.6500 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (net)  50.5562     0.0000     0.6500 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6500 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[36] (net)  50.5562   0.0000     0.6500 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[36] (saed90_64x32_2P)   0.0454  -0.0007 @   0.6493 r d 
  data arrival time                                                                    0.6493

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6493
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2138


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4052     0.4052
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1922   0.0000    0.4052 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0397    0.1901     0.5953 r
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   5.0633      0.0000     0.5953 r
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.5953 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   5.0633    0.0000     0.5953 r
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.5953 r
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   5.0633           0.0000     0.5953 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0397  -0.0016 &   0.5936 r
  data arrival time                                                                    0.5936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4106     0.4106
  clock reconvergence pessimism                                            -0.0034     0.4072
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.4072 r
  library hold time                                                        -0.0275     0.3798
  data required time                                                                   0.3798
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3798
  data arrival time                                                                   -0.5936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2138


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.2026   0.0000    0.4111 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0381    0.1898     0.6009 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   4.4542      0.0000     0.6009 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.6009 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   4.4542   0.0000     0.6009 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.6009 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   4.4542           0.0000     0.6009 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0381  -0.0004 &   0.6005 r
  data arrival time                                                                    0.6005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                            -0.0034     0.4137
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.4137 r
  library hold time                                                        -0.0271     0.3866
  data required time                                                                   0.3866
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3866
  data arrival time                                                                   -0.6005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2139


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4129     0.4129
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.2216   0.0000    0.4129 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0359    0.1899     0.6028 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   3.6546      0.0000     0.6028 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.6028 r
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   3.6546              0.0000     0.6028 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.6028 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   3.6546           0.0000     0.6028 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0359   0.0000 &   0.6028 r
  data arrival time                                                                    0.6028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  clock reconvergence pessimism                                            -0.0034     0.4155
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.4155 r
  library hold time                                                        -0.0268     0.3888
  data required time                                                                   0.3888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3888
  data arrival time                                                                   -0.6028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2140


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0805   0.0000   0.3795 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0713   0.2186     0.5981 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     3  20.7403     0.0000     0.5981 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.5981 f
  core/be/be_calculator/wb_pkt_o[47] (net)             20.7403              0.0000     0.5981 f
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.5981 f
  core/be/wb_pkt[47] (net)                             20.7403              0.0000     0.5981 f
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.5981 f
  core/be/be_checker/wb_pkt_i[47] (net)                20.7403              0.0000     0.5981 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.5981 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      20.7403              0.0000     0.5981 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.5981 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  20.7403     0.0000     0.5981 f
  core/be/be_checker/scheduler/int_regfile/U120/INP (NBUFFX2)     0.0713   -0.0082 &   0.5899 f
  core/be/be_checker/scheduler/int_regfile/U120/Z (NBUFFX2)       0.0395    0.0666     0.6564 f
  core/be/be_checker/scheduler/int_regfile/n72 (net)     2  15.6168         0.0000     0.6564 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6564 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  15.6168   0.0000     0.6564 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)   0.0395  -0.0068 &   0.6496 f d 
  data arrival time                                                                    0.6496

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2141


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4131     0.4131
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.2207   0.0000    0.4131 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0364    0.1901     0.6033 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   3.8400      0.0000     0.6033 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.6033 r
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   3.8400              0.0000     0.6033 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.6033 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   3.8400           0.0000     0.6033 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0364   0.0000 &   0.6033 r
  data arrival time                                                                    0.6033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4194     0.4194
  clock reconvergence pessimism                                            -0.0034     0.4160
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.4160 r
  library hold time                                                        -0.0269     0.3891
  data required time                                                                   0.3891
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3891
  data arrival time                                                                   -0.6033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2142


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_214_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3791     0.3791
  core/be/be_calculator/comp_stage_reg/data_r_reg_214_/CLK (DFFX1)   0.0805   0.0000   0.3791 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_214_/Q (DFFX1)   0.0666   0.1936     0.5727 r
  core/be/be_calculator/comp_stage_reg/data_o[214] (net)     1  15.1372     0.0000     0.5727 r
  core/be/be_calculator/comp_stage_reg/data_o[214] (bsg_dff_width_p320_0)   0.0000     0.5727 r
  core/be/be_calculator/wb_pkt_o[22] (net)             15.1372              0.0000     0.5727 r
  core/be/be_calculator/wb_pkt_o[22] (bp_be_calculator_top_02_0)            0.0000     0.5727 r
  core/be/wb_pkt[22] (net)                             15.1372              0.0000     0.5727 r
  core/be/icc_place37/INP (NBUFFX16)                              0.0666   -0.0045 &   0.5681 r
  core/be/icc_place37/Z (NBUFFX16)                                0.0453    0.0828 @   0.6509 r
  core/be/n39 (net)                             5      50.4663              0.0000     0.6509 r
  core/be/be_checker/wb_pkt_i[22] (bp_be_checker_top_02_0)                  0.0000     0.6509 r
  core/be/be_checker/wb_pkt_i[22] (net)                50.4663              0.0000     0.6509 r
  core/be/be_checker/scheduler/wb_pkt_i[22] (bp_be_scheduler_02_0)          0.0000     0.6509 r
  core/be/be_checker/scheduler/wb_pkt_i[22] (net)      50.4663              0.0000     0.6509 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[22] (bp_be_regfile_02_0)   0.0000   0.6509 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[22] (net)  50.4663     0.0000     0.6509 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[22] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6509 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[22] (net)  50.4663   0.0000     0.6509 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[22] (saed90_64x32_2P)   0.0330  -0.0012 @   0.6497 r d 
  data arrival time                                                                    0.6497

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6497
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2143


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.2206   0.0000     0.4126 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0370    0.1906     0.6032 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   4.0774       0.0000     0.6032 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.6032 r
  core/be/be_calculator/exc_stage_r[14] (net)           4.0774              0.0000     0.6032 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.6032 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   4.0774             0.0000     0.6032 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0370   -0.0004 &   0.6028 r
  data arrival time                                                                    0.6028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4189     0.4189
  clock reconvergence pessimism                                            -0.0034     0.4155
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.4155 r
  library hold time                                                        -0.0271     0.3884
  data required time                                                                   0.3884
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3884
  data arrival time                                                                   -0.6028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2143


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_217_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_calculator/comp_stage_reg/data_r_reg_217_/CLK (DFFX1)   0.0805   0.0000   0.3792 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_217_/Q (DFFX1)   0.0582   0.1890     0.5681 r
  core/be/be_calculator/comp_stage_reg/data_o[217] (net)     1  11.9526     0.0000     0.5681 r
  core/be/be_calculator/comp_stage_reg/data_o[217] (bsg_dff_width_p320_0)   0.0000     0.5681 r
  core/be/be_calculator/wb_pkt_o[25] (net)             11.9526              0.0000     0.5681 r
  core/be/be_calculator/wb_pkt_o[25] (bp_be_calculator_top_02_0)            0.0000     0.5681 r
  core/be/wb_pkt[25] (net)                             11.9526              0.0000     0.5681 r
  core/be/icc_place38/INP (NBUFFX16)                              0.0582   -0.0005 &   0.5676 r
  core/be/icc_place38/Z (NBUFFX16)                                0.0455    0.0807 @   0.6483 r
  core/be/n40 (net)                             5      50.0796              0.0000     0.6483 r
  core/be/be_checker/wb_pkt_i[25] (bp_be_checker_top_02_0)                  0.0000     0.6483 r
  core/be/be_checker/wb_pkt_i[25] (net)                50.0796              0.0000     0.6483 r
  core/be/be_checker/scheduler/wb_pkt_i[25] (bp_be_scheduler_02_0)          0.0000     0.6483 r
  core/be/be_checker/scheduler/wb_pkt_i[25] (net)      50.0796              0.0000     0.6483 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[25] (bp_be_regfile_02_0)   0.0000   0.6483 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[25] (net)  50.0796     0.0000     0.6483 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[25] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6483 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[25] (net)  50.0796   0.0000     0.6483 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[25] (saed90_64x32_2P)   0.0455   0.0015 @   0.6498 r d 
  data arrival time                                                                    0.6498

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2143


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/CLK (DFFX1)   0.1672   0.0000   0.4165 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/Q (DFFX1)   0.0664   0.2261   0.6426 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (net)     2  18.5022   0.0000   0.6426 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6426 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (net)  18.5022            0.0000     0.6426 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (bp_be_scheduler_02_0)    0.0000     0.6426 f
  core/be/be_checker/dispatch_pkt_o[37] (net)          18.5022              0.0000     0.6426 f
  core/be/be_checker/dispatch_pkt_o[37] (bp_be_checker_top_02_0)            0.0000     0.6426 f
  core/be/dispatch_pkt[37] (net)                       18.5022              0.0000     0.6426 f
  core/be/be_calculator/dispatch_pkt_i[37] (bp_be_calculator_top_02_0)      0.0000     0.6426 f
  core/be/be_calculator/dispatch_pkt_i[37] (net)       18.5022              0.0000     0.6426 f
  core/be/be_calculator/reservation_reg/data_i[37] (bsg_dff_width_p295_0)   0.0000     0.6426 f
  core/be/be_calculator/reservation_reg/data_i[37] (net)  18.5022           0.0000     0.6426 f
  core/be/be_calculator/reservation_reg/data_r_reg_37_/D (DFFX1)   0.0664  -0.0011 &   0.6415 f
  data arrival time                                                                    0.6415

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4228     0.4228
  clock reconvergence pessimism                                            -0.0044     0.4184
  core/be/be_calculator/reservation_reg/data_r_reg_37_/CLK (DFFX1)          0.0000     0.4184 r
  library hold time                                                         0.0088     0.4272
  data required time                                                                   0.4272
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4272
  data arrival time                                                                   -0.6415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2144


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4049     0.4049
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.1922   0.0000    0.4049 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0399    0.1902     0.5951 r
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1   5.1212      0.0000     0.5951 r
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.5951 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)   5.1212    0.0000     0.5951 r
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.5951 r
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)   5.1212           0.0000     0.5951 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0399  -0.0012 &   0.5940 r
  data arrival time                                                                    0.5940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4105     0.4105
  clock reconvergence pessimism                                            -0.0034     0.4070
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.4070 r
  library hold time                                                        -0.0275     0.3795
  data required time                                                                   0.3795
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3795
  data arrival time                                                                   -0.5940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2144


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_274_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)   0.1921   0.0000   0.4027 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/Q (DFFX1)   0.0783   0.2355     0.6382 f
  core/be/be_calculator/calc_stage_reg/data_o[191] (net)     3  23.7940     0.0000     0.6382 f
  core/be/be_calculator/calc_stage_reg/data_o[191] (bsg_dff_width_p415_0)   0.0000     0.6382 f
  core/be/be_calculator/commit_pkt_o[13] (net)         23.7940              0.0000     0.6382 f
  core/be/be_calculator/calc_stage_reg/data_i[274] (bsg_dff_width_p415_0)   0.0000     0.6382 f
  core/be/be_calculator/calc_stage_reg/data_i[274] (net)  23.7940           0.0000     0.6382 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_274_/D (DFFX1)   0.0783  -0.0098 &   0.6284 f
  data arrival time                                                                    0.6284

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4087     0.4087
  clock reconvergence pessimism                                            -0.0034     0.4052
  core/be/be_calculator/calc_stage_reg/data_r_reg_274_/CLK (DFFX1)          0.0000     0.4052 r
  library hold time                                                         0.0086     0.4139
  data required time                                                                   0.4139
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4139
  data arrival time                                                                   -0.6284
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2145


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4140     0.4140
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.2207   0.0000    0.4140 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0365    0.1902     0.6042 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   3.8752      0.0000     0.6042 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.6042 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   3.8752    0.0000     0.6042 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.6042 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   3.8752            0.0000     0.6042 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0365    0.0000 &   0.6042 r
  data arrival time                                                                    0.6042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4200     0.4200
  clock reconvergence pessimism                                            -0.0034     0.4166
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.4166 r
  library hold time                                                        -0.0269     0.3897
  data required time                                                                   0.3897
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3897
  data arrival time                                                                   -0.6042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2145


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3805     0.3805
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0805   0.0000   0.3805 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.1043   0.2123     0.5928 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     3  29.1729     0.0000     0.5928 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5928 r
  core/be/be_calculator/wb_pkt_o[58] (net)             29.1729              0.0000     0.5928 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5928 r
  core/be/wb_pkt[58] (net)                             29.1729              0.0000     0.5928 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.5928 r
  core/be/be_checker/wb_pkt_i[58] (net)                29.1729              0.0000     0.5928 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.5928 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      29.1729              0.0000     0.5928 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.5928 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  29.1729     0.0000     0.5928 r
  core/be/be_checker/scheduler/int_regfile/U194/INP (NBUFFX2)     0.1043   -0.0109 &   0.5819 r
  core/be/be_checker/scheduler/int_regfile/U194/Z (NBUFFX2)       0.0464    0.0766     0.6585 r
  core/be/be_checker/scheduler/int_regfile/n81 (net)     2  16.3433         0.0000     0.6585 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6585 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  16.3433   0.0000     0.6585 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0464  -0.0073 &   0.6512 r d 
  data arrival time                                                                    0.6512

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2146


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_103_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_186_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4038     0.4038
  core/be/be_calculator/calc_stage_reg/data_r_reg_103_/CLK (DFFX1)   0.1921   0.0000   0.4038 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_103_/Q (DFFX1)   0.0765   0.2344     0.6382 f
  core/be/be_calculator/calc_stage_reg/data_o[103] (net)     5  22.9845     0.0000     0.6382 f
  core/be/be_calculator/calc_stage_reg/data_o[103] (bsg_dff_width_p415_0)   0.0000     0.6382 f
  core/be/be_calculator/calc_status_o[14] (net)        22.9845              0.0000     0.6382 f
  core/be/be_calculator/calc_stage_reg/data_i[186] (bsg_dff_width_p415_0)   0.0000     0.6382 f
  core/be/be_calculator/calc_stage_reg/data_i[186] (net)  22.9845           0.0000     0.6382 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_186_/D (DFFX1)   0.0765   0.0005 &   0.6387 f
  data arrival time                                                                    0.6387

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4177     0.4177
  clock reconvergence pessimism                                            -0.0034     0.4142
  core/be/be_calculator/calc_stage_reg/data_r_reg_186_/CLK (DFFX1)          0.0000     0.4142 r
  library hold time                                                         0.0097     0.4240
  data required time                                                                   0.4240
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4240
  data arrival time                                                                   -0.6387
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2148


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4049     0.4049
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.1922   0.0000    0.4049 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0380    0.1889     0.5939 r
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1   4.4372      0.0000     0.5939 r
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.5939 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)   4.4372    0.0000     0.5939 r
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.5939 r
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)   4.4372           0.0000     0.5939 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0380   0.0001 &   0.5939 r
  data arrival time                                                                    0.5939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4095     0.4095
  clock reconvergence pessimism                                            -0.0034     0.4061
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.4061 r
  library hold time                                                        -0.0270     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.5939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2148


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0805   0.0000   0.3778 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0663   0.1935     0.5713 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1  15.0437     0.0000     0.5713 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.5713 r
  core/be/be_calculator/wb_pkt_o[43] (net)             15.0437              0.0000     0.5713 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.5713 r
  core/be/wb_pkt[43] (net)                             15.0437              0.0000     0.5713 r
  core/be/icc_place29/INP (NBUFFX16)                              0.0663   -0.0013 &   0.5700 r
  core/be/icc_place29/Z (NBUFFX16)                                0.0448    0.0820 @   0.6520 r
  core/be/n31 (net)                             5      44.4449              0.0000     0.6520 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.6520 r
  core/be/be_checker/wb_pkt_i[43] (net)                44.4449              0.0000     0.6520 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.6520 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      44.4449              0.0000     0.6520 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.6520 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  44.4449     0.0000     0.6520 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6520 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  44.4449   0.0000     0.6520 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)   0.0448  -0.0004 @   0.6516 r d 
  data arrival time                                                                    0.6516

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6516
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2150


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3788     0.3788
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0805   0.0000   0.3788 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0726   0.2194     0.5982 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     3  21.3089     0.0000     0.5982 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.5982 f
  core/be/be_calculator/wb_pkt_o[41] (net)             21.3089              0.0000     0.5982 f
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.5982 f
  core/be/wb_pkt[41] (net)                             21.3089              0.0000     0.5982 f
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.5982 f
  core/be/be_checker/wb_pkt_i[41] (net)                21.3089              0.0000     0.5982 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.5982 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      21.3089              0.0000     0.5982 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.5982 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  21.3089     0.0000     0.5982 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[41] (bsg_dff_width_p68_0)   0.0000   0.5982 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[41] (net)  21.3089   0.0000   0.5982 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_41_/D (DFFX1)   0.0726  -0.0035 &   0.5947 f
  data arrival time                                                                    0.5947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3844     0.3844
  clock reconvergence pessimism                                            -0.0044     0.3799
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_41_/CLK (DFFX1)   0.0000   0.3799 r
  library hold time                                                        -0.0003     0.3797
  data required time                                                                   0.3797
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3797
  data arrival time                                                                   -0.5947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2151


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0805   0.0000   0.3798 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0735   0.2199     0.5997 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     3  21.6947     0.0000     0.5997 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.5997 f
  core/be/be_calculator/wb_pkt_o[61] (net)             21.6947              0.0000     0.5997 f
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.5997 f
  core/be/wb_pkt[61] (net)                             21.6947              0.0000     0.5997 f
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.5997 f
  core/be/be_checker/wb_pkt_i[61] (net)                21.6947              0.0000     0.5997 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.5997 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      21.6947              0.0000     0.5997 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.5997 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  21.6947     0.0000     0.5997 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[61] (bsg_dff_width_p68_0)   0.0000   0.5997 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[61] (net)  21.6947   0.0000   0.5997 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_61_/D (DFFX1)   0.0735  -0.0048 &   0.5949 f
  data arrival time                                                                    0.5949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3847     0.3847
  clock reconvergence pessimism                                            -0.0044     0.3802
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_61_/CLK (DFFX1)   0.0000   0.3802 r
  library hold time                                                        -0.0004     0.3798
  data required time                                                                   0.3798
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3798
  data arrival time                                                                   -0.5949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2151


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3805     0.3805
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0805   0.0000   0.3805 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.1043   0.2123     0.5928 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     3  29.1729     0.0000     0.5928 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5928 r
  core/be/be_calculator/wb_pkt_o[58] (net)             29.1729              0.0000     0.5928 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5928 r
  core/be/wb_pkt[58] (net)                             29.1729              0.0000     0.5928 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.5928 r
  core/be/be_checker/wb_pkt_i[58] (net)                29.1729              0.0000     0.5928 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.5928 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      29.1729              0.0000     0.5928 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.5928 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  29.1729     0.0000     0.5928 r
  core/be/be_checker/scheduler/int_regfile/U194/INP (NBUFFX2)     0.1043   -0.0109 &   0.5819 r
  core/be/be_checker/scheduler/int_regfile/U194/Z (NBUFFX2)       0.0464    0.0766     0.6585 r
  core/be/be_checker/scheduler/int_regfile/n81 (net)     2  16.3433         0.0000     0.6585 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6585 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  16.3433   0.0000     0.6585 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0464  -0.0077 &   0.6508 r d 
  data arrival time                                                                    0.6508

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6508
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2153


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3783     0.3783
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0805   0.0000   0.3783 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0792   0.2000     0.5783 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     3  19.9245     0.0000     0.5783 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.5783 r
  core/be/be_calculator/wb_pkt_o[42] (net)             19.9245              0.0000     0.5783 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.5783 r
  core/be/wb_pkt[42] (net)                             19.9245              0.0000     0.5783 r
  core/be/icc_place94/INP (NBUFFX8)                               0.0792   -0.0094 &   0.5689 r
  core/be/icc_place94/Z (NBUFFX8)                                 0.0495    0.0887 @   0.6576 r
  core/be/n130 (net)                            3      34.5312              0.0000     0.6576 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.6576 r
  core/be/be_checker/wb_pkt_i[42] (net)                34.5312              0.0000     0.6576 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.6576 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      34.5312              0.0000     0.6576 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.6576 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  34.5312     0.0000     0.6576 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6576 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  34.5312   0.0000     0.6576 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)   0.0495  -0.0068 @   0.6509 r d 
  data arrival time                                                                    0.6509

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2154


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0805   0.0000   0.3778 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0663   0.1935     0.5713 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1  15.0437     0.0000     0.5713 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.5713 r
  core/be/be_calculator/wb_pkt_o[43] (net)             15.0437              0.0000     0.5713 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.5713 r
  core/be/wb_pkt[43] (net)                             15.0437              0.0000     0.5713 r
  core/be/icc_place29/INP (NBUFFX16)                              0.0663   -0.0013 &   0.5700 r
  core/be/icc_place29/Z (NBUFFX16)                                0.0448    0.0820 @   0.6520 r
  core/be/n31 (net)                             5      44.4449              0.0000     0.6520 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.6520 r
  core/be/be_checker/wb_pkt_i[43] (net)                44.4449              0.0000     0.6520 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.6520 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      44.4449              0.0000     0.6520 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.6520 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  44.4449     0.0000     0.6520 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6520 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  44.4449   0.0000     0.6520 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[43] (saed90_64x32_2P)   0.0448  -0.0010 @   0.6510 r d 
  data arrival time                                                                    0.6510

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6510
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2155


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_283_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4034     0.4034
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)   0.1921   0.0000   0.4034 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/Q (DFFX1)   0.0779   0.2353     0.6387 f
  core/be/be_calculator/calc_stage_reg/data_o[200] (net)     3  23.6183     0.0000     0.6387 f
  core/be/be_calculator/calc_stage_reg/data_o[200] (bsg_dff_width_p415_0)   0.0000     0.6387 f
  core/be/be_calculator/commit_pkt_o[22] (net)         23.6183              0.0000     0.6387 f
  core/be/be_calculator/calc_stage_reg/data_i[283] (bsg_dff_width_p415_0)   0.0000     0.6387 f
  core/be/be_calculator/calc_stage_reg/data_i[283] (net)  23.6183           0.0000     0.6387 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/D (DFFX1)   0.0779  -0.0087 &   0.6300 f
  data arrival time                                                                    0.6300

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4089     0.4089
  clock reconvergence pessimism                                            -0.0034     0.4055
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/CLK (DFFX1)          0.0000     0.4055 r
  library hold time                                                         0.0087     0.4142
  data required time                                                                   0.4142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4142
  data arrival time                                                                   -0.6300
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2158


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_290_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4028     0.4028
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)   0.1921   0.0000   0.4028 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/Q (DFFX1)   0.0774   0.2350     0.6378 f
  core/be/be_calculator/calc_stage_reg/data_o[207] (net)     3  23.4205     0.0000     0.6378 f
  core/be/be_calculator/calc_stage_reg/data_o[207] (bsg_dff_width_p415_0)   0.0000     0.6378 f
  core/be/be_calculator/commit_pkt_o[29] (net)         23.4205              0.0000     0.6378 f
  core/be/be_calculator/calc_stage_reg/data_i[290] (bsg_dff_width_p415_0)   0.0000     0.6378 f
  core/be/be_calculator/calc_stage_reg/data_i[290] (net)  23.4205           0.0000     0.6378 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/D (DFFX1)   0.0774  -0.0071 &   0.6307 f
  data arrival time                                                                    0.6307

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4094     0.4094
  clock reconvergence pessimism                                            -0.0034     0.4060
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/CLK (DFFX1)          0.0000     0.4060 r
  library hold time                                                         0.0088     0.4148
  data required time                                                                   0.4148
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4148
  data arrival time                                                                   -0.6307
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2159


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_241_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)   0.2206   0.0000   0.4112 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/Q (DFFX1)   0.0951   0.2475     0.6588 f
  core/be/be_calculator/calc_stage_reg/data_o[158] (net)     3  31.0401     0.0000     0.6588 f
  core/be/be_calculator/calc_stage_reg/data_o[158] (bsg_dff_width_p415_0)   0.0000     0.6588 f
  core/be/be_calculator/commit_pkt_o[63] (net)         31.0401              0.0000     0.6588 f
  core/be/be_calculator/calc_stage_reg/data_i[241] (bsg_dff_width_p415_0)   0.0000     0.6588 f
  core/be/be_calculator/calc_stage_reg/data_i[241] (net)  31.0401           0.0000     0.6588 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/D (DFFX1)   0.0951  -0.0202 &   0.6385 f
  data arrival time                                                                    0.6385

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4184     0.4184
  clock reconvergence pessimism                                            -0.0034     0.4149
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/CLK (DFFX1)          0.0000     0.4149 r
  library hold time                                                         0.0076     0.4226
  data required time                                                                   0.4226
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4226
  data arrival time                                                                   -0.6385
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2160


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_273_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4033     0.4033
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)   0.1922   0.0000   0.4033 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/Q (DFFX1)   0.0830   0.2384     0.6418 f
  core/be/be_calculator/calc_stage_reg/data_o[190] (net)     3  25.8688     0.0000     0.6418 f
  core/be/be_calculator/calc_stage_reg/data_o[190] (bsg_dff_width_p415_0)   0.0000     0.6418 f
  core/be/be_calculator/commit_pkt_o[12] (net)         25.8688              0.0000     0.6418 f
  core/be/be_calculator/calc_stage_reg/data_i[273] (bsg_dff_width_p415_0)   0.0000     0.6418 f
  core/be/be_calculator/calc_stage_reg/data_i[273] (net)  25.8688           0.0000     0.6418 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_273_/D (DFFX1)   0.0830  -0.0127 &   0.6291 f
  data arrival time                                                                    0.6291

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4086     0.4086
  clock reconvergence pessimism                                            -0.0034     0.4052
  core/be/be_calculator/calc_stage_reg/data_r_reg_273_/CLK (DFFX1)          0.0000     0.4052 r
  library hold time                                                         0.0078     0.4131
  data required time                                                                   0.4131
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4131
  data arrival time                                                                   -0.6291
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2160


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/CLK (DFFX1)   0.1922   0.0000   0.4058 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/Q (DFFX1)   0.0758   0.2340   0.6398 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (net)     3  22.6869   0.0000   0.6398 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6398 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (net)  22.6869           0.0000     0.6398 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (bp_be_scheduler_02_0)   0.0000     0.6398 f
  core/be/be_checker/dispatch_pkt_o[231] (net)         22.6869              0.0000     0.6398 f
  core/be/be_checker/dispatch_pkt_o[231] (bp_be_checker_top_02_0)           0.0000     0.6398 f
  core/be/dispatch_pkt[227] (net)                      22.6869              0.0000     0.6398 f
  core/be/be_calculator/dispatch_pkt_i[231] (bp_be_calculator_top_02_0)     0.0000     0.6398 f
  core/be/be_calculator/dispatch_pkt_i[231] (net)      22.6869              0.0000     0.6398 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (bsg_dff_width_p415_0)    0.0000     0.6398 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (net)  22.6869            0.0000     0.6398 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/D (DFFX1)   0.0758   -0.0082 &   0.6316 f
  data arrival time                                                                    0.6316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4099     0.4099
  clock reconvergence pessimism                                            -0.0034     0.4065
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/CLK (DFFX1)           0.0000     0.4065 r
  library hold time                                                         0.0091     0.4156
  data required time                                                                   0.4156
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4156
  data arrival time                                                                   -0.6316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2161


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4048     0.4048
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1922   0.0000     0.4048 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/Q (DFFX1)    0.0930    0.2440     0.6489 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (net)     2  30.1598       0.0000     0.6489 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (bsg_dff_width_p415_0)     0.0000     0.6489 f
  core/be/be_calculator/calc_stage_r_0__serial_v_ (net)  30.1598            0.0000     0.6489 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (bsg_dff_width_p415_0)    0.0000     0.6489 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (net)  30.1598            0.0000     0.6489 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/D (DFFX1)   0.0930   -0.0096 &   0.6393 f
  data arrival time                                                                    0.6393

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4182     0.4182
  clock reconvergence pessimism                                            -0.0034     0.4148
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)           0.0000     0.4148 r
  library hold time                                                         0.0080     0.4228
  data required time                                                                   0.4228
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4228
  data arrival time                                                                   -0.6393
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2165


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_266_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4027     0.4027
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)   0.1921   0.0000   0.4027 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/Q (DFFX1)   0.0778   0.2352     0.6379 f
  core/be/be_calculator/calc_stage_reg/data_o[183] (net)     3  23.5826     0.0000     0.6379 f
  core/be/be_calculator/calc_stage_reg/data_o[183] (bsg_dff_width_p415_0)   0.0000     0.6379 f
  core/be/be_calculator/commit_pkt_o[5] (net)          23.5826              0.0000     0.6379 f
  core/be/be_calculator/calc_stage_reg/data_i[266] (bsg_dff_width_p415_0)   0.0000     0.6379 f
  core/be/be_calculator/calc_stage_reg/data_i[266] (net)  23.5826           0.0000     0.6379 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_266_/D (DFFX1)   0.0778  -0.0072 &   0.6308 f
  data arrival time                                                                    0.6308

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4089     0.4089
  clock reconvergence pessimism                                            -0.0034     0.4055
  core/be/be_calculator/calc_stage_reg/data_r_reg_266_/CLK (DFFX1)          0.0000     0.4055 r
  library hold time                                                         0.0087     0.4142
  data required time                                                                   0.4142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4142
  data arrival time                                                                   -0.6308
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2166


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3803     0.3803
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0805   0.0000   0.3803 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0715   0.2187     0.5990 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     3  20.8000     0.0000     0.5990 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.5990 f
  core/be/be_calculator/wb_pkt_o[50] (net)             20.8000              0.0000     0.5990 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.5990 f
  core/be/wb_pkt[50] (net)                             20.8000              0.0000     0.5990 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.5990 f
  core/be/be_checker/wb_pkt_i[50] (net)                20.8000              0.0000     0.5990 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.5990 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      20.8000              0.0000     0.5990 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.5990 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  20.8000     0.0000     0.5990 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[50] (bsg_dff_width_p68_0)   0.0000   0.5990 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[50] (net)  20.8000   0.0000   0.5990 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_50_/D (DFFX1)   0.0715  -0.0032 &   0.5958 f
  data arrival time                                                                    0.5958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0044     0.3792
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_50_/CLK (DFFX1)   0.0000   0.3792 r
  library hold time                                                         0.0000     0.3792
  data required time                                                                   0.3792
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3792
  data arrival time                                                                   -0.5958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2167


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_267_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4045     0.4045
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)   0.1922   0.0000   0.4045 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/Q (DFFX1)   0.0692   0.2299     0.6345 f
  core/be/be_calculator/calc_stage_reg/data_o[184] (net)     3  19.7655     0.0000     0.6345 f
  core/be/be_calculator/calc_stage_reg/data_o[184] (bsg_dff_width_p415_0)   0.0000     0.6345 f
  core/be/be_calculator/commit_pkt_o[6] (net)          19.7655              0.0000     0.6345 f
  core/be/be_calculator/calc_stage_reg/data_i[267] (bsg_dff_width_p415_0)   0.0000     0.6345 f
  core/be/be_calculator/calc_stage_reg/data_i[267] (net)  19.7655           0.0000     0.6345 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_267_/D (DFFX1)   0.0692  -0.0019 &   0.6325 f
  data arrival time                                                                    0.6325

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                            -0.0034     0.4056
  core/be/be_calculator/calc_stage_reg/data_r_reg_267_/CLK (DFFX1)          0.0000     0.4056 r
  library hold time                                                         0.0102     0.4158
  data required time                                                                   0.4158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4158
  data arrival time                                                                   -0.6325
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2167


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4124     0.4124
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)   0.2214   0.0000    0.4124 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/Q (DFFX1)   0.0955    0.2478     0.6603 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (net)     2  31.2183      0.0000     0.6603 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (bsg_dff_width_p415_0)    0.0000     0.6603 f
  core/be/be_calculator/calc_status_o[25] (net)        31.2183              0.0000     0.6603 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (bsg_dff_width_p415_0)   0.0000     0.6603 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (net)  31.2183           0.0000     0.6603 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/D (DFFX1)   0.0955  -0.0205 &   0.6398 f
  data arrival time                                                                    0.6398

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4188     0.4188
  clock reconvergence pessimism                                            -0.0034     0.4154
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)          0.0000     0.4154 r
  library hold time                                                         0.0076     0.4230
  data required time                                                                   0.4230
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4230
  data arrival time                                                                   -0.6398
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2168


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4026     0.4026
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)   0.1921   0.0000   0.4026 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/Q (DFFX1)   0.0737   0.2327     0.6353 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (net)     2  21.7597     0.0000     0.6353 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (bsg_dff_width_p415_0)   0.0000     0.6353 f
  core/be/be_calculator/calc_stage_r_2__irf_w_v_ (net)  21.7597             0.0000     0.6353 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (bsg_dff_width_p415_0)   0.0000     0.6353 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (net)  21.7597           0.0000     0.6353 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/D (DFFX1)   0.0737  -0.0041 &   0.6312 f
  data arrival time                                                                    0.6312

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                            -0.0034     0.4050
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)          0.0000     0.4050 r
  library hold time                                                         0.0094     0.4144
  data required time                                                                   0.4144
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4144
  data arrival time                                                                   -0.6312
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2168


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4100     0.4100
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/CLK (DFFX1)   0.2025   0.0000   0.4100 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/Q (DFFX1)   0.0889   0.2426   0.6526 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (net)     2  28.3953   0.0000   0.6526 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6526 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (net)  28.3953            0.0000     0.6526 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (bp_be_scheduler_02_0)    0.0000     0.6526 f
  core/be/be_checker/dispatch_pkt_o[27] (net)          28.3953              0.0000     0.6526 f
  core/be/be_checker/dispatch_pkt_o[27] (bp_be_checker_top_02_0)            0.0000     0.6526 f
  core/be/dispatch_pkt[27] (net)                       28.3953              0.0000     0.6526 f
  core/be/be_calculator/dispatch_pkt_i[27] (bp_be_calculator_top_02_0)      0.0000     0.6526 f
  core/be/be_calculator/dispatch_pkt_i[27] (net)       28.3953              0.0000     0.6526 f
  core/be/be_calculator/reservation_reg/data_i[27] (bsg_dff_width_p295_0)   0.0000     0.6526 f
  core/be/be_calculator/reservation_reg/data_i[27] (net)  28.3953           0.0000     0.6526 f
  core/be/be_calculator/reservation_reg/data_r_reg_27_/D (DFFX1)   0.0889  -0.0142 &   0.6384 f
  data arrival time                                                                    0.6384

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                            -0.0034     0.4139
  core/be/be_calculator/reservation_reg/data_r_reg_27_/CLK (DFFX1)          0.0000     0.4139 r
  library hold time                                                         0.0075     0.4215
  data required time                                                                   0.4215
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4215
  data arrival time                                                                   -0.6384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2169


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3800     0.3800
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0805   0.0000   0.3800 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0856   0.2032     0.5832 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     3  22.3089     0.0000     0.5832 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5832 r
  core/be/be_calculator/wb_pkt_o[57] (net)             22.3089              0.0000     0.5832 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5832 r
  core/be/wb_pkt[57] (net)                             22.3089              0.0000     0.5832 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5832 r
  core/be/be_checker/wb_pkt_i[57] (net)                22.3089              0.0000     0.5832 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5832 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      22.3089              0.0000     0.5832 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5832 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  22.3089     0.0000     0.5832 r
  core/be/be_checker/scheduler/int_regfile/U206/INP (NBUFFX8)     0.0856   -0.0123 &   0.5709 r
  core/be/be_checker/scheduler/int_regfile/U206/Z (NBUFFX8)       0.0426    0.0865 @   0.6574 r
  core/be/be_checker/scheduler/int_regfile/n93 (net)     2  19.1457         0.0000     0.6574 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6574 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  19.1457   0.0000     0.6574 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0308  -0.0037 @   0.6537 r d 
  data arrival time                                                                    0.6537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2171


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_279_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)   0.2026   0.0000   0.4113 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/Q (DFFX1)   0.0917   0.2442     0.6554 f
  core/be/be_calculator/calc_stage_reg/data_o[196] (net)     3  29.5862     0.0000     0.6554 f
  core/be/be_calculator/calc_stage_reg/data_o[196] (bsg_dff_width_p415_0)   0.0000     0.6554 f
  core/be/be_calculator/commit_pkt_o[18] (net)         29.5862              0.0000     0.6554 f
  core/be/be_calculator/calc_stage_reg/data_i[279] (bsg_dff_width_p415_0)   0.0000     0.6554 f
  core/be/be_calculator/calc_stage_reg/data_i[279] (net)  29.5862           0.0000     0.6554 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_279_/D (DFFX1)   0.0917  -0.0167 &   0.6387 f
  data arrival time                                                                    0.6387

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  clock reconvergence pessimism                                            -0.0034     0.4144
  core/be/be_calculator/calc_stage_reg/data_r_reg_279_/CLK (DFFX1)          0.0000     0.4144 r
  library hold time                                                         0.0070     0.4215
  data required time                                                                   0.4215
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4215
  data arrival time                                                                   -0.6387
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2173


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.2033   0.0000   0.4108 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0406   0.1916     0.6024 r
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   5.4047     0.0000     0.6024 r
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.6024 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   5.4047   0.0000     0.6024 r
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.6024 r
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   5.4047           0.0000     0.6024 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0406   0.0001 &   0.6024 r
  data arrival time                                                                    0.6024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  clock reconvergence pessimism                                            -0.0034     0.4129
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.4129 r
  library hold time                                                        -0.0278     0.3850
  data required time                                                                   0.3850
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3850
  data arrival time                                                                   -0.6024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2174


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0805   0.0000   0.3792 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0779   0.2227     0.6019 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     3  23.6700     0.0000     0.6019 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.6019 f
  core/be/be_calculator/wb_pkt_o[44] (net)             23.6700              0.0000     0.6019 f
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.6019 f
  core/be/wb_pkt[44] (net)                             23.6700              0.0000     0.6019 f
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.6019 f
  core/be/be_checker/wb_pkt_i[44] (net)                23.6700              0.0000     0.6019 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.6019 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      23.6700              0.0000     0.6019 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.6019 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  23.6700     0.0000     0.6019 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[44] (bsg_dff_width_p68_0)   0.0000   0.6019 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[44] (net)  23.6700   0.0000   0.6019 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_44_/D (DFFX1)   0.0779  -0.0060 &   0.5960 f
  data arrival time                                                                    0.5960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3844     0.3844
  clock reconvergence pessimism                                            -0.0044     0.3799
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_44_/CLK (DFFX1)   0.0000   0.3799 r
  library hold time                                                        -0.0014     0.3785
  data required time                                                                   0.3785
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3785
  data arrival time                                                                   -0.5960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2174


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/CLK (DFFX1)   0.1922   0.0000   0.4058 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/Q (DFFX1)   0.0763   0.2343   0.6401 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (net)     3  22.9098   0.0000   0.6401 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6401 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (net)  22.9098           0.0000     0.6401 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (bp_be_scheduler_02_0)   0.0000     0.6401 f
  core/be/be_checker/dispatch_pkt_o[233] (net)         22.9098              0.0000     0.6401 f
  core/be/be_checker/dispatch_pkt_o[233] (bp_be_checker_top_02_0)           0.0000     0.6401 f
  core/be/dispatch_pkt[229] (net)                      22.9098              0.0000     0.6401 f
  core/be/be_calculator/dispatch_pkt_i[233] (bp_be_calculator_top_02_0)     0.0000     0.6401 f
  core/be/be_calculator/dispatch_pkt_i[233] (net)      22.9098              0.0000     0.6401 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (bsg_dff_width_p415_0)    0.0000     0.6401 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (net)  22.9098            0.0000     0.6401 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/D (DFFX1)   0.0763   -0.0072 &   0.6329 f
  data arrival time                                                                    0.6329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4099     0.4099
  clock reconvergence pessimism                                            -0.0034     0.4065
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/CLK (DFFX1)           0.0000     0.4065 r
  library hold time                                                         0.0090     0.4155
  data required time                                                                   0.4155
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4155
  data arrival time                                                                   -0.6329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2175


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0805   0.0000   0.3798 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0700   0.2178     0.5976 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     3  20.1385     0.0000     0.5976 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5976 f
  core/be/be_calculator/wb_pkt_o[49] (net)             20.1385              0.0000     0.5976 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5976 f
  core/be/wb_pkt[49] (net)                             20.1385              0.0000     0.5976 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5976 f
  core/be/be_checker/wb_pkt_i[49] (net)                20.1385              0.0000     0.5976 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5976 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      20.1385              0.0000     0.5976 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5976 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  20.1385     0.0000     0.5976 f
  core/be/be_checker/scheduler/int_regfile/U140/INP (NBUFFX2)     0.0700   -0.0101 &   0.5875 f
  core/be/be_checker/scheduler/int_regfile/U140/Z (NBUFFX2)       0.0389    0.0660     0.6535 f
  core/be/be_checker/scheduler/int_regfile/n75 (net)     2  15.2222         0.0000     0.6535 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6535 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  15.2222   0.0000     0.6535 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0389   0.0006 &   0.6542 f d 
  data arrival time                                                                    0.6542

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6542
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2176


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0805   0.0000   0.3782 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0672   0.2161     0.5943 f
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     3  18.9029     0.0000     0.5943 f
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.5943 f
  core/be/be_calculator/wb_pkt_o[39] (net)             18.9029              0.0000     0.5943 f
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)            0.0000     0.5943 f
  core/be/wb_pkt[39] (net)                             18.9029              0.0000     0.5943 f
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)                  0.0000     0.5943 f
  core/be/be_checker/wb_pkt_i[39] (net)                18.9029              0.0000     0.5943 f
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)          0.0000     0.5943 f
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      18.9029              0.0000     0.5943 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)   0.0000   0.5943 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  18.9029     0.0000     0.5943 f
  core/be/be_checker/scheduler/int_regfile/U237/INP (NBUFFX2)     0.0672   -0.0076 &   0.5867 f
  core/be/be_checker/scheduler/int_regfile/U237/Z (NBUFFX2)       0.0423    0.0673 @   0.6540 f
  core/be/be_checker/scheduler/int_regfile/n124 (net)     2  17.3483        0.0000     0.6540 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6540 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)  17.3483   0.0000     0.6540 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[39] (saed90_64x32_2P)   0.0305   0.0003 @   0.6543 f d 
  data arrival time                                                                    0.6543

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2177


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3800     0.3800
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0805   0.0000   0.3800 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0856   0.2032     0.5832 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     3  22.3089     0.0000     0.5832 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5832 r
  core/be/be_calculator/wb_pkt_o[57] (net)             22.3089              0.0000     0.5832 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5832 r
  core/be/wb_pkt[57] (net)                             22.3089              0.0000     0.5832 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5832 r
  core/be/be_checker/wb_pkt_i[57] (net)                22.3089              0.0000     0.5832 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5832 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      22.3089              0.0000     0.5832 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5832 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  22.3089     0.0000     0.5832 r
  core/be/be_checker/scheduler/int_regfile/U206/INP (NBUFFX8)     0.0856   -0.0123 &   0.5709 r
  core/be/be_checker/scheduler/int_regfile/U206/Z (NBUFFX8)       0.0426    0.0865 @   0.6574 r
  core/be/be_checker/scheduler/int_regfile/n93 (net)     2  19.1457         0.0000     0.6574 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6574 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  19.1457   0.0000     0.6574 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0308  -0.0041 @   0.6532 r d 
  data arrival time                                                                    0.6532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2178


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_258_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4128     0.4128
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)   0.2206   0.0000   0.4128 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/Q (DFFX1)   0.0755   0.2362     0.6490 f
  core/be/be_calculator/calc_stage_reg/data_o[175] (net)     2  22.5665     0.0000     0.6490 f
  core/be/be_calculator/calc_stage_reg/data_o[175] (bsg_dff_width_p415_0)   0.0000     0.6490 f
  core/be/be_calculator/calc_stage_r_2__instr_v_ (net)  22.5665             0.0000     0.6490 f
  core/be/be_calculator/calc_stage_reg/data_i[258] (bsg_dff_width_p415_0)   0.0000     0.6490 f
  core/be/be_calculator/calc_stage_reg/data_i[258] (net)  22.5665           0.0000     0.6490 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/D (DFFX1)   0.0755  -0.0043 &   0.6446 f
  data arrival time                                                                    0.6446

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4190     0.4190
  clock reconvergence pessimism                                            -0.0034     0.4156
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/CLK (DFFX1)          0.0000     0.4156 r
  library hold time                                                         0.0112     0.4269
  data required time                                                                   0.4269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4269
  data arrival time                                                                   -0.6446
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2178


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_276_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4023     0.4023
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)   0.1921   0.0000   0.4023 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/Q (DFFX1)   0.0750   0.2335     0.6359 f
  core/be/be_calculator/calc_stage_reg/data_o[193] (net)     3  22.3444     0.0000     0.6359 f
  core/be/be_calculator/calc_stage_reg/data_o[193] (bsg_dff_width_p415_0)   0.0000     0.6359 f
  core/be/be_calculator/commit_pkt_o[15] (net)         22.3444              0.0000     0.6359 f
  core/be/be_calculator/calc_stage_reg/data_i[276] (bsg_dff_width_p415_0)   0.0000     0.6359 f
  core/be/be_calculator/calc_stage_reg/data_i[276] (net)  22.3444           0.0000     0.6359 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_276_/D (DFFX1)   0.0750  -0.0041 &   0.6318 f
  data arrival time                                                                    0.6318

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4080     0.4080
  clock reconvergence pessimism                                            -0.0034     0.4046
  core/be/be_calculator/calc_stage_reg/data_r_reg_276_/CLK (DFFX1)          0.0000     0.4046 r
  library hold time                                                         0.0092     0.4138
  data required time                                                                   0.4138
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4138
  data arrival time                                                                   -0.6318
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2179


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4057     0.4057
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/CLK (DFFX1)   0.1922   0.0000   0.4057 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/Q (DFFX1)   0.0889   0.2417   0.6475 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (net)     2  28.4015   0.0000   0.6475 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6475 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (net)  28.4015             0.0000     0.6475 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (bp_be_scheduler_02_0)     0.0000     0.6475 f
  core/be/be_checker/dispatch_pkt_o[4] (net)           28.4015              0.0000     0.6475 f
  core/be/be_checker/dispatch_pkt_o[4] (bp_be_checker_top_02_0)             0.0000     0.6475 f
  core/be/dispatch_pkt[4] (net)                        28.4015              0.0000     0.6475 f
  core/be/be_calculator/dispatch_pkt_i[4] (bp_be_calculator_top_02_0)       0.0000     0.6475 f
  core/be/be_calculator/dispatch_pkt_i[4] (net)        28.4015              0.0000     0.6475 f
  core/be/be_calculator/reservation_reg/data_i[4] (bsg_dff_width_p295_0)    0.0000     0.6475 f
  core/be/be_calculator/reservation_reg/data_i[4] (net)  28.4015            0.0000     0.6475 f
  core/be/be_calculator/reservation_reg/data_r_reg_4_/D (DFFX1)   0.0889   -0.0088 &   0.6387 f
  data arrival time                                                                    0.6387

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4166     0.4166
  clock reconvergence pessimism                                            -0.0034     0.4132
  core/be/be_calculator/reservation_reg/data_r_reg_4_/CLK (DFFX1)           0.0000     0.4132 r
  library hold time                                                         0.0075     0.4207
  data required time                                                                   0.4207
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4207
  data arrival time                                                                   -0.6387
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2180


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0805   0.0000   0.3798 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0700   0.2178     0.5976 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     3  20.1385     0.0000     0.5976 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5976 f
  core/be/be_calculator/wb_pkt_o[49] (net)             20.1385              0.0000     0.5976 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5976 f
  core/be/wb_pkt[49] (net)                             20.1385              0.0000     0.5976 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.5976 f
  core/be/be_checker/wb_pkt_i[49] (net)                20.1385              0.0000     0.5976 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.5976 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      20.1385              0.0000     0.5976 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.5976 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  20.1385     0.0000     0.5976 f
  core/be/be_checker/scheduler/int_regfile/U140/INP (NBUFFX2)     0.0700   -0.0101 &   0.5875 f
  core/be/be_checker/scheduler/int_regfile/U140/Z (NBUFFX2)       0.0389    0.0660     0.6535 f
  core/be/be_checker/scheduler/int_regfile/n75 (net)     2  15.2222         0.0000     0.6535 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6535 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  15.2222   0.0000     0.6535 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0389   0.0001 &   0.6536 f d 
  data arrival time                                                                    0.6536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2181


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_104_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_187_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4040     0.4040
  core/be/be_calculator/calc_stage_reg/data_r_reg_104_/CLK (DFFX1)   0.1921   0.0000   0.4040 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_104_/Q (DFFX1)   0.0821   0.2379     0.6419 f
  core/be/be_calculator/calc_stage_reg/data_o[104] (net)     5  25.4788     0.0000     0.6419 f
  core/be/be_calculator/calc_stage_reg/data_o[104] (bsg_dff_width_p415_0)   0.0000     0.6419 f
  core/be/be_calculator/calc_status_o[15] (net)        25.4788              0.0000     0.6419 f
  core/be/be_calculator/calc_stage_reg/data_i[187] (bsg_dff_width_p415_0)   0.0000     0.6419 f
  core/be/be_calculator/calc_stage_reg/data_i[187] (net)  25.4788           0.0000     0.6419 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_187_/D (DFFX1)   0.0821  -0.0007 &   0.6411 f
  data arrival time                                                                    0.6411

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4177     0.4177
  clock reconvergence pessimism                                            -0.0034     0.4142
  core/be/be_calculator/calc_stage_reg/data_r_reg_187_/CLK (DFFX1)          0.0000     0.4142 r
  library hold time                                                         0.0087     0.4230
  data required time                                                                   0.4230
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4230
  data arrival time                                                                   -0.6411
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2182


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3782     0.3782
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0805   0.0000   0.3782 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0672   0.2161     0.5943 f
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     3  18.9029     0.0000     0.5943 f
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.5943 f
  core/be/be_calculator/wb_pkt_o[39] (net)             18.9029              0.0000     0.5943 f
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)            0.0000     0.5943 f
  core/be/wb_pkt[39] (net)                             18.9029              0.0000     0.5943 f
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)                  0.0000     0.5943 f
  core/be/be_checker/wb_pkt_i[39] (net)                18.9029              0.0000     0.5943 f
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)          0.0000     0.5943 f
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      18.9029              0.0000     0.5943 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)   0.0000   0.5943 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  18.9029     0.0000     0.5943 f
  core/be/be_checker/scheduler/int_regfile/U237/INP (NBUFFX2)     0.0672   -0.0076 &   0.5867 f
  core/be/be_checker/scheduler/int_regfile/U237/Z (NBUFFX2)       0.0423    0.0673 @   0.6540 f
  core/be/be_checker/scheduler/int_regfile/n124 (net)     2  17.3483        0.0000     0.6540 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6540 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)  17.3483   0.0000     0.6540 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[39] (saed90_64x32_2P)   0.0305  -0.0001 @   0.6539 f d 
  data arrival time                                                                    0.6539

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2184


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_106_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_170_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  core/be/be_calculator/comp_stage_reg/data_r_reg_106_/CLK (DFFX1)   0.0805   0.0000   0.3798 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_106_/Q (DFFX1)   0.0647   0.1926     0.5724 r
  core/be/be_calculator/comp_stage_reg/data_o[106] (net)     1  14.4394     0.0000     0.5724 r
  core/be/be_calculator/comp_stage_reg/data_o[106] (bsg_dff_width_p320_0)   0.0000     0.5724 r
  core/be/be_calculator/comp_stage_r_1__42_ (net)      14.4394              0.0000     0.5724 r
  core/be/be_calculator/comp_stage_mux/data0_i[170] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5724 r
  core/be/be_calculator/comp_stage_mux/data0_i[170] (net)  14.4394          0.0000     0.5724 r
  core/be/be_calculator/comp_stage_mux/U43/INP (NBUFFX2)          0.0647   -0.0056 &   0.5668 r
  core/be/be_calculator/comp_stage_mux/U43/Z (NBUFFX2)            0.0455    0.0696     0.6365 r
  core/be/be_calculator/comp_stage_mux/data_o[170] (net)     3  17.9221     0.0000     0.6365 r
  core/be/be_calculator/comp_stage_mux/data_o[170] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.6365 r
  core/be/be_calculator/comp_stage_n[106] (net)        17.9221              0.0000     0.6365 r
  core/be/be_calculator/comp_stage_reg/data_i[170] (bsg_dff_width_p320_0)   0.0000     0.6365 r
  core/be/be_calculator/comp_stage_reg/data_i[170] (net)  17.9221           0.0000     0.6365 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_170_/D (DFFX1)   0.0455  -0.0059 &   0.6305 r
  data arrival time                                                                    0.6305

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4458     0.4458
  clock reconvergence pessimism                                            -0.0044     0.4414
  core/be/be_calculator/comp_stage_reg/data_r_reg_170_/CLK (DFFX1)          0.0000     0.4414 r
  library hold time                                                        -0.0292     0.4122
  data required time                                                                   0.4122
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4122
  data arrival time                                                                   -0.6305
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2184


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3792     0.3792
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/CLK (DFFX1)   0.0805   0.0000   0.3792 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_218_/Q (DFFX1)   0.0518   0.2060     0.5852 f
  core/be/be_calculator/comp_stage_reg/data_o[218] (net)     1  12.0007     0.0000     0.5852 f
  core/be/be_calculator/comp_stage_reg/data_o[218] (bsg_dff_width_p320_0)   0.0000     0.5852 f
  core/be/be_calculator/wb_pkt_o[26] (net)             12.0007              0.0000     0.5852 f
  core/be/be_calculator/wb_pkt_o[26] (bp_be_calculator_top_02_0)            0.0000     0.5852 f
  core/be/wb_pkt[26] (net)                             12.0007              0.0000     0.5852 f
  core/be/icc_place39/INP (NBUFFX16)                              0.0518   -0.0015 &   0.5837 f
  core/be/icc_place39/Z (NBUFFX16)                                0.0399    0.0757 @   0.6594 f
  core/be/n41 (net)                             5      49.5763              0.0000     0.6594 f
  core/be/be_checker/wb_pkt_i[26] (bp_be_checker_top_02_0)                  0.0000     0.6594 f
  core/be/be_checker/wb_pkt_i[26] (net)                49.5763              0.0000     0.6594 f
  core/be/be_checker/scheduler/wb_pkt_i[26] (bp_be_scheduler_02_0)          0.0000     0.6594 f
  core/be/be_checker/scheduler/wb_pkt_i[26] (net)      49.5763              0.0000     0.6594 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (bp_be_regfile_02_0)   0.0000   0.6594 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[26] (net)  49.5763     0.0000     0.6594 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6594 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[26] (net)  49.5763   0.0000     0.6594 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[26] (saed90_64x32_2P)   0.0289  -0.0044 @   0.6550 f d 
  data arrival time                                                                    0.6550

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2184


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_200_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  core/be/be_calculator/comp_stage_reg/data_r_reg_200_/CLK (DFFX1)   0.0805   0.0000   0.3781 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_200_/Q (DFFX1)   0.0680   0.1943     0.5724 r
  core/be/be_calculator/comp_stage_reg/data_o[200] (net)     1  15.6578     0.0000     0.5724 r
  core/be/be_calculator/comp_stage_reg/data_o[200] (bsg_dff_width_p320_0)   0.0000     0.5724 r
  core/be/be_calculator/wb_pkt_o[8] (net)              15.6578              0.0000     0.5724 r
  core/be/be_calculator/wb_pkt_o[8] (bp_be_calculator_top_02_0)             0.0000     0.5724 r
  core/be/wb_pkt[8] (net)                              15.6578              0.0000     0.5724 r
  core/be/icc_place58/INP (NBUFFX16)                              0.0680   -0.0004 &   0.5720 r
  core/be/icc_place58/Z (NBUFFX16)                                0.0438    0.0827 @   0.6547 r
  core/be/n60 (net)                             5      46.0483              0.0000     0.6547 r
  core/be/be_checker/wb_pkt_i[8] (bp_be_checker_top_02_0)                   0.0000     0.6547 r
  core/be/be_checker/wb_pkt_i[8] (net)                 46.0483              0.0000     0.6547 r
  core/be/be_checker/scheduler/wb_pkt_i[8] (bp_be_scheduler_02_0)           0.0000     0.6547 r
  core/be/be_checker/scheduler/wb_pkt_i[8] (net)       46.0483              0.0000     0.6547 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[8] (bp_be_regfile_02_0)   0.0000   0.6547 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[8] (net)  46.0483      0.0000     0.6547 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[8] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6547 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[8] (net)  46.0483    0.0000     0.6547 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[8] (saed90_64x32_2P)   0.0317   0.0007 @   0.6554 r d 
  data arrival time                                                                    0.6554

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6554
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2189


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_105_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4038     0.4038
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/CLK (DFFX1)   0.1921   0.0000    0.4038 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/Q (DFFX1)   0.0716    0.2314     0.6352 f
  core/be/be_calculator/calc_stage_reg/data_o[22] (net)     5  20.8072      0.0000     0.6352 f
  core/be/be_calculator/calc_stage_reg/data_o[22] (bsg_dff_width_p415_0)    0.0000     0.6352 f
  core/be/be_calculator/calc_status_o[3] (net)         20.8072              0.0000     0.6352 f
  core/be/be_calculator/calc_stage_reg/data_i[105] (bsg_dff_width_p415_0)   0.0000     0.6352 f
  core/be/be_calculator/calc_stage_reg/data_i[105] (net)  20.8072           0.0000     0.6352 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_105_/D (DFFX1)   0.0716   0.0004 &   0.6356 f
  data arrival time                                                                    0.6356

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4101     0.4101
  clock reconvergence pessimism                                            -0.0034     0.4067
  core/be/be_calculator/calc_stage_reg/data_r_reg_105_/CLK (DFFX1)          0.0000     0.4067 r
  library hold time                                                         0.0098     0.4165
  data required time                                                                   0.4165
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4165
  data arrival time                                                                   -0.6356
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2191


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.2026   0.0000   0.4110 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0353   0.1880     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   3.4478     0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.5990 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   3.4478   0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   3.4478           0.0000     0.5990 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0353   0.0000 &   0.5990 r
  data arrival time                                                                    0.5990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4095     0.4095
  clock reconvergence pessimism                                            -0.0034     0.4061
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.4061 r
  library hold time                                                        -0.0262     0.3799
  data required time                                                                   0.3799
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3799
  data arrival time                                                                   -0.5990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2191


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3802     0.3802
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0805   0.0000   0.3802 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0753   0.2211     0.6013 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     3  22.5052     0.0000     0.6013 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.6013 f
  core/be/be_calculator/wb_pkt_o[60] (net)             22.5052              0.0000     0.6013 f
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.6013 f
  core/be/wb_pkt[60] (net)                             22.5052              0.0000     0.6013 f
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.6013 f
  core/be/be_checker/wb_pkt_i[60] (net)                22.5052              0.0000     0.6013 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.6013 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      22.5052              0.0000     0.6013 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.6013 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  22.5052     0.0000     0.6013 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[60] (bsg_dff_width_p68_0)   0.0000   0.6013 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[60] (net)  22.5052   0.0000   0.6013 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_60_/D (DFFX1)   0.0753  -0.0039 &   0.5974 f
  data arrival time                                                                    0.5974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0044     0.3792
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_60_/CLK (DFFX1)   0.0000   0.3792 r
  library hold time                                                        -0.0008     0.3783
  data required time                                                                   0.3783
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3783
  data arrival time                                                                   -0.5974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2191


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_287_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4026     0.4026
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)   0.1921   0.0000   0.4026 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/Q (DFFX1)   0.0835   0.2388     0.6413 f
  core/be/be_calculator/calc_stage_reg/data_o[204] (net)     3  26.1095     0.0000     0.6413 f
  core/be/be_calculator/calc_stage_reg/data_o[204] (bsg_dff_width_p415_0)   0.0000     0.6413 f
  core/be/be_calculator/commit_pkt_o[26] (net)         26.1095              0.0000     0.6413 f
  core/be/be_calculator/calc_stage_reg/data_i[287] (bsg_dff_width_p415_0)   0.0000     0.6413 f
  core/be/be_calculator/calc_stage_reg/data_i[287] (net)  26.1095           0.0000     0.6413 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_287_/D (DFFX1)   0.0835  -0.0092 &   0.6322 f
  data arrival time                                                                    0.6322

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4085     0.4085
  clock reconvergence pessimism                                            -0.0034     0.4051
  core/be/be_calculator/calc_stage_reg/data_r_reg_287_/CLK (DFFX1)          0.0000     0.4051 r
  library hold time                                                         0.0077     0.4129
  data required time                                                                   0.4129
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4129
  data arrival time                                                                   -0.6322
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2193


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3785     0.3785
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/CLK (DFFX1)   0.0805   0.0000   0.3785 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/Q (DFFX1)   0.0554   0.2085     0.5870 f
  core/be/be_calculator/comp_stage_reg/data_o[197] (net)     1  13.6292     0.0000     0.5870 f
  core/be/be_calculator/comp_stage_reg/data_o[197] (bsg_dff_width_p320_0)   0.0000     0.5870 f
  core/be/be_calculator/wb_pkt_o[5] (net)              13.6292              0.0000     0.5870 f
  core/be/be_calculator/wb_pkt_o[5] (bp_be_calculator_top_02_0)             0.0000     0.5870 f
  core/be/wb_pkt[5] (net)                              13.6292              0.0000     0.5870 f
  core/be/icc_place55/INP (NBUFFX16)                              0.0554   -0.0060 &   0.5810 f
  core/be/icc_place55/Z (NBUFFX16)                                0.0391    0.0759 @   0.6569 f
  core/be/n57 (net)                             5      44.8168              0.0000     0.6569 f
  core/be/be_checker/wb_pkt_i[5] (bp_be_checker_top_02_0)                   0.0000     0.6569 f
  core/be/be_checker/wb_pkt_i[5] (net)                 44.8168              0.0000     0.6569 f
  core/be/be_checker/scheduler/wb_pkt_i[5] (bp_be_scheduler_02_0)           0.0000     0.6569 f
  core/be/be_checker/scheduler/wb_pkt_i[5] (net)       44.8168              0.0000     0.6569 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (bp_be_regfile_02_0)   0.0000   0.6569 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (net)  44.8168      0.0000     0.6569 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6569 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (net)  44.8168    0.0000     0.6569 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[5] (saed90_64x32_2P)   0.0283  -0.0009 @   0.6560 f d 
  data arrival time                                                                    0.6560

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6560
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2194


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_261_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3974     0.3974
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)   0.2079   0.0000   0.3974 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/Q (DFFX1)   0.0846   0.2407     0.6381 f
  core/be/be_calculator/calc_stage_reg/data_o[178] (net)     3  26.5824     0.0000     0.6381 f
  core/be/be_calculator/calc_stage_reg/data_o[178] (bsg_dff_width_p415_0)   0.0000     0.6381 f
  core/be/be_calculator/commit_pkt_o[0] (net)          26.5824              0.0000     0.6381 f
  core/be/be_calculator/calc_stage_reg/data_i[261] (bsg_dff_width_p415_0)   0.0000     0.6381 f
  core/be/be_calculator/calc_stage_reg/data_i[261] (net)  26.5824           0.0000     0.6381 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_261_/D (DFFX1)   0.0846  -0.0102 &   0.6279 f
  data arrival time                                                                    0.6279

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4032     0.4032
  clock reconvergence pessimism                                            -0.0034     0.3998
  core/be/be_calculator/calc_stage_reg/data_r_reg_261_/CLK (DFFX1)          0.0000     0.3998 r
  library hold time                                                         0.0086     0.4084
  data required time                                                                   0.4084
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4084
  data arrival time                                                                   -0.6279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2194


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3784     0.3784
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0805   0.0000   0.3784 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0665   0.2156     0.5940 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3  18.5804     0.0000     0.5940 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.5940 f
  core/be/be_calculator/wb_pkt_o[45] (net)             18.5804              0.0000     0.5940 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.5940 f
  core/be/wb_pkt[45] (net)                             18.5804              0.0000     0.5940 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5940 f
  core/be/be_checker/wb_pkt_i[45] (net)                18.5804              0.0000     0.5940 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5940 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      18.5804              0.0000     0.5940 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5940 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  18.5804     0.0000     0.5940 f
  core/be/be_checker/scheduler/int_regfile/U209/INP (NBUFFX2)     0.0665   -0.0036 &   0.5904 f
  core/be/be_checker/scheduler/int_regfile/U209/Z (NBUFFX2)       0.0426    0.0673 @   0.6577 f
  core/be/be_checker/scheduler/int_regfile/n96 (net)     2  17.5660         0.0000     0.6577 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6577 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  17.5660   0.0000     0.6577 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0308  -0.0017 @   0.6561 f d 
  data arrival time                                                                    0.6561

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6561
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2195


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_198_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3789     0.3789
  core/be/be_calculator/comp_stage_reg/data_r_reg_198_/CLK (DFFX1)   0.0805   0.0000   0.3789 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_198_/Q (DFFX1)   0.0866   0.2038     0.5827 r
  core/be/be_calculator/comp_stage_reg/data_o[198] (net)     3  22.7026     0.0000     0.5827 r
  core/be/be_calculator/comp_stage_reg/data_o[198] (bsg_dff_width_p320_0)   0.0000     0.5827 r
  core/be/be_calculator/wb_pkt_o[6] (net)              22.7026              0.0000     0.5827 r
  core/be/be_calculator/wb_pkt_o[6] (bp_be_calculator_top_02_0)             0.0000     0.5827 r
  core/be/wb_pkt[6] (net)                              22.7026              0.0000     0.5827 r
  core/be/icc_place84/INP (NBUFFX8)                               0.0866   -0.0119 &   0.5708 r
  core/be/icc_place84/Z (NBUFFX8)                                 0.0463    0.0887 @   0.6595 r
  core/be/n120 (net)                            3      26.9556              0.0000     0.6595 r
  core/be/be_checker/wb_pkt_i[6] (bp_be_checker_top_02_0)                   0.0000     0.6595 r
  core/be/be_checker/wb_pkt_i[6] (net)                 26.9556              0.0000     0.6595 r
  core/be/be_checker/scheduler/wb_pkt_i[6] (bp_be_scheduler_02_0)           0.0000     0.6595 r
  core/be/be_checker/scheduler/wb_pkt_i[6] (net)       26.9556              0.0000     0.6595 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[6] (bp_be_regfile_02_0)   0.0000   0.6595 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[6] (net)  26.9556      0.0000     0.6595 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[6] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6595 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[6] (net)  26.9556    0.0000     0.6595 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[6] (saed90_64x32_2P)   0.0335  -0.0034 @   0.6561 r d 
  data arrival time                                                                    0.6561

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6561
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2195


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0805   0.0000   0.3801 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0790   0.1999     0.5800 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     3  19.8346     0.0000     0.5800 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5800 r
  core/be/be_calculator/wb_pkt_o[55] (net)             19.8346              0.0000     0.5800 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5800 r
  core/be/wb_pkt[55] (net)                             19.8346              0.0000     0.5800 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.5800 r
  core/be/be_checker/wb_pkt_i[55] (net)                19.8346              0.0000     0.5800 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.5800 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      19.8346              0.0000     0.5800 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.5800 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  19.8346     0.0000     0.5800 r
  core/be/be_checker/scheduler/int_regfile/U205/INP (NBUFFX8)     0.0790   -0.0064 &   0.5737 r
  core/be/be_checker/scheduler/int_regfile/U205/Z (NBUFFX8)       0.0479    0.0874 @   0.6611 r
  core/be/be_checker/scheduler/int_regfile/n92 (net)     2  30.4215         0.0000     0.6611 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6611 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  30.4215   0.0000     0.6611 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0348  -0.0048 @   0.6563 r d 
  data arrival time                                                                    0.6563

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6563
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2197


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0805   0.0000   0.3801 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0872   0.2282     0.6083 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3  27.7221     0.0000     0.6083 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.6083 f
  core/be/be_calculator/wb_pkt_o[53] (net)             27.7221              0.0000     0.6083 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.6083 f
  core/be/wb_pkt[53] (net)                             27.7221              0.0000     0.6083 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.6083 f
  core/be/be_checker/wb_pkt_i[53] (net)                27.7221              0.0000     0.6083 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.6083 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      27.7221              0.0000     0.6083 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.6083 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  27.7221     0.0000     0.6083 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[53] (bsg_dff_width_p68_0)   0.0000   0.6083 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[53] (net)  27.7221   0.0000   0.6083 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_53_/D (DFFX1)   0.0872  -0.0129 &   0.5954 f
  data arrival time                                                                    0.5954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3835     0.3835
  clock reconvergence pessimism                                            -0.0044     0.3790
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_53_/CLK (DFFX1)   0.0000   0.3790 r
  library hold time                                                        -0.0033     0.3757
  data required time                                                                   0.3757
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3757
  data arrival time                                                                   -0.5954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2197


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_205_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3789     0.3789
  core/be/be_calculator/comp_stage_reg/data_r_reg_205_/CLK (DFFX1)   0.0805   0.0000   0.3789 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_205_/Q (DFFX1)   0.0829   0.2019     0.5808 r
  core/be/be_calculator/comp_stage_reg/data_o[205] (net)     3  21.3194     0.0000     0.5808 r
  core/be/be_calculator/comp_stage_reg/data_o[205] (bsg_dff_width_p320_0)   0.0000     0.5808 r
  core/be/be_calculator/wb_pkt_o[13] (net)             21.3194              0.0000     0.5808 r
  core/be/be_calculator/wb_pkt_o[13] (bp_be_calculator_top_02_0)            0.0000     0.5808 r
  core/be/wb_pkt[13] (net)                             21.3194              0.0000     0.5808 r
  core/be/icc_place81/INP (NBUFFX8)                               0.0829   -0.0089 &   0.5719 r
  core/be/icc_place81/Z (NBUFFX8)                                 0.0451    0.0874 @   0.6593 r
  core/be/n117 (net)                            3      25.3503              0.0000     0.6593 r
  core/be/be_checker/wb_pkt_i[13] (bp_be_checker_top_02_0)                  0.0000     0.6593 r
  core/be/be_checker/wb_pkt_i[13] (net)                25.3503              0.0000     0.6593 r
  core/be/be_checker/scheduler/wb_pkt_i[13] (bp_be_scheduler_02_0)          0.0000     0.6593 r
  core/be/be_checker/scheduler/wb_pkt_i[13] (net)      25.3503              0.0000     0.6593 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[13] (bp_be_regfile_02_0)   0.0000   0.6593 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[13] (net)  25.3503     0.0000     0.6593 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[13] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6593 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[13] (net)  25.3503   0.0000     0.6593 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[13] (saed90_64x32_2P)   0.0326  -0.0030 @   0.6563 r d 
  data arrival time                                                                    0.6563

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6563
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2197


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_200_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3781     0.3781
  core/be/be_calculator/comp_stage_reg/data_r_reg_200_/CLK (DFFX1)   0.0805   0.0000   0.3781 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_200_/Q (DFFX1)   0.0680   0.1943     0.5724 r
  core/be/be_calculator/comp_stage_reg/data_o[200] (net)     1  15.6578     0.0000     0.5724 r
  core/be/be_calculator/comp_stage_reg/data_o[200] (bsg_dff_width_p320_0)   0.0000     0.5724 r
  core/be/be_calculator/wb_pkt_o[8] (net)              15.6578              0.0000     0.5724 r
  core/be/be_calculator/wb_pkt_o[8] (bp_be_calculator_top_02_0)             0.0000     0.5724 r
  core/be/wb_pkt[8] (net)                              15.6578              0.0000     0.5724 r
  core/be/icc_place58/INP (NBUFFX16)                              0.0680   -0.0004 &   0.5720 r
  core/be/icc_place58/Z (NBUFFX16)                                0.0438    0.0827 @   0.6547 r
  core/be/n60 (net)                             5      46.0483              0.0000     0.6547 r
  core/be/be_checker/wb_pkt_i[8] (bp_be_checker_top_02_0)                   0.0000     0.6547 r
  core/be/be_checker/wb_pkt_i[8] (net)                 46.0483              0.0000     0.6547 r
  core/be/be_checker/scheduler/wb_pkt_i[8] (bp_be_scheduler_02_0)           0.0000     0.6547 r
  core/be/be_checker/scheduler/wb_pkt_i[8] (net)       46.0483              0.0000     0.6547 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[8] (bp_be_regfile_02_0)   0.0000   0.6547 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[8] (net)  46.0483      0.0000     0.6547 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[8] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6547 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[8] (net)  46.0483    0.0000     0.6547 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[8] (saed90_64x32_2P)   0.0317   0.0005 @   0.6552 r d 
  data arrival time                                                                    0.6552

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2197


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0805   0.0000   0.3795 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0892   0.2294     0.6089 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     3  28.6031     0.0000     0.6089 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.6089 f
  core/be/be_calculator/wb_pkt_o[46] (net)             28.6031              0.0000     0.6089 f
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.6089 f
  core/be/wb_pkt[46] (net)                             28.6031              0.0000     0.6089 f
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.6089 f
  core/be/be_checker/wb_pkt_i[46] (net)                28.6031              0.0000     0.6089 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.6089 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      28.6031              0.0000     0.6089 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.6089 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  28.6031     0.0000     0.6089 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[46] (bsg_dff_width_p68_0)   0.0000   0.6089 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[46] (net)  28.6031   0.0000   0.6089 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_46_/D (DFFX1)   0.0892  -0.0142 &   0.5947 f
  data arrival time                                                                    0.5947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3831     0.3831
  clock reconvergence pessimism                                            -0.0044     0.3786
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_46_/CLK (DFFX1)   0.0000   0.3786 r
  library hold time                                                        -0.0038     0.3749
  data required time                                                                   0.3749
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3749
  data arrival time                                                                   -0.5947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2199


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3784     0.3784
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0805   0.0000   0.3784 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0665   0.2156     0.5940 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     3  18.5804     0.0000     0.5940 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.5940 f
  core/be/be_calculator/wb_pkt_o[45] (net)             18.5804              0.0000     0.5940 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.5940 f
  core/be/wb_pkt[45] (net)                             18.5804              0.0000     0.5940 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5940 f
  core/be/be_checker/wb_pkt_i[45] (net)                18.5804              0.0000     0.5940 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5940 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      18.5804              0.0000     0.5940 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5940 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  18.5804     0.0000     0.5940 f
  core/be/be_checker/scheduler/int_regfile/U209/INP (NBUFFX2)     0.0665   -0.0036 &   0.5904 f
  core/be/be_checker/scheduler/int_regfile/U209/Z (NBUFFX2)       0.0426    0.0673 @   0.6577 f
  core/be/be_checker/scheduler/int_regfile/n96 (net)     2  17.5660         0.0000     0.6577 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6577 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  17.5660   0.0000     0.6577 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0307  -0.0021 @   0.6556 f d 
  data arrival time                                                                    0.6556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2201


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_221_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3791     0.3791
  core/be/be_calculator/comp_stage_reg/data_r_reg_221_/CLK (DFFX1)   0.0805   0.0000   0.3791 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_221_/Q (DFFX1)   0.0509   0.2054     0.5845 f
  core/be/be_calculator/comp_stage_reg/data_o[221] (net)     1  11.6256     0.0000     0.5845 f
  core/be/be_calculator/comp_stage_reg/data_o[221] (bsg_dff_width_p320_0)   0.0000     0.5845 f
  core/be/be_calculator/wb_pkt_o[29] (net)             11.6256              0.0000     0.5845 f
  core/be/be_calculator/wb_pkt_o[29] (bp_be_calculator_top_02_0)            0.0000     0.5845 f
  core/be/wb_pkt[29] (net)                             11.6256              0.0000     0.5845 f
  core/be/icc_place42/INP (NBUFFX16)                              0.0509   -0.0028 &   0.5817 f
  core/be/icc_place42/Z (NBUFFX16)                                0.0403    0.0758 @   0.6575 f
  core/be/n44 (net)                             5      52.0565              0.0000     0.6575 f
  core/be/be_checker/wb_pkt_i[29] (bp_be_checker_top_02_0)                  0.0000     0.6575 f
  core/be/be_checker/wb_pkt_i[29] (net)                52.0565              0.0000     0.6575 f
  core/be/be_checker/scheduler/wb_pkt_i[29] (bp_be_scheduler_02_0)          0.0000     0.6575 f
  core/be/be_checker/scheduler/wb_pkt_i[29] (net)      52.0565              0.0000     0.6575 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[29] (bp_be_regfile_02_0)   0.0000   0.6575 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[29] (net)  52.0565     0.0000     0.6575 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[29] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6575 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[29] (net)  52.0565   0.0000     0.6575 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[29] (saed90_64x32_2P)   0.0293  -0.0008 @   0.6567 f d 
  data arrival time                                                                    0.6567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3910     0.3910
  clock reconvergence pessimism                                            -0.0044     0.3866
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3866 r
  library hold time                                                         0.0500     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.6567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2201


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_198_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3789     0.3789
  core/be/be_calculator/comp_stage_reg/data_r_reg_198_/CLK (DFFX1)   0.0805   0.0000   0.3789 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_198_/Q (DFFX1)   0.0866   0.2038     0.5827 r
  core/be/be_calculator/comp_stage_reg/data_o[198] (net)     3  22.7026     0.0000     0.5827 r
  core/be/be_calculator/comp_stage_reg/data_o[198] (bsg_dff_width_p320_0)   0.0000     0.5827 r
  core/be/be_calculator/wb_pkt_o[6] (net)              22.7026              0.0000     0.5827 r
  core/be/be_calculator/wb_pkt_o[6] (bp_be_calculator_top_02_0)             0.0000     0.5827 r
  core/be/wb_pkt[6] (net)                              22.7026              0.0000     0.5827 r
  core/be/icc_place84/INP (NBUFFX8)                               0.0866   -0.0119 &   0.5708 r
  core/be/icc_place84/Z (NBUFFX8)                                 0.0463    0.0887 @   0.6595 r
  core/be/n120 (net)                            3      26.9556              0.0000     0.6595 r
  core/be/be_checker/wb_pkt_i[6] (bp_be_checker_top_02_0)                   0.0000     0.6595 r
  core/be/be_checker/wb_pkt_i[6] (net)                 26.9556              0.0000     0.6595 r
  core/be/be_checker/scheduler/wb_pkt_i[6] (bp_be_scheduler_02_0)           0.0000     0.6595 r
  core/be/be_checker/scheduler/wb_pkt_i[6] (net)       26.9556              0.0000     0.6595 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[6] (bp_be_regfile_02_0)   0.0000   0.6595 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[6] (net)  26.9556      0.0000     0.6595 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[6] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6595 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[6] (net)  26.9556    0.0000     0.6595 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[6] (saed90_64x32_2P)   0.0336  -0.0039 @   0.6556 r d 
  data arrival time                                                                    0.6556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2201


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_251_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4129     0.4129
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)   0.2206   0.0000   0.4129 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/Q (DFFX1)   0.0915   0.2455     0.6584 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (net)     2  29.5050     0.0000     0.6584 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (bsg_dff_width_p415_0)   0.0000     0.6584 f
  core/be/be_calculator/calc_stage_r_2__serial_v_ (net)  29.5050            0.0000     0.6584 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (bsg_dff_width_p415_0)   0.0000     0.6584 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (net)  29.5050           0.0000     0.6584 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/D (DFFX1)   0.0915  -0.0140 &   0.6444 f
  data arrival time                                                                    0.6444

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4195     0.4195
  clock reconvergence pessimism                                            -0.0034     0.4161
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/CLK (DFFX1)          0.0000     0.4161 r
  library hold time                                                         0.0083     0.4243
  data required time                                                                   0.4243
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4243
  data arrival time                                                                   -0.6444
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2201


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3785     0.3785
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/CLK (DFFX1)   0.0805   0.0000   0.3785 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/Q (DFFX1)   0.0554   0.2085     0.5870 f
  core/be/be_calculator/comp_stage_reg/data_o[197] (net)     1  13.6292     0.0000     0.5870 f
  core/be/be_calculator/comp_stage_reg/data_o[197] (bsg_dff_width_p320_0)   0.0000     0.5870 f
  core/be/be_calculator/wb_pkt_o[5] (net)              13.6292              0.0000     0.5870 f
  core/be/be_calculator/wb_pkt_o[5] (bp_be_calculator_top_02_0)             0.0000     0.5870 f
  core/be/wb_pkt[5] (net)                              13.6292              0.0000     0.5870 f
  core/be/icc_place55/INP (NBUFFX16)                              0.0554   -0.0060 &   0.5810 f
  core/be/icc_place55/Z (NBUFFX16)                                0.0391    0.0759 @   0.6569 f
  core/be/n57 (net)                             5      44.8168              0.0000     0.6569 f
  core/be/be_checker/wb_pkt_i[5] (bp_be_checker_top_02_0)                   0.0000     0.6569 f
  core/be/be_checker/wb_pkt_i[5] (net)                 44.8168              0.0000     0.6569 f
  core/be/be_checker/scheduler/wb_pkt_i[5] (bp_be_scheduler_02_0)           0.0000     0.6569 f
  core/be/be_checker/scheduler/wb_pkt_i[5] (net)       44.8168              0.0000     0.6569 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (bp_be_regfile_02_0)   0.0000   0.6569 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (net)  44.8168      0.0000     0.6569 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6569 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[5] (net)  44.8168    0.0000     0.6569 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[5] (saed90_64x32_2P)   0.0283  -0.0012 @   0.6557 f d 
  data arrival time                                                                    0.6557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0044     0.3855
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3855 r
  library hold time                                                         0.0500     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.6557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2202


1
