;redcode
;assert 1
	SPL 0, #-502
	CMP -207, <-120
	MOV -1, <-20
	MOV @-7, <-20
	DJN -1, @-20
	JMP @12, #200
	ADD #-0, 9
	ADD #-0, 9
	JMZ 210, 60
	JMZ 210, 60
	SUB 12, @10
	SUB 12, @10
	SLT 2, @10
	JMZ 270, 60
	JMZ 270, 60
	SUB @127, 6
	JMP 72, #200
	SUB @121, 106
	SUB #72, 201
	SUB #72, 201
	SUB -7, <-420
	SUB @592, 10
	SUB @592, 10
	SUB @12, @10
	JMN @-892, #600
	DJN @-0, 0
	ADD 100, 909
	JMN @-892, #600
	CMP -207, <-120
	ADD -207, <-122
	ADD -207, <-122
	SUB #72, @229
	SUB #-8, 1
	JMN @-892, #600
	SUB #-8, 1
	SLT 2, @10
	ADD #270, <1
	ADD #270, <1
	DJN -1, @-20
	CMP 80, 911
	SUB #72, @220
	SUB 0, 190
	ADD @-127, 100
	MOV #72, @210
	SUB #72, @220
	SLT 2, @10
	SLT 2, @10
	SLT 2, @10
	JMN @-892, #600
	SPL 0, #-502
	SLT @-127, 160
	ADD 0, 901
