```yaml
- text: "My CPU's branch predictor is so optimistic, it should run for office."
  explanation: "This joke uses personification to compare a CPU's branch prediction unit (which speculatively executes code paths it thinks will be taken) to an overly optimistic politician. The humor comes from applying human personality traits to computer hardware."
  rating: 6

- text: "Why did the cache miss? It had commitment issues."
  explanation: "This plays on the double meaning of 'miss' (both failing to find data and longing for something) and applies the human relationship problem of 'commitment issues' to cache memory's inability to hold onto data."
  rating: 7

- text: "I tried to optimize my code for the instruction pipeline, but it just caused more drama."
  explanation: "The word 'pipeline' is used both in its technical sense (instruction pipeline in CPUs) and metaphorically (like a drama pipeline), creating incongruity between technical optimization and human emotional drama."
  rating: 5

- text: "The memory hierarchy went to therapy because it couldn't decide what level it wanted to be on."
  explanation: "This anthropomorphizes the memory hierarchy (L1, L2, L3 cache, RAM, disk) by giving it an identity crisis, playing on the multiple 'levels' in both computer architecture and personal development."
  rating: 7

- text: "Why don't registers ever gossip? They're too busy with immediate operations."
  explanation: "This uses wordplay on 'immediate' which in computer architecture refers to immediate operands/addressing modes, while also meaning 'urgent' in everyday language, suggesting registers are too busy to engage in social behavior."
  rating: 6

- text: "My motherboard and I have something in common: we both have bus problems. Mine's just stuck in traffic."
  explanation: "This creates humor through the double meaning of 'bus' - the system bus in computer architecture versus public transportation, with the punchline adding the everyday experience of traffic."
  rating: 8

- text: "A RISC processor and a CISC processor walk into a bar. The RISC processor orders a drink in four simple steps. The CISC processor just asks for 'the usual' - a complex instruction that somehow does everything."
  explanation: "This joke contrasts RISC (Reduced Instruction Set Computer) and CISC (Complex Instruction Set Computer) architectures through a bar scenario, highlighting RISC's simple instructions versus CISC's complex ones."
  rating: 8

- text: "I told my CPU to stop speculating about future instructions. Now it just sits there, executing nothing."
  explanation: "This plays on speculative execution (a performance optimization technique) by treating it as human speculation/worrying, with the punchline showing the absurd consequence of removing this feature."
  rating: 7

- text: "Why did the von Neumann architecture go to couples counseling? The data and instructions were sharing the same space and it was getting messy."
  explanation: "This references the von Neumann architecture where data and instructions share the same memory space, anthropomorphizing it as a relationship problem about personal space boundaries."
  rating: 8

- text: "My out-of-order execution unit is so chaotic, it makes my kitchen look organized."
  explanation: "Out-of-order execution is a CPU optimization technique that executes instructions in non-sequential order. The joke applies this technical chaos to everyday life, creating relatable humor through comparison."
  rating: 7

- text: "The TLB walked into a bar and asked, 'Have I been here before?' The bartender said, 'Check your cache.'"
  explanation: "The Translation Lookaside Buffer (TLB) is a cache for virtual-to-physical address translations. The joke plays on memory (both computer and human) and the TLB's job of 'remembering' address translations."
  rating: 9

- text: "Why did the pipelined processor break up with its girlfriend? She said it had too many stages of commitment."
  explanation: "Instruction pipelining involves multiple stages (fetch, decode, execute, etc.). The joke applies this multi-stage technical concept to relationship commitment, creating incongruity between technical and romantic contexts."
  rating: 7

- text: "A programmer tried to explain memory-mapped I/O to their spouse: 'Imagine if checking the mailbox meant looking at a specific spot on the living room wall.' They're now divorced."
  explanation: "Memory-mapped I/O treats I/O devices as memory addresses. The joke uses an absurd real-world analogy that's technically accurate but completely impractical, leading to the hyperbolic consequence of divorce."
  rating: 9

- text: "My superscalar processor is so good at multitasking, it finishes multiple instructions before deciding what to have for breakfast. Unlike me."
  explanation: "Superscalar processors can execute multiple instructions simultaneously. The joke contrasts this impressive parallel processing capability with human indecisiveness, using self-deprecating humor."
  rating: 6

- text: "Why don't memory controllers ever win at poker? They always show their hand through the address bus."
  explanation: "This uses the technical concept of address buses (which expose memory addresses being accessed) and applies it to poker, where 'showing your hand' means revealing your cards prematurely."
  rating: 8

- text: "I asked my CPU why it was running hot. It said, 'Have you seen my clock speed? I'm literally racing against time at 5 GHz.'"
  explanation: "This personifies the CPU and plays on the relationship between clock speed and heat generation, while also using the idiom 'racing against time' literally since the CPU operates on clock cycles."
  rating: 7

- text: "The L1 cache and L3 cache got into an argument. L1 said, 'I'm closer to the action!' L3 replied, 'Yeah, but I've got more capacity for growth.' L2 just sat there feeling like a middle child."
  explanation: "This anthropomorphizes the cache hierarchy as sibling rivalry, with each level having personality traits matching their technical characteristics (L1's speed, L3's size, L2's middle position), creating a relatable family dynamic."
  rating: 9

- text: "Why did the Harvard architecture refuse to go to the same party as the von Neumann architecture? It insisted on keeping its instructions and data in separate rooms."
  explanation: "Harvard architecture separates instruction and data memory, unlike von Neumann. The joke treats this as social snobbery or extreme introversion, applying technical architectural differences to social behavior."
  rating: 8

- text: "A microarchitect walks into a coffee shop and orders, 'I'll have a latte with speculative execution, branch prediction on the side, and make sure you pipeline the milk steaming - I'm in a hurry.' The barista replied, 'Sir, this is a coffee shop, not a CPU.' The microarchitect sighed, 'Fine, just optimize for throughput.'"
  explanation: "This joke layers multiple CPU optimization techniques (speculative execution, branch prediction, pipelining, throughput) into an everyday scenario, creating absurdity through the character's inability to separate their work from normal life, while the barista's response grounds the humor in reality."
  rating: 10

- text: "My CPU's branch predictor has a 99% accuracy rate, which is still better than my life choices. Though to be fair, my life doesn't have a branch target buffer."
  explanation: "This combines self-deprecating humor with technical accuracy about branch predictors, then adds a second layer by noting the technical advantage (branch target buffer) that CPUs have over humans, making the comparison both funny and technically insightful."
  rating: 9

- text: "I tried to explain cache coherency to my kids by saying, 'Imagine if every time Dad writes something on the family calendar, all the other calendars in the house automatically update, but sometimes they argue about who has the right version, so we need a protocol to decide who's correct.' Now they think our family needs a MESI protocol. They're not wrong."
  explanation: "This joke takes the complex concept of cache coherency (keeping multiple cache copies synchronized) and creates an elaborate, relatable family analogy, then elevates it by having the children actually understand and suggest implementing the MESI protocol (a real cache coherency protocol), with the self-aware punchline that family organization genuinely could benefit from such a system."
  rating: 10
```