Analysis & Synthesis Status : Successful - Thu Nov 12 14:54:26 2020
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : LAb1_FPGA_RTL
Top-level Entity Name : LAB2_FPGA_NIOS
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 886
Total pins : 7
Total virtual pins : 0
Total block memory bits : 273,408
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
