# Brent-Kung-parameterized-Adder
Brent-Kung Adder implemented in Verilog HDL using Generate/Propagate logic, carry determination modules, and sum logic. Includes full testbench for verification and simulation.
