INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab02/Modulo_counter/Modulo_counter.srcs/sources_1/new/mod_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab02/Modulo_counter/Modulo_counter.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
