{"sha": "3e5804e1a90d0ac9c084117709a3db25011b05b3", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6M2U1ODA0ZTFhOTBkMGFjOWMwODQxMTc3MDlhM2RiMjUwMTFiMDViMw==", "commit": {"author": {"name": "Uros Bizjak", "email": "ubizjak@gmail.com", "date": "2012-08-10T22:25:17Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2012-08-10T22:25:17Z"}, "message": "i386.md (isa): Add fma and fma4.\n\n\t* config/i386/i386.md (isa): Add fma and fma4.\n\t(enabled): Handle fma and fma4.\n\t* config/i386/sse.md (*fma_fmadd_<mode>): Merge *fma4_fmadd_<mode>.\n\t(*fma_fmsub_<mode>): Merge *fma4_fmsub_<mode>.\n\t(*fma_fnmadd_<mode>): Merge *fma4_fnmadd_<mode>.\n\t(*fma_fnmsub_<mode>): Merge *fma4_fnmsub_<mode>.\n\t(*fma_fmaddsub_<mode>): Merge *fma4_fmaddsub_<mode>.\n\t(*fma_fmsubadd_<mode>): Merge *fma4_fmsubadd_<mode>.\n\nFrom-SVN: r190305", "tree": {"sha": "fa04456cc69bff397255d84ebefe63ce85e9fa00", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/fa04456cc69bff397255d84ebefe63ce85e9fa00"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/3e5804e1a90d0ac9c084117709a3db25011b05b3", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3e5804e1a90d0ac9c084117709a3db25011b05b3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3e5804e1a90d0ac9c084117709a3db25011b05b3", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3e5804e1a90d0ac9c084117709a3db25011b05b3/comments", "author": {"login": "ubizjak", "id": 55479990, "node_id": "MDQ6VXNlcjU1NDc5OTkw", "avatar_url": "https://avatars.githubusercontent.com/u/55479990?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ubizjak", "html_url": "https://github.com/ubizjak", "followers_url": "https://api.github.com/users/ubizjak/followers", "following_url": "https://api.github.com/users/ubizjak/following{/other_user}", "gists_url": "https://api.github.com/users/ubizjak/gists{/gist_id}", "starred_url": "https://api.github.com/users/ubizjak/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ubizjak/subscriptions", "organizations_url": "https://api.github.com/users/ubizjak/orgs", "repos_url": "https://api.github.com/users/ubizjak/repos", "events_url": "https://api.github.com/users/ubizjak/events{/privacy}", "received_events_url": "https://api.github.com/users/ubizjak/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "b0d5396c7ea5e8ff6952598475244fcbd3d1276e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b0d5396c7ea5e8ff6952598475244fcbd3d1276e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b0d5396c7ea5e8ff6952598475244fcbd3d1276e"}], "stats": {"total": 215, "additions": 76, "deletions": 139}, "files": [{"sha": "fbcaf591ef9634910c5be00537714323b6eeefb5", "filename": "gcc/ChangeLog", "status": "modified", "additions": 11, "deletions": 0, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3e5804e1a90d0ac9c084117709a3db25011b05b3/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3e5804e1a90d0ac9c084117709a3db25011b05b3/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=3e5804e1a90d0ac9c084117709a3db25011b05b3", "patch": "@@ -1,3 +1,14 @@\n+2012-08-11  Uros Bizjak  <ubizjak@gmail.com>\n+\n+\t* config/i386/i386.md (isa): Add fma and fma4.\n+\t(enabled): Handle fma and fma4.\n+\t* config/i386/sse.md (*fma_fmadd_<mode>): Merge *fma4_fmadd_<mode>.\n+\t(*fma_fmsub_<mode>): Merge *fma4_fmsub_<mode>.\n+\t(*fma_fnmadd_<mode>): Merge *fma4_fnmadd_<mode>.\n+\t(*fma_fnmsub_<mode>): Merge *fma4_fnmsub_<mode>.\n+\t(*fma_fmaddsub_<mode>): Merge *fma4_fmaddsub_<mode>.\n+\t(*fma_fmsubadd_<mode>): Merge *fma4_fmsubadd_<mode>.\n+\n 2012-08-10  Uros Bizjak  <ubizjak@gmail.com>\n \n \t* config/i386/sse.md (*fma_fmadd_<mode>, *fma_fmsub_<mode>,"}, {"sha": "8d6f211b52f7bd88b2c5afea08751e35d4e8c8f8", "filename": "gcc/config/i386/i386.md", "status": "modified", "additions": 5, "deletions": 1, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3e5804e1a90d0ac9c084117709a3db25011b05b3/gcc%2Fconfig%2Fi386%2Fi386.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3e5804e1a90d0ac9c084117709a3db25011b05b3/gcc%2Fconfig%2Fi386%2Fi386.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.md?ref=3e5804e1a90d0ac9c084117709a3db25011b05b3", "patch": "@@ -641,7 +641,8 @@\n (define_attr \"movu\" \"0,1\" (const_string \"0\"))\n \n ;; Used to control the \"enabled\" attribute on a per-instruction basis.\n-(define_attr \"isa\" \"base,sse2,sse2_noavx,sse3,sse4,sse4_noavx,noavx,avx,avx2,noavx2,bmi2\"\n+(define_attr \"isa\" \"base,sse2,sse2_noavx,sse3,sse4,sse4_noavx,noavx,avx,\n+\t\t    avx2,noavx2,bmi2,fma,fma4\"\n   (const_string \"base\"))\n \n (define_attr \"enabled\" \"\"\n@@ -657,6 +658,9 @@\n \t (eq_attr \"isa\" \"avx2\") (symbol_ref \"TARGET_AVX2\")\n \t (eq_attr \"isa\" \"noavx2\") (symbol_ref \"!TARGET_AVX2\")\n \t (eq_attr \"isa\" \"bmi2\") (symbol_ref \"TARGET_BMI2\")\n+\t (eq_attr \"isa\" \"fma\") (symbol_ref \"TARGET_FMA\")\n+\t (eq_attr \"isa\" \"fma4\")\n+\t   (symbol_ref \"TARGET_FMA4 && !TARGET_FMA\")\n \t]\n \t(const_int 1)))\n "}, {"sha": "0cff3a3417bd1b3c09f4130eddf56275332ffb2d", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 60, "deletions": 138, "changes": 198, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3e5804e1a90d0ac9c084117709a3db25011b05b3/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3e5804e1a90d0ac9c084117709a3db25011b05b3/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=3e5804e1a90d0ac9c084117709a3db25011b05b3", "patch": "@@ -1891,21 +1891,6 @@\n \n (define_mode_iterator FMAMODE [SF DF V4SF V2DF V8SF V4DF])\n \n-;; In order to match (*a * *b) + *c, particularly when vectorizing, allow\n-;; combine to generate a multiply/add with two memory references.  We then\n-;; split this insn, into loading up the destination register with one of the\n-;; memory operations.  If we don't manage to split the insn, reload will\n-;; generate the appropriate moves.  The reason this is needed, is that combine\n-;; has already folded one of the memory references into both the multiply and\n-;; add insns, and it can't generate a new pseudo.  I.e.:\n-;;\t(set (reg1) (mem (addr1)))\n-;;\t(set (reg2) (mult (reg1) (mem (addr2))))\n-;;\t(set (reg3) (plus (reg2) (mem (addr3))))\n-;;\n-;; ??? This is historic, pre-dating the gimple fma transformation.\n-;; We could now properly represent that only one memory operand is\n-;; allowed and not be penalized during optimization.\n-\n ;; The standard names for fma is only available with SSE math enabled.\n (define_expand \"fma<mode>4\"\n   [(set (match_operand:FMAMODE 0 \"register_operand\")\n@@ -1948,116 +1933,76 @@\n \t  (match_operand:FMAMODE 3 \"nonimmediate_operand\")))]\n   \"TARGET_FMA || TARGET_FMA4\")\n \n-;; FMA3 version\n-\n (define_insn \"*fma_fmadd_<mode>\"\n-  [(set (match_operand:FMAMODE 0 \"register_operand\" \"=x,x,x\")\n+  [(set (match_operand:FMAMODE 0 \"register_operand\" \"=x,x,x,x,x\")\n \t(fma:FMAMODE\n-\t  (match_operand:FMAMODE 1 \"nonimmediate_operand\" \"%0, 0,x\")\n-\t  (match_operand:FMAMODE 2 \"nonimmediate_operand\" \"xm, x,xm\")\n-\t  (match_operand:FMAMODE 3 \"nonimmediate_operand\" \" x,xm,0\")))]\n-  \"TARGET_FMA\"\n+\t  (match_operand:FMAMODE 1 \"nonimmediate_operand\" \"%0, 0,x, x,x\")\n+\t  (match_operand:FMAMODE 2 \"nonimmediate_operand\" \"xm, x,xm,x,m\")\n+\t  (match_operand:FMAMODE 3 \"nonimmediate_operand\" \" x,xm,0,xm,x\")))]\n+  \"TARGET_FMA || TARGET_FMA4\"\n   \"@\n    vfmadd132<ssemodesuffix>\\t{%2, %3, %0|%0, %3, %2}\n    vfmadd213<ssemodesuffix>\\t{%3, %2, %0|%0, %2, %3}\n-   vfmadd231<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n-  [(set_attr \"type\" \"ssemuladd\")\n+   vfmadd231<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\n+   vfmadd<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\n+   vfmadd<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  [(set_attr \"isa\" \"fma,fma,fma,fma4,fma4\")\n+   (set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n (define_insn \"*fma_fmsub_<mode>\"\n-  [(set (match_operand:FMAMODE 0 \"register_operand\" \"=x,x,x\")\n+  [(set (match_operand:FMAMODE 0 \"register_operand\" \"=x,x,x,x,x\")\n \t(fma:FMAMODE\n-\t  (match_operand:FMAMODE   1 \"nonimmediate_operand\" \"%0, 0,x\")\n-\t  (match_operand:FMAMODE   2 \"nonimmediate_operand\" \"xm, x,xm\")\n+\t  (match_operand:FMAMODE   1 \"nonimmediate_operand\" \"%0, 0,x, x,x\")\n+\t  (match_operand:FMAMODE   2 \"nonimmediate_operand\" \"xm, x,xm,x,m\")\n \t  (neg:FMAMODE\n-\t    (match_operand:FMAMODE 3 \"nonimmediate_operand\" \" x,xm,0\"))))]\n-  \"TARGET_FMA\"\n+\t    (match_operand:FMAMODE 3 \"nonimmediate_operand\" \" x,xm,0,xm,x\"))))]\n+  \"TARGET_FMA || TARGET_FMA4\"\n   \"@\n    vfmsub132<ssemodesuffix>\\t{%2, %3, %0|%0, %3, %2}\n    vfmsub213<ssemodesuffix>\\t{%3, %2, %0|%0, %2, %3}\n-   vfmsub231<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n-  [(set_attr \"type\" \"ssemuladd\")\n+   vfmsub231<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\n+   vfmsub<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\n+   vfmsub<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  [(set_attr \"isa\" \"fma,fma,fma,fma4,fma4\")\n+   (set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n (define_insn \"*fma_fnmadd_<mode>\"\n-  [(set (match_operand:FMAMODE 0 \"register_operand\" \"=x,x,x\")\n+  [(set (match_operand:FMAMODE 0 \"register_operand\" \"=x,x,x,x,x\")\n \t(fma:FMAMODE\n \t  (neg:FMAMODE\n-\t    (match_operand:FMAMODE 1 \"nonimmediate_operand\" \"%0, 0,x\"))\n-\t  (match_operand:FMAMODE   2 \"nonimmediate_operand\" \"xm, x,xm\")\n-\t  (match_operand:FMAMODE   3 \"nonimmediate_operand\" \" x,xm,0\")))]\n-  \"TARGET_FMA\"\n+\t    (match_operand:FMAMODE 1 \"nonimmediate_operand\" \"%0, 0,x, x,x\"))\n+\t  (match_operand:FMAMODE   2 \"nonimmediate_operand\" \"xm, x,xm,x,m\")\n+\t  (match_operand:FMAMODE   3 \"nonimmediate_operand\" \" x,xm,0,xm,x\")))]\n+  \"TARGET_FMA || TARGET_FMA4\"\n   \"@\n    vfnmadd132<ssemodesuffix>\\t{%2, %3, %0|%0, %3, %2}\n    vfnmadd213<ssemodesuffix>\\t{%3, %2, %0|%0, %2, %3}\n-   vfnmadd231<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n-  [(set_attr \"type\" \"ssemuladd\")\n+   vfnmadd231<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\n+   vfnmadd<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\n+   vfnmadd<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  [(set_attr \"isa\" \"fma,fma,fma,fma4,fma4\")\n+   (set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n (define_insn \"*fma_fnmsub_<mode>\"\n-  [(set (match_operand:FMAMODE 0 \"register_operand\" \"=x,x,x\")\n+  [(set (match_operand:FMAMODE 0 \"register_operand\" \"=x,x,x,x,x\")\n \t(fma:FMAMODE\n \t  (neg:FMAMODE\n-\t    (match_operand:FMAMODE 1 \"nonimmediate_operand\" \"%0, 0,x\"))\n-\t  (match_operand:FMAMODE   2 \"nonimmediate_operand\" \"xm, x,xm\")\n+\t    (match_operand:FMAMODE 1 \"nonimmediate_operand\" \"%0, 0,x, x,x\"))\n+\t  (match_operand:FMAMODE   2 \"nonimmediate_operand\" \"xm, x,xm,x,m\")\n \t  (neg:FMAMODE\n-\t    (match_operand:FMAMODE 3 \"nonimmediate_operand\" \" x,xm,0\"))))]\n-  \"TARGET_FMA\"\n+\t    (match_operand:FMAMODE 3 \"nonimmediate_operand\" \" x,xm,0,xm,x\"))))]\n+  \"TARGET_FMA || TARGET_FMA4\"\n   \"@\n    vfnmsub132<ssemodesuffix>\\t{%2, %3, %0|%0, %3, %2}\n    vfnmsub213<ssemodesuffix>\\t{%3, %2, %0|%0, %2, %3}\n-   vfnmsub231<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n-  [(set_attr \"type\" \"ssemuladd\")\n-   (set_attr \"mode\" \"<MODE>\")])\n-\n-;; FMA4 version\n-\n-(define_insn \"*fma4_fmadd_<mode>\"\n-  [(set (match_operand:FMAMODE 0 \"register_operand\" \"=x,x\")\n-\t(fma:FMAMODE\n-\t  (match_operand:FMAMODE 1 \"nonimmediate_operand\" \"%x,x\")\n-\t  (match_operand:FMAMODE 2 \"nonimmediate_operand\" \" x,m\")\n-\t  (match_operand:FMAMODE 3 \"nonimmediate_operand\" \"xm,x\")))]\n-  \"TARGET_FMA4\"\n-  \"vfmadd<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n-  [(set_attr \"type\" \"ssemuladd\")\n-   (set_attr \"mode\" \"<MODE>\")])\n-\n-(define_insn \"*fma4_fmsub_<mode>\"\n-  [(set (match_operand:FMAMODE 0 \"register_operand\" \"=x,x\")\n-\t(fma:FMAMODE\n-\t  (match_operand:FMAMODE 1 \"nonimmediate_operand\" \"%x,x\")\n-\t  (match_operand:FMAMODE 2 \"nonimmediate_operand\" \" x,m\")\n-\t  (neg:FMAMODE\n-\t    (match_operand:FMAMODE 3 \"nonimmediate_operand\" \"xm,x\"))))]\n-  \"TARGET_FMA4\"\n-  \"vfmsub<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n-  [(set_attr \"type\" \"ssemuladd\")\n-   (set_attr \"mode\" \"<MODE>\")])\n-\n-(define_insn \"*fma4_fnmadd_<mode>\"\n-  [(set (match_operand:FMAMODE 0 \"register_operand\" \"=x,x\")\n-\t(fma:FMAMODE\n-\t  (neg:FMAMODE\n-\t    (match_operand:FMAMODE 1 \"nonimmediate_operand\" \"%x,x\"))\n-\t  (match_operand:FMAMODE   2 \"nonimmediate_operand\" \" x,m\")\n-\t  (match_operand:FMAMODE   3 \"nonimmediate_operand\" \"xm,x\")))]\n-  \"TARGET_FMA4\"\n-  \"vfnmadd<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n-  [(set_attr \"type\" \"ssemuladd\")\n-   (set_attr \"mode\" \"<MODE>\")])\n-\n-(define_insn \"*fma4_fnmsub_<mode>\"\n-  [(set (match_operand:FMAMODE 0 \"register_operand\" \"=x,x\")\n-\t(fma:FMAMODE\n-\t  (neg:FMAMODE\n-\t    (match_operand:FMAMODE 1 \"nonimmediate_operand\" \"%x,x\"))\n-\t  (match_operand:FMAMODE   2 \"nonimmediate_operand\" \" x,m\")\n-\t  (neg:FMAMODE\n-\t    (match_operand:FMAMODE 3 \"nonimmediate_operand\" \"xm,x\"))))]\n-  \"TARGET_FMA4\"\n-  \"vfnmsub<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n-  [(set_attr \"type\" \"ssemuladd\")\n+   vfnmsub231<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\n+   vfnmsub<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\n+   vfnmsub<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  [(set_attr \"isa\" \"fma,fma,fma,fma4,fma4\")\n+   (set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n ;; FMA parallel floating point multiply addsub and subadd operations.\n@@ -2080,64 +2025,41 @@\n \t  UNSPEC_FMADDSUB))]\n   \"TARGET_FMA || TARGET_FMA4\")\n \n-;; FMA3 version\n-\n (define_insn \"*fma_fmaddsub_<mode>\"\n-  [(set (match_operand:VF 0 \"register_operand\" \"=x,x,x\")\n+  [(set (match_operand:VF 0 \"register_operand\" \"=x,x,x,x,x\")\n \t(unspec:VF\n-\t  [(match_operand:VF 1 \"nonimmediate_operand\" \"%0, 0,x\")\n-\t   (match_operand:VF 2 \"nonimmediate_operand\" \"xm, x,xm\")\n-\t   (match_operand:VF 3 \"nonimmediate_operand\" \" x,xm,0\")]\n+\t  [(match_operand:VF 1 \"nonimmediate_operand\" \"%0, 0,x, x,x\")\n+\t   (match_operand:VF 2 \"nonimmediate_operand\" \"xm, x,xm,x,m\")\n+\t   (match_operand:VF 3 \"nonimmediate_operand\" \" x,xm,0,xm,x\")]\n \t  UNSPEC_FMADDSUB))]\n-  \"TARGET_FMA\"\n+  \"TARGET_FMA || TARGET_FMA4\"\n   \"@\n    vfmaddsub132<ssemodesuffix>\\t{%2, %3, %0|%0, %3, %2}\n    vfmaddsub213<ssemodesuffix>\\t{%3, %2, %0|%0, %2, %3}\n-   vfmaddsub231<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n-  [(set_attr \"type\" \"ssemuladd\")\n+   vfmaddsub231<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\n+   vfmaddsub<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\n+   vfmaddsub<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  [(set_attr \"isa\" \"fma,fma,fma,fma4,fma4\")\n+   (set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n (define_insn \"*fma_fmsubadd_<mode>\"\n-  [(set (match_operand:VF 0 \"register_operand\" \"=x,x,x\")\n+  [(set (match_operand:VF 0 \"register_operand\" \"=x,x,x,x,x\")\n \t(unspec:VF\n-\t  [(match_operand:VF   1 \"nonimmediate_operand\" \"%0, 0,x\")\n-\t   (match_operand:VF   2 \"nonimmediate_operand\" \"xm, x,xm\")\n+\t  [(match_operand:VF   1 \"nonimmediate_operand\" \"%0, 0,x, x,x\")\n+\t   (match_operand:VF   2 \"nonimmediate_operand\" \"xm, x,xm,x,m\")\n \t   (neg:VF\n-\t     (match_operand:VF 3 \"nonimmediate_operand\" \" x,xm,0\"))]\n+\t     (match_operand:VF 3 \"nonimmediate_operand\" \" x,xm,0,xm,x\"))]\n \t  UNSPEC_FMADDSUB))]\n-  \"TARGET_FMA\"\n+  \"TARGET_FMA || TARGET_FMA4\"\n   \"@\n    vfmsubadd132<ssemodesuffix>\\t{%2, %3, %0|%0, %3, %2}\n    vfmsubadd213<ssemodesuffix>\\t{%3, %2, %0|%0, %2, %3}\n-   vfmsubadd231<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\"\n-  [(set_attr \"type\" \"ssemuladd\")\n-   (set_attr \"mode\" \"<MODE>\")])\n-\n-;; FMA4 version\n-\n-(define_insn \"*fma4_fmaddsub_<mode>\"\n-  [(set (match_operand:VF 0 \"register_operand\" \"=x,x\")\n-\t(unspec:VF\n-\t  [(match_operand:VF 1 \"nonimmediate_operand\" \"%x,x\")\n-\t   (match_operand:VF 2 \"nonimmediate_operand\" \" x,m\")\n-\t   (match_operand:VF 3 \"nonimmediate_operand\" \"xm,x\")]\n-\t  UNSPEC_FMADDSUB))]\n-  \"TARGET_FMA4\"\n-  \"vfmaddsub<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n-  [(set_attr \"type\" \"ssemuladd\")\n-   (set_attr \"mode\" \"<MODE>\")])\n-\n-(define_insn \"*fma4_fmsubadd_<mode>\"\n-  [(set (match_operand:VF 0 \"register_operand\" \"=x,x\")\n-\t(unspec:VF\n-\t  [(match_operand:VF 1 \"nonimmediate_operand\" \"%x,x\")\n-\t   (match_operand:VF 2 \"nonimmediate_operand\" \" x,m\")\n-\t   (neg:VF\n-\t     (match_operand:VF 3 \"nonimmediate_operand\" \"xm,x\"))]\n-\t  UNSPEC_FMADDSUB))]\n-  \"TARGET_FMA4\"\n-  \"vfmsubadd<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n-  [(set_attr \"type\" \"ssemuladd\")\n+   vfmsubadd231<ssemodesuffix>\\t{%2, %1, %0|%0, %1, %2}\n+   vfmsubadd<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\n+   vfmsubadd<ssemodesuffix>\\t{%3, %2, %1, %0|%0, %1, %2, %3}\"\n+  [(set_attr \"isa\" \"fma,fma,fma,fma4,fma4\")\n+   (set_attr \"type\" \"ssemuladd\")\n    (set_attr \"mode\" \"<MODE>\")])\n \n ;; FMA3 floating point scalar intrinsics. These merge result with"}]}