#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 14 17:06:17 2018
# Process ID: 5692
# Current directory: D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.runs/synth_1
# Command line: vivado.exe -log mips.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mips.tcl
# Log file: D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.runs/synth_1/mips.vds
# Journal file: D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mips.tcl -notrace
Command: synth_design -top mips -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2752 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 344.645 ; gain = 100.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips' [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/mips.vhd:43]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/ALU.vhd:9' bound to instance 'alu_m' of component 'alu' [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/mips.vhd:224]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/ALU.vhd:17]
INFO: [Synth 8-226] default block is never used [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/ALU.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'alu' (1#1) [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/ALU.vhd:17]
INFO: [Synth 8-3491] module 'instreg' declared at 'D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/ir.vhd:7' bound to instance 'instreg_m' of component 'instreg' [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/mips.vhd:227]
INFO: [Synth 8-638] synthesizing module 'instreg' [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/ir.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'instreg' (2#1) [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/ir.vhd:21]
INFO: [Synth 8-3491] module 'pc' declared at 'D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/program_counter.vhd:7' bound to instance 'pc_m' of component 'pc' [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/mips.vhd:231]
INFO: [Synth 8-638] synthesizing module 'pc' [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/program_counter.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'pc' (3#1) [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/program_counter.vhd:17]
INFO: [Synth 8-3491] module 'regfile' declared at 'D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/regfile.vhd:7' bound to instance 'reg_m' of component 'regfile' [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/mips.vhd:236]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/regfile.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/regfile.vhd:24]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/control_unit.vhd:32' bound to instance 'control_u' of component 'control_unit' [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/mips.vhd:242]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/control_unit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (5#1) [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/control_unit.vhd:53]
INFO: [Synth 8-3491] module 'rams_no_change' declared at 'D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/ram.vhd:37' bound to instance 'ram' of component 'rams_no_change' [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/mips.vhd:251]
INFO: [Synth 8-638] synthesizing module 'rams_no_change' [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/ram.vhd:46]
WARNING: [Synth 8-614] signal 'addr' is read in the process but is not in the sensitivity list [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/ram.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'rams_no_change' (6#1) [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/ram.vhd:46]
INFO: [Synth 8-3491] module 'alu_control_unit' declared at 'D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/new/alu_control_unit.vhd:9' bound to instance 'alu_cu' of component 'alu_control_unit' [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/mips.vhd:256]
INFO: [Synth 8-638] synthesizing module 'alu_control_unit' [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/new/alu_control_unit.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'alu_control_unit' (7#1) [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/new/alu_control_unit.vhd:17]
WARNING: [Synth 8-3848] Net ram_di in module/entity mips does not have driver. [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/mips.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'mips' (8#1) [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/mips.vhd:43]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[31]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[30]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[29]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[28]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[27]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[26]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[25]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[24]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[23]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[22]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[21]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[20]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[19]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[18]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[17]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[16]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[15]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[14]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[13]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[12]
WARNING: [Synth 8-3331] design rams_no_change has unconnected port addr[11]
WARNING: [Synth 8-3331] design control_unit has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 452.988 ; gain = 208.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 452.988 ; gain = 208.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 452.988 ; gain = 208.695
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/ALU.vhd:34]
INFO: [Synth 8-5545] ROM "z_uns" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "registerfile_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registerfile_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'control_unit'
INFO: [Synth 8-5546] ROM "State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "State" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             instr_fetch |                              000 |                             0000
            instr_decode |                              001 |                             0001
        memory_addr_comp |                              010 |                             0010
              mem_access |                              011 |                             0101
                mem_read |                              100 |                             0011
           mem_read_comp |                              101 |                             0100
               execution |                              110 |                             0110
             r_type_comp |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/new/alu_control_unit.vhd:22]
WARNING: [Synth 8-327] inferring latch for variable 'alu_b_reg' [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/mips.vhd:207]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 640.313 ; gain = 396.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |rom           |           1|     65504|
|2     |mips__GB1     |           1|      5278|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 33    
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   8 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mips 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module instreg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module control_unit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	  14 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 9     
Module rams_no_change 
Detailed RTL Component Info : 
+---RAMs : 
	              32K Bit         RAMs := 1     
Module alu_control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element control_u/PCSource_reg was removed.  [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/control_unit.vhd:153]
WARNING: [Synth 8-6014] Unused sequential element control_u/PCWriteCond_reg was removed.  [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/control_unit.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element control_u/IorD_reg was removed.  [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/control_unit.vhd:147]
WARNING: [Synth 8-6014] Unused sequential element control_u/MemRead_reg was removed.  [D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.srcs/sources_1/imports/lab_07_08_mips/control_unit.vhd:144]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\control_u/ALUOp_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_1/control_u/IRWrite_reg' (FD) to 'i_1/control_u/PCWrite_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 747.648 ; gain = 503.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|mips        | p_0_out    | 65536x32      | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------+-----------+----------------------+----------------------------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives                       | 
+------------+-------------+-----------+----------------------+----------------------------------+
|mips        | ram/RAM_reg | Implied   | 2 K x 32             | RAM16X1S x 32  RAM256X1S x 128   | 
+------------+-------------+-----------+----------------------+----------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |rom           |           1|        21|
|2     |mips__GB1     |           1|      2364|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 747.648 ; gain = 503.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------+-----------+----------------------+----------------------------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives                       | 
+------------+-------------+-----------+----------------------+----------------------------------+
|mips        | ram/RAM_reg | Implied   | 2 K x 32             | RAM16X1S x 32  RAM256X1S x 128   | 
+------------+-------------+-----------+----------------------+----------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |rom           |           1|        21|
|2     |mips__GB1     |           1|      2364|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[0][15]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[0][14]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[0][13]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[0][12]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[0][11]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[0][10]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[0][9]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[0][8]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[0][7]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[0][6]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[0][5]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[0][4]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[0][3]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[0][2]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[0][1]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[0][0]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[1][15]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[1][14]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[1][13]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[1][12]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[1][11]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[1][10]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[1][9]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[1][8]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[1][7]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[1][6]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[1][5]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[1][4]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[1][3]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[1][2]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[1][1]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[1][0]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[2][15]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[2][14]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[2][13]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[2][12]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[2][11]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[2][10]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[2][9]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[2][8]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[2][7]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[2][6]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[2][5]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[2][4]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[2][3]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[2][2]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[2][1]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[2][0]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[3][15]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[3][14]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[3][13]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[3][12]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[3][11]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[3][10]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[3][9]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[3][8]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[3][7]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[3][6]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[3][5]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[3][4]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[3][3]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[3][2]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[3][1]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[3][0]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[4][15]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[4][14]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[4][13]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[4][12]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[4][11]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[4][10]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[4][9]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[4][8]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[4][7]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[4][6]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[4][5]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[4][4]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[4][3]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[4][2]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[4][1]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[4][0]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[5][15]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[5][14]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[5][13]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[5][12]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[5][11]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[5][10]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[5][9]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[5][8]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[5][7]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[5][6]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[5][5]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[5][4]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[5][3]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[5][2]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[5][1]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[5][0]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[6][15]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[6][14]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[6][13]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (reg_m/registerfile_reg[6][12]) is unused and will be removed from module mips.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 747.648 ; gain = 503.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 747.648 ; gain = 503.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 747.648 ; gain = 503.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 747.648 ; gain = 503.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 747.648 ; gain = 503.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 747.648 ; gain = 503.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 747.648 ; gain = 503.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     3|
|3     |FDRE |     3|
|4     |IBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+------------+-------------+------+
|      |Instance    |Module       |Cells |
+------+------------+-------------+------+
|1     |top         |             |     8|
|2     |  control_u |control_unit |     6|
+------+------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 747.648 ; gain = 503.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 601 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 747.648 ; gain = 503.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 747.648 ; gain = 503.355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:50 . Memory (MB): peak = 747.648 ; gain = 516.355
INFO: [Common 17-1381] The checkpoint 'D:/git/TUCN_CS_3yr-2/SCS/practice_lab/mips_new/mips_new.runs/synth_1/mips.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mips_utilization_synth.rpt -pb mips_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 747.648 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 14 17:07:11 2018...
