// Seed: 647181828
macromodule module_0 (
    input wand id_0,
    output uwire id_1,
    output wire id_2,
    output wire id_3,
    input wor id_4,
    input uwire id_5,
    input wire id_6,
    output tri1 id_7,
    input supply0 id_8,
    output supply1 id_9,
    input tri id_10,
    input supply1 id_11
    , id_32,
    input tri id_12,
    input tri0 id_13,
    input wor id_14,
    input tri1 id_15,
    output uwire id_16
    , id_33,
    output tri1 id_17,
    input tri1 id_18,
    input tri id_19,
    input tri0 id_20,
    output supply0 id_21,
    input wand id_22,
    output uwire id_23,
    output tri1 id_24,
    input wire id_25,
    input supply1 id_26,
    output tri id_27,
    input supply0 id_28,
    output tri0 id_29,
    output tri1 id_30
);
  assign id_21 = id_10;
  assign module_1.id_12 = 0;
  logic [1 : 1] id_34 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    output wire id_5,
    output wor id_6,
    output uwire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wor id_10,
    input wor id_11,
    input supply0 id_12,
    input tri id_13,
    input tri0 id_14,
    input tri1 id_15,
    output wire id_16,
    input uwire id_17
);
  logic id_19;
  wire  id_20;
  assign id_7 = {id_14, id_8, id_13, id_3, "" || -1'b0, -1, -1'b0 == id_0};
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_1,
      id_4,
      id_2,
      id_13,
      id_16,
      id_15,
      id_16,
      id_14,
      id_0,
      id_10,
      id_12,
      id_2,
      id_0,
      id_1,
      id_6,
      id_10,
      id_14,
      id_9,
      id_5,
      id_12,
      id_5,
      id_16,
      id_4,
      id_0,
      id_16,
      id_17,
      id_6,
      id_6
  );
endmodule
