// Seed: 1682623264
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout reg id_1;
  assign module_1.id_3 = 0;
  always @(id_1 or id_2) begin : LABEL_0
    id_1 <= id_2;
  end
endmodule
module module_1 (
    input  tri1  id_0,
    input  wor   id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    output uwire id_4
);
  logic id_6;
  bit   id_7;
  reg   id_8;
  initial begin : LABEL_0
    id_8 = 1;
    id_7 <= id_3;
  end
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6
  );
  wire  id_9;
  logic id_10;
endmodule
