// Seed: 247020703
module module_0 (
    input uwire id_0,
    input wor id_1,
    output supply0 id_2,
    output tri1 id_3,
    input uwire id_4
);
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1,
    input  logic id_2,
    output uwire id_3,
    output uwire id_4,
    input  tri0  id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  always @(posedge $display or posedge 1) begin
    id_1 <= id_2;
  end
  module_0(
      id_5, id_5, id_4, id_4, id_5
  );
endmodule
