<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<title>src/top.v page 2</title>
<link rel="Stylesheet" title="v2html stylesheet" media="Screen" href="v2html.css">
</head>
<script language="JavaScript" type="text/javascript"><!--
var agt=navigator.userAgent.toLowerCase(); 
var is_nav  = ((agt.indexOf('mozilla')!=-1) &&
(agt.indexOf('spoofer')==-1) &&
(agt.indexOf('compatible') == -1) &&
(agt.indexOf('opera')==-1) &&
(agt.indexOf('webtv')==-1)); 
var is_major = parseInt(navigator.appVersion); 
var is_nav4up = (is_nav && (is_major >= 4)); 
var is_ie     = (agt.indexOf("msie") != -1); 
var is_ie4up  = (is_ie  && (is_major >= 4)); 
var is_nav5up = (is_nav && (is_major >= 5));
var dirSep = (window.location.pathname.indexOf('\\') != -1) ? '\\' : '/' ;
function setbuttons (wndw) {
var i;
var sl=wndw.loc[ wndw.document.forms[0].elements[0].selectedIndex ];
for (i=0;i<sl.length;i++) {
if(sl[i]) wndw.document.images[i].src='v2html-b1.gif';
else      wndw.document.images[i].src='v2html-b2.gif';
}
if ( wndw.document.forms[0].elements[0].options[ 
wndw.document.forms[0].elements[0].selectedIndex ].text != '-') {
wndw.document.images[i  ].src='v2html-b1.gif';
wndw.document.images[i+1].src='v2html-b1.gif';
}
else {
wndw.document.images[i  ].src='v2html-b2.gif';
wndw.document.images[i+1].src='v2html-b2.gif';
}
}
// Unindented and uncommented to save spave - look in v2html for a prettier version
var disabled=1;
if (!is_nav4up) {
var event=false; 
}
var last_link=0;     
var last_class=null; 
function qs(e,t,extra_info_index) {
var inc=0,bnum=0,i,j;
if (disabled) return false;
var sig_buttons = [ "Definition" , "Local Driver" , 
"Up to Input Driver" , "Find Source" , "Index"];
if (is_nav4up || is_ie4up) {
if (((e.which==2) && (!(e.modifiers&Event.SHIFT_MASK))) ||
((e.which==1) &&  (e.modifiers&Event.CONTROL_MASK)))   inc = 1;
else if (((e.which==2) && (e.modifiers&Event.SHIFT_MASK)) ||
((e.which==1) && (e.modifiers&Event.SHIFT_MASK))) inc = -1;
if (inc == 0 && extra_info_index == 0) { 
return true;  
}
var linkText = is_nav4up ? t.text : t.innerText;
var linkY    = is_nav4up && ! is_nav5up ? t.y    : t.offsetTop;
window.status="Searching...";
if ((last_link==-1) || (document.links[last_link]!=t)) 
for (last_link=0;last_link<document.links.length;last_link++) 
if (document.links[last_link] == t)  
break;
if (inc != 0) { 
return search(linkText,linkY,last_link,inc,1);
}
else { 
window.status="";
extra_info_index--; 
if (extra_info[extra_info_index][0] != 'S') { 
return true;
}
var w = window.open('','SignalPopUp','width=200,height=235');
if (null != w.document.forms[0]) {
if ((window.location.pathname.substring(0,window.location.pathname.lastIndexOf(dirSep)))!=
(w.pn.substring(0,w.pn.lastIndexOf(dirSep)))) {
w.close();
w = window.open('','SignalPopUp','width=200,height=235');
}
}
w.focus(); 
if (null == w.document.forms[0]) { 
var Text = '<html><head></head>';
if (is_nav4up) { 
w.loc = new Array(10);
w.sel = null;
w.pn  = window.location.pathname;
}
else {     
Text += '<script>var loc = new Array(10);<\/script>\n';
Text += '<script>var sel;<\/script>\n';
Text += '<script>var pn = opener.location.pathname;<\/script>\n';
}
Text += '<body bgcolor="white">\n';
Text += '<form>';
Text += '  <select onchange="opener.setbuttons(window);">\n';
Text += '  <option>---------------------------</option>\n';
for (j=0;j<9;j++) Text += '  <option>-</option>\n';
Text += '  </select>\n';
Text += '</form>';
Text += '<table cellspacing=0 cellpadding=0>\n';
for (var i=0;i<(extra_info[extra_info_index].length-1);i++) {
Text += hbutton(sig_buttons[i], 
'opener.location=loc[sel.selectedIndex]['+i+'];',
bnum++);
}
Text += hbutton("Search Backwards", 
'opener.search(sel.options[ sel.selectedIndex ].text,' +
'0,opener.last_link,-1,0);',bnum++);
Text += hbutton("Search Forwards",
'opener.search(sel.options[ sel.selectedIndex ].text,' +
'0,opener.last_link, 1,0);',bnum++);
Text += hbutton("Close","window.close();",bnum++);
Text += '</table>\n';
Text += '</body></html>\n';
w.document.open();
w.document.write(Text);
w.document.close();
w.document.forms[0].elements[0].options[0].text  = linkText;
w.sel = w.document.forms[0].elements[0]; 
for (j=0;j<10;j++) w.loc[j] = new Array(sig_buttons.length);  
copy_into_loc0(w,extra_info_index);
}
else {
var opts = w.document.forms[0].elements[0].options;
if ( opts.length<10 ) { 
w.loc[opts.length] = new Array;
opts.length++; 
}
for (i=opts.length-2;i>=0;i--) {
opts[i+1].text=opts[i].text;
for (var j=0;j<w.loc[i].length;j++) w.loc[i+1][j] = w.loc[i][j];
}
opts[0].text  = linkText;
copy_into_loc0(w,extra_info_index);
}
return false; 
}
}
return true;
}
function hbutton (text,action,bnum) {
return '  <tr><td><a href="" '+
'onmousedown="'+
'if (images['+bnum+'].src.match(/v2html-b2.gif/)) return false; ' +
'images['+bnum+'].src=\'v2html-b3.gif\';" '+
'onmouseup="'+
'if (images['+bnum+'].src.match(/v2html-b2.gif/)) return false; ' +
'images['+bnum+'].src=\'v2html-b1.gif\';" '+
'onclick="'+
'if (images['+bnum+'].src.match(/v2html-b2.gif/)) return false; ' +
action + 
' return false;">'+
'<img border=0 src="v2html-b1.gif"></a></td>' +
'<td style="font-family:sans-serif; font-weight:bold; font-size:14px;"> '+text+'</td></tr>\n';
}
function copy_into_loc0 (w,extra_info_index) {
for (var i=1;i<extra_info[extra_info_index].length;i++) {
w.loc[0][i-1] = extra_info[extra_info_index][i];
}
w.document.forms[0].elements[0].selectedIndex=1;
w.document.forms[0].elements[0].selectedIndex=0;
setbuttons(w);
}
function search(text,y,i,inc,relative) {
var nextpage,wrappage,linkText,linkY;
window.status="Searching...";
if (last_class) document.links[i].className=last_class;
while (1) {
for (i+=inc;i<document.links.length && i>=0;i+=inc) {
linkText = is_nav4up ? document.links[i].text : document.links[i].innerText;
linkY    = is_nav4up && ! is_nav5up ? document.links[i].y    : document.links[i].offsetTop;
if ((linkText == text) && (linkY != y)) {
window.status="";
if (is_nav4up) 
if (relative) window.scrollBy(0,linkY - y);
else          window.scrollTo(0,linkY); 
else if (is_ie4up)
document.links[i].scrollIntoView(true); 
last_link=i;
last_class=document.links[i].className;
document.links[i].className='HI';
return false;
}
}
nextpage = (inc==1) ? next_page() : prev_page();
wrappage = (inc==1) ? first_page() : last_page();
if (nextpage!="" || wrappage!="") {
if (nextpage=="") { 
if (!confirm(text + " not found. Search again from "+((inc==1)?"first":"last")+" page?"))
return false;
nextpage=wrappage;
}
location=nextpage+ "?" + escape(text) + "&" + ( y - window.pageYOffset ) + "&" + inc;
return false;
}
if (confirm(text + " not found. Search again from "+((inc==1)?"start":"end")+"?")) {
if (inc==1) i=-1;
else i=document.links.length;
} else return false;
}
return true;
}
function loadqs() {
var opt=location.search, text="", s="", y=0, si=0, inc=1;
if (opt.length==0) return true;  
for (var i=1;i<opt.length;i++) { 
if (opt.charAt(i) != "&") 
s += opt.charAt(i);
else {
if (text=="") text=unescape(s);
else             y=s;
s="";
}
}
if (text=="") return true;
if (s == "-1") { si=document.links.length-1; inc=-1; }
window.scrollTo(0,0);
search(text,y,si,inc);
return true;
}
// -->
</script>
<body onload='loadqs();'>
<script language="JavaScript"type="text/javascript"><!--
function prev_page() { return "top.v.html"; }
function last_page() { return "top.v.p2.html"; }
// -->
</script>
<center><table class=NB cols=7 ><tr><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy.html';"><a target="_top" href="hierarchy.html">Hierarchy</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-f.html';"><a target="_top" href="hierarchy-f.html">Files</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-m.html';"><a target="_top" href="hierarchy-m.html">Modules</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html';"><a target="_top" href="hierarchy-s.html">Signals</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-t.html';"><a target="_top" href="hierarchy-t.html">Tasks</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-fn.html';"><a target="_top" href="hierarchy-fn.html">Functions</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='http://www.burbleland.com/v2html/help_7_30.html?';"><a target="_top" href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></td></tr></table></center>
<center><table class=NB cols=3 ><tr><td align="center" width="33%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='top.v.html#bottom_of_page';"><a target="_top" href="top.v.html#bottom_of_page">Prev</a></td><td align="center" width="33%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='top.v.html';"><a target="_top" href="top.v.html">1</a></td><td align="center" width="33%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';" ><font color="#808080">2</font></td></tr></table></center>
<pre>
<span class=P>/**************************************************************************************************/</span>

<span class=P>module cache_ctrl#(parameter MEM_SIZE = `MEM_SIZE)(
</span>     <span class=P>// on FPGA, o_clk is output
</span><span class=P>     input wire                         o_clk,
</span>     <span class=P>// user interface ports
</span><span class=P>     input  wire                         i_rd_en,
</span><span class=P>     input  wire                         i_wr_en,
</span><span class=P>     input  wire [31:0]                  i_addr,
</span><span class=P>     input  wire [31:0]                  i_data,
</span><span class=P>     output wire[127:0]                  o_data,
</span><span class=P>     output wire                         o_busy,
</span><span class=P>     input  wire [3:0]                   i_mask,
</span><span class=P>     input wire [31:0]                   w_mtime);
</span>
    <span class=P>/***** store output data to registers in posedge clock cycle *****/</span>
<span class=P>    reg   [1:0] r_cache_state = 0;
</span>
<span class=P>    reg  [31:0] r_addr = 0;
</span><span class=P>    reg   [2:0] r_ctrl = 0;
</span><span class=P>    reg [127:0] r_o_data = 0;
</span>
    <span class=P>// DRAM
</span><span class=P>    wire        w_dram_stall;
</span><span class=P>    wire        w_dram_le;
</span><span class=P>    wire [31:0] w_dram_addr = (i_wr_en) ? i_addr : r_addr;
</span><span class=P>    wire[127:0] w_dram_odata;
</span>
    <span class=P>// Cache
</span><span class=P>    wire        c_oe;
</span><span class=P>    wire        c_clr   = (r_cache_state == 2'b11 &amp;&amp; c_oe);
</span><span class=P>    wire        c_we    = (r_cache_state == 2'b10 &amp;&amp; !w_dram_stall);
</span><span class=P>    wire [31:0] c_addr  = (r_cache_state == 2'b00) ? i_addr : r_addr;
</span><span class=P>    wire[127:0] c_idata = w_dram_odata;
</span><span class=P>    wire[127:0] c_odata;
</span><span class=P>`ifdef CACHE_DEBUG
</span>    <span class=P>// evaluation
</span><span class=P>    reg  hit_rate_shown=0;
</span><span class=P>    reg         e_test=1;
</span><span class=P>    reg  [31:0] e_data;
</span><span class=P>    reg  [63:0] e_cnt = 0;
</span><span class=P>    reg  [63:0] e_hit = 0;
</span><span class=P>`endif
</span>    <span class=P>/*
    cache states:
        2'b00=idle,
        (2'b01=read &amp;&amp; c_oe)=read made in c_odata,
        2'b10=cache read miss;
        2'b11=write

    */</span>
<span class=P>    always@(posedge o_clk) begin
</span><span class=P>        if(r_cache_state == 2'b01 &amp;&amp; !c_oe) begin
</span><span class=P>            r_cache_state &lt;= 2'b10;
</span><span class=P>`ifdef CACHE_DEBUG
</span><span class=P>	    e_test &lt;= c_oe;
</span><span class=P>            e_data &lt;= c_odata;
</span><span class=P>`endif
</span><span class=P>        end
</span><span class=P>        else if(r_cache_state == 2'b11 || (r_cache_state == 2'b01 &amp;&amp; c_oe)
</span><span class=P>                || (r_cache_state == 2'b10 &amp;&amp; !w_dram_stall)) begin
</span><span class=P>            r_cache_state &lt;= 2'b00;
</span><span class=P>            r_o_data &lt;= (r_cache_state == 2'b01) ? c_odata : w_dram_odata;
</span><span class=P>`ifdef CACHE_DEBUG
</span><span class=P>	    if(r_cache_state == 2'b01 &amp;&amp; c_oe) begin
</span><span class=P>                e_hit &lt;= e_hit + 1;
</span><span class=P>            end
</span>	    <span class=P>// CACHE DATA CHECK
</span><span class=P>            if(r_cache_state!=2'b11 &amp;&amp; e_test) begin
</span><span class=P>                if(e_data != w_dram_odata) begin
</span><span class=P>                    $write(</span><span class=P>&quot;%d: CACHE DATA WRONG!!, ADDR:%x DATA%x %x\n&quot;</span><span class=P>,
</span><span class=P>                            w_mtime, r_addr, w_dram_odata, e_data);
</span><span class=P>                    $finish();
</span><span class=P>                end
</span><span class=P>            end
</span><span class=P>`endif
</span><span class=P>        end
</span><span class=P>        else if(i_wr_en) begin
</span><span class=P>            r_cache_state &lt;= 2'b11;
</span><span class=P>            r_addr &lt;= i_addr;
</span><span class=P>        end
</span><span class=P>        else if(i_rd_en) begin
</span><span class=P>            r_cache_state &lt;= 2'b01;
</span><span class=P>            r_addr &lt;= i_addr;
</span><span class=P>`ifdef CACHE_DEBUG
</span><span class=P>	    e_cnt           &lt;= e_cnt + 1;
</span><span class=P>`endif
</span><span class=P>        end
</span><span class=P>`ifdef CACHE_DEBUG
</span><span class=P>`ifdef laur0
</span><span class=P>	if((w_mtime == 500000) &amp;&amp; (!hit_rate_shown)) begin
</span><span class=P>	    hit_rate_shown = 1;
</span><span class=P>            $write(</span><span class=P>&quot;Cache hit rate: cnt = %d, hit = %d\n&quot;</span><span class=P>, e_cnt, e_hit);
</span><span class=P>            $write(</span><span class=P>&quot;\thit rate = %f\n&quot;</span><span class=P>, 1.0*e_hit/e_cnt);
</span><span class=P>        end
</span><span class=P>`endif
</span><span class=P>`endif
</span><span class=P>    end
</span>
<span class=P>    m_dram_cache#(28,128,`CACHE_SIZE/16) cache(o_clk, 1'b1, 1'b0, c_clr, c_we,
</span><span class=P>                                c_addr[31:4], c_idata, c_odata, c_oe);
</span>
<span class=P>    assign w_dram_le = (r_cache_state == 2'b01 &amp;&amp; !c_oe);
</span><span class=P>    assign o_busy = w_dram_stall || r_cache_state != 0;
</span>
<span class=P>    assign o_data = r_o_data;
</span>
<span class=P>    m_bu_mem#(MEM_SIZE) idbmem(.CLK(o_clk), .w_addr(w_dram_addr), .w_odata(w_dram_odata),
</span><span class=P>                               .w_we(i_wr_en), .w_le(w_dram_le), .w_wdata(i_data), .w_ctrl(r_ctrl), .w_stall(w_dram_stall), .w_mask(~i_mask));
</span><span class=P>endmodule
</span><span class=P>`else
</span><span class=P>// simplest memory model
</span><span class=P>/**************************************************************************************************/</span>
<span class=P>/**** Byte unit BRAM Main Memory module with LATENCY for simulation (1-port)                   ****/</span>
<span class=P>/**************************************************************************************************/</span>
<span class=P>module m_bu_mem #(parameter MEM_SIZE = `MEM_SIZE)
</span><span class=P>            (CLK, w_addr, w_odata, w_we, w_le, w_wdata, w_ctrl, w_stall);
</span><span class=P>    input  wire             CLK;
</span><span class=P>    input  wire [`XLEN-1:0] w_addr;
</span><span class=P>    output wire [`XLEN-1:0] w_odata;
</span><span class=P>    input  wire             w_we, w_le;
</span><span class=P>    input  wire [`XLEN-1:0] w_wdata;
</span><span class=P>    input  wire       [2:0] w_ctrl;
</span><span class=P>    output wire             w_stall;
</span>
<span class=P>    reg   [2:0] r_ctrl  = 0;
</span><span class=P>    reg  [31:0] r_addr  = 0;
</span><span class=P>    reg  [31:0] r_cnt   = 0;
</span>
<span class=P>    reg   [7:0] mem [0:MEM_SIZE-1];
</span><span class=P>    reg [`XLEN-1:0] r_odata = 0;
</span>
<span class=P>    assign w_odata = (r_ctrl[1:0]==0) ? ((r_ctrl[2]) ? {24'h0, r_odata[7:0]} :
</span><span class=P>                                         {{24{r_odata[7]}}, r_odata[7:0]}) :
</span><span class=P>                     (r_ctrl[1:0]==1) ? ((r_ctrl[2]) ? {16'h0, r_odata[15:0]} :
</span><span class=P>                                         {{16{r_odata[15]}}, r_odata[15:0]}) :
</span><span class=P>                     r_odata;
</span>
<span class=P>    reg r_stall=0;
</span><span class=P>    assign w_stall = r_stall;
</span><span class=P>    reg [`XLEN-1:0] r_maddr;
</span>    <span class=P>// Select Write DATA
</span><span class=P>    wire [7:0] w_data3, w_data2, w_data1, w_data0;
</span><span class=P>    reg [31:0] r_wdata=0;
</span><span class=P>    assign {w_data3, w_data2, w_data1, w_data0} = r_wdata;
</span><span class=P>    reg [7:0] state = 0;
</span><span class=P>    always@(posedge CLK) begin
</span><span class=P>        case(state)
</span><span class=P>        8'd0: </span><span class=P>// idle
</span><span class=P>                if(w_le) begin
</span><span class=P>                        state &lt;= 1;
</span><span class=P>                        r_stall &lt;= 1;
</span><span class=P>                        r_maddr &lt;= w_addr;
</span><span class=P>			r_ctrl &lt;= w_ctrl;
</span><span class=P>                end else if(w_we) begin
</span><span class=P>                        state &lt;= 2;
</span><span class=P>                        r_stall &lt;= 1;
</span><span class=P>                        r_maddr &lt;= w_addr;
</span><span class=P>                        r_wdata &lt;= (w_ctrl[1:0] == 0) ? {24'h0, w_wdata[7:0]} :
</span><span class=P>                                   (w_ctrl[1:0] == 1) ? {16'h0, w_wdata[15:0]} : w_wdata;
</span><span class=P>                        r_ctrl &lt;= w_ctrl;
</span><span class=P>                end
</span><span class=P>        8'd1: begin </span><span class=P>// mem read
</span><span class=P>		r_odata &lt;= {mem[r_maddr+3], mem[r_maddr+2], mem[r_maddr+1], mem[r_maddr+0]};
</span><span class=P>		state &lt;= 10;
</span><span class=P>		r_cnt &lt;= 0;
</span><span class=P>	end 
</span><span class=P>	8'd10: begin
</span><span class=P>		if(r_cnt &lt;= `LATENCY)
</span><span class=P>			r_cnt &lt;= r_cnt + 1;
</span><span class=P>		else 
</span><span class=P>			state &lt;= 11;
</span><span class=P>	end 
</span><span class=P>	8'd11: begin
</span><span class=P>                state &lt;= 0;
</span><span class=P>                r_stall &lt;= 0;
</span><span class=P>        end 
</span><span class=P>	8'd2: begin </span><span class=P>// mem write
</span>                <span class=P>//r_odata &lt;= {mem[r_maddr+3], mem[r_maddr+2], mem[r_maddr+1], mem[r_maddr+0]};
</span>		<span class=P>//r_odata &lt;= r_wdata;
</span><span class=P>		if(r_ctrl[1:0]==0) begin </span><span class=P>// SB
</span><span class=P>                                mem[r_maddr] &lt;= w_data0;
</span><span class=P>                end else if(r_ctrl[1:0]==1) begin </span><span class=P>// SH
</span><span class=P>                                mem[r_maddr] &lt;= w_data0;
</span><span class=P>                                mem[r_maddr+1] &lt;= w_data1;
</span><span class=P>                end else if(r_ctrl[1:0]==2) begin </span><span class=P>// SW
</span><span class=P>                                mem[r_maddr  ] &lt;= w_data0;
</span><span class=P>                                mem[r_maddr+1] &lt;= w_data1;
</span><span class=P>                                mem[r_maddr+2] &lt;= w_data2;
</span><span class=P>                                mem[r_maddr+3] &lt;= w_data3;
</span><span class=P>                end
</span><span class=P>		r_cnt &lt;= 0;
</span><span class=P>		state &lt;= 10;
</span><span class=P>	end
</span><span class=P>        endcase
</span><span class=P>    end
</span><span class=P>endmodule
</span><span class=P>/**************************************************************************************************/</span>
<span class=P>/**** BRAM Wrapper for simulation (1-port)                                                     ****/</span>
<span class=P>/**************************************************************************************************/</span>
<span class=P>module m_dram_sim#(parameter MEM_SIZE = `MEM_SIZE)
</span><span class=P>            (CLK, w_addr, w_odata, w_we, w_le, w_wdata, w_ctrl, w_stall, w_mtime);
</span><span class=P>    input  wire             CLK;
</span><span class=P>    input  wire [`XLEN-1:0] w_addr;
</span><span class=P>    output wire [`XLEN-1:0] w_odata;
</span><span class=P>    input  wire             w_we, w_le;
</span><span class=P>    input  wire [`XLEN-1:0] w_wdata;
</span><span class=P>    input  wire       [2:0] w_ctrl;
</span><span class=P>    output wire             w_stall;
</span><span class=P>    input  wire      [31:0] w_mtime;
</span>
<span class=P>    m_bu_mem#(MEM_SIZE) idbmem(CLK, w_addr, w_odata,
</span><span class=P>                                w_we, w_le, w_wdata, w_ctrl, w_stall);
</span>
<span class=P>endmodule
</span><span class=P>`endif </span><span class=P>// DRAM_SIM
</span>
</pre>
<center><table class=NB cols=2 ><tr><td align="center" width="50%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='top.v.html';"><a target="_top" href="top.v.html">1</a></td><td align="center" width="50%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';" ><font color="#808080">2</font></td></tr></table></center>
<center><table class=NB cols=7 ><tr><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy.html';"><a target="_top" href="hierarchy.html">Hierarchy</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-f.html';"><a target="_top" href="hierarchy-f.html">Files</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-m.html';"><a target="_top" href="hierarchy-m.html">Modules</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html';"><a target="_top" href="hierarchy-s.html">Signals</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-t.html';"><a target="_top" href="hierarchy-t.html">Tasks</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-fn.html';"><a target="_top" href="hierarchy-fn.html">Functions</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='http://www.burbleland.com/v2html/help_7_30.html?';"><a target="_top" href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></td></tr></table></center>
<script language="JavaScript"type="text/javascript"><!--
function next_page() { return ""; }
function first_page() { return "top.v.html"; }
var extra_info = [
[]
];
disabled=0;
// -->
</script>
<hr>
<table>
 <tr><td><i>This page:</i></td>
  <td><i>Created:</i></td><td><i>Fri Feb 11 15:35:04 2022</i></td></tr>
<tr>
 <td> </td>
 <td><i>From:</i></td><td><i>
src/top.v</i></td></tr>
</table>
<hr>
<table width="100%"><tr><td><i>Verilog converted to html by  <a target="_top" href="http://www.burbleland.com/v2html/v2html.html">  v2html 7.30.1.3</a> 
 (written by <a href="mailto:v2html730@burbleland.com">Costas Calamvokis</a>).</i></td><td align="right"><b><a href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></b></td></tr></table><table height="90%"><tr><td></td></tr></table>
</body>
</html>
