#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 11 17:09:25 2021
# Process ID: 11392
# Current directory: D:/University/CPU/pipeline_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6840 D:\University\CPU\pipeline_CPU\pipeline_CPU.xpr
# Log file: D:/University/CPU/pipeline_CPU/vivado.log
# Journal file: D:/University/CPU/pipeline_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/University/CPU/pipeline_CPU/pipeline_CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:componentInstanceExtensions' : Bad end of element
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/test_block_mem/test_block_mem.xci
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem -dir d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips blk_mem]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'blk_mem' to 'blk_mem' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/blk_mem/blk_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/blk_mem/blk_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem'...
catch { config_ip_cache -export [get_ips -all blk_mem] }
export_ip_user_files -of_objects [get_files d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/blk_mem/blk_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/blk_mem/blk_mem.xci]
launch_runs -jobs 8 blk_mem_synth_1
[Fri Jun 11 17:11:08 2021] Launched blk_mem_synth_1...
Run output will be captured here: D:/University/CPU/pipeline_CPU/pipeline_CPU.runs/blk_mem_synth_1/runme.log
export_simulation -of_objects [get_files d:/University/CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/ip/blk_mem/blk_mem.xci] -directory D:/University/CPU/pipeline_CPU/pipeline_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/University/CPU/pipeline_CPU/pipeline_CPU.ip_user_files -ipstatic_source_dir D:/University/CPU/pipeline_CPU/pipeline_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/University/CPU/pipeline_CPU/pipeline_CPU.cache/compile_simlib/modelsim} {questa=D:/University/CPU/pipeline_CPU/pipeline_CPU.cache/compile_simlib/questa} {riviera=D:/University/CPU/pipeline_CPU/pipeline_CPU.cache/compile_simlib/riviera} {activehdl=D:/University/CPU/pipeline_CPU/pipeline_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
