$date
	Mon Oct 11 18:32:59 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_top $end
$var wire 1 ! dclk $end
$var reg 1 " clk $end
$var reg 1 # oe $end
$var reg 1 $ rstn $end
$var reg 3 % sel [2:0] $end
$var reg 4 & sel_int [3:0] $end
$var real 1 ' exp $end
$var integer 32 ( exp_factor [31:0] $end
$var integer 32 ) is_error [31:0] $end
$var real 1 * period $end
$scope module top_inst $end
$var wire 1 " clk_i $end
$var wire 1 # oe_i $end
$var wire 1 $ rstn_i $end
$var wire 3 + sel_i [2:0] $end
$var wire 1 ! dclk_o $end
$var wire 1 , dclk $end
$scope module clkdiv_inst $end
$var wire 1 " clk_i $end
$var wire 1 $ rstn_i $end
$var wire 3 - sel_i [2:0] $end
$var reg 16 . cnt [15:0] $end
$var reg 1 , dclk_o $end
$upscope $end
$upscope $end
$scope task clkdiv_verif $end
$var reg 4 / sel_i [3:0] $end
$var real 1 0 exp_i $end
$var integer 32 1 is_error_o [31:0] $end
$var real 1 2 period $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
r0 2
bx 1
r0 0
bx /
bx .
bx -
x,
bx +
r10 *
bx )
bx (
r0 '
bx &
bx %
1$
x#
0"
x!
$end
#500
1"
#1000
0"
#1500
1"
#2000
0"
#2500
1"
#3000
0"
#3500
1"
#4000
0"
#4500
1"
#5000
0"
#5500
1"
#6000
0"
#6500
1"
#7000
0"
#7500
1"
#8000
0"
#8500
1"
#9000
0"
#9500
1"
#10000
0"
#10500
1"
#11000
0"
#11500
1"
#12000
0"
#12500
1"
#13000
0"
#13500
1"
#14000
0"
#14500
1"
#15000
0"
#15500
1"
#16000
0"
#16500
1"
#17000
0"
#17500
1"
#18000
0"
#18500
1"
#19000
0"
#19500
1"
#20000
b0 .
0"
0$
#20500
1"
#21000
0"
#21500
1"
#22000
0"
#22500
1"
#23000
0"
#23500
1"
#24000
0"
#24500
1"
#25000
0"
#25500
1"
#26000
0"
#26500
1"
#27000
0"
#27500
1"
#28000
0"
#28500
1"
#29000
0"
#29500
1"
#30000
0"
b0 &
1$
#30500
b1 .
1"
#31000
0"
#31500
b10 .
1"
#32000
0"
b1 &
r655360 '
b10000000000000000 (
#32500
b11 .
1"
#33000
0"
#33500
b100 .
1"
#34000
0"
b10 &
r327680 '
b1000000000000000 (
#34500
b101 .
1"
#35000
0"
#35500
b110 .
1"
#36000
0"
b11 &
r163840 '
b100000000000000 (
#36500
b111 .
1"
#37000
0"
#37500
b1000 .
1"
#38000
0"
b100 &
r81920 '
b10000000000000 (
#38500
b1001 .
1"
#39000
0"
#39500
b1010 .
1"
#40000
0"
b101 &
r40960 '
b1000000000000 (
#40500
b1011 .
1"
#41000
0"
#41500
b1100 .
1"
#42000
0"
b110 &
r20480 '
b100000000000 (
#42500
b1101 .
1"
#43000
0"
#43500
b1110 .
1"
#44000
0"
b111 &
r10240 '
b10000000000 (
#44500
b1111 .
1"
#45000
0"
#45500
b10000 .
1"
#46000
0"
b1000 &
r5120 '
b1000000000 (
