<div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="3b7fec19-b1bc-49fb-975d-9cad372a1f6f" class="confluenceTable"><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>RTL Date</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Ncore</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Config</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Synthesis flow</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Notes</strong></p></th></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/pcie/pcie_3.7_rc2_rtl011725/top_metrics.html" rel="nofollow">01-17-2025</a></p></td><td class="confluenceTd"><p>3.7.0 RC2</p></td><td class="confluenceTd"><p>pcie.mpf</p></td><td class="confluenceTd"><p>RTLA flat</p></td><td class="confluenceTd"><p>01/22/2025: Top level flat run with 1.5 &amp; 2.0 Ghz freq, 0% ULVT and No MBit cells. </p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/pcie/pcie_3.7_rc2_rtl011725_blocks/top_metrics.html" rel="nofollow">01-27-2025</a></p></td><td class="confluenceTd"><p>3.7.0 RC2</p></td><td class="confluenceTd"><p>pcie.mpf</p></td><td class="confluenceTd"><p>RTLA blocks</p></td><td class="confluenceTd"><p>01/27/2025: Blocks run with 1.5 &amp; 2.0 Ghz freq, 0% ULVT and No MBit cells. </p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/pcie/ncore3.7_pcie_bob_timing_fix_rtl013025/top_metrics.html" rel="nofollow">01-30-2025</a></p></td><td class="confluenceTd"><p>3.7.0 stable</p></td><td class="confluenceTd"><p>pcie.mpf</p></td><td class="confluenceTd"><p>RTLA flat </p></td><td class="confluenceTd"><p>02/03/2025: Top level flat run with 1.5 &amp; 2.0 Ghz freq, 0% ULVT and No MBit cells on Bob’s timing fix.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/pcie/ncaiu_3.7.0_rel_pcie_rtl032025/top_metrics.html" rel="nofollow">03-20-2025</a></p></td><td class="confluenceTd"><p>3.7.0 Rel</p></td><td class="confluenceTd"><p>pcie.mpf</p></td><td class="confluenceTd"><p>RTLA blocks</p></td><td class="confluenceTd"><p>03/24/2025: Blocks run with 1.5 &amp; 2.0 Ghz freq, 0% ULVT and No MBit cells. IOAIU timing is improved.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/pcie/ncaiu_3.7.1_pcie_rtl060925/top_metrics.html" rel="nofollow">06-09-2025</a></p></td><td class="confluenceTd"><p>3.7.1 stable</p></td><td class="confluenceTd"><p>pcie.mpf</p></td><td class="confluenceTd"><p>RTLA blocks</p></td><td class="confluenceTd"><p>06/10/2025: Blocks run with 1.5 &amp; 2.0 Ghz freq, 0% ULVT and No MBit cells. IOAIU timing is same as 3.7 Rel; DMI, CAIU timing degraded now.</p></td></tr></tbody></table></div><p>Summary:</p><p>01/27/2025</p><ul><li><p>All Top violators are due to high LOLs.  I think pipe stage is missed here.</p></li><li><p>Most of these top violators are from OD (outstanding data).</p></li><li><p>Memory violations are not critical, they can be met with some ULVT cells. </p></li></ul><p>02/03/2025</p><ul><li><p>OD timing paths got fixed. </p></li><li><p>Top violators now are from “pipe_dp”</p></li></ul><p>03/24/2025</p><ul><li><p>IOAIU timing is improved relatively but, still it is higher side.</p></li><li><p>CAIU/DMI violations are small, can be fixable with ULVT.</p></li></ul>