<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_myip_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_TLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S_AXIS_TREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXIS_TREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">S_AXIS:M_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">ARESETN</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ARESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 19 13:09:15 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4549d2c8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4549d2c8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_myip_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 19 13:09:15 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4549d2c8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 19 13:09:15 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:22c5672d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_myip_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 19 13:09:15 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:22c5672d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 19 13:12:41 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4549d2c8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXIS_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/ab90/src/matrix_multiply.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ab90/src/memory_RAM.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ab90/src/output_layer_mat_mult.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ab90/src/sigmoid_function.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ab90/hdl/myip_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_myip_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/ab90/src/matrix_multiply.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ab90/src/memory_RAM.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ab90/src/output_layer_mat_mult.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ab90/src/sigmoid_function.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/ab90/hdl/myip_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_myip_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_myip_0_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myip_0_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myip_0_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myip_0_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myip_0_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_myip_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>myip_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b6ad88_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2408f6ac_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481ed8_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7ee7be_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e88cee8_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667f8686_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38a83fda_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee78fd3_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c7fd51b_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be49d9e_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698e076c_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bcccfb8_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de4d7e0_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb6b737_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec815a6_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c8aed2_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e26aff_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4573178b_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8db023_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f5bedbf_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54bf6897_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5827f718_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e56270c_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b3b4d_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d129ddc_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d4abda2_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fbf211a_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6a5264_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e3be6b_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a06b7f4_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2abc0e5a_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3c3ec_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e8081b_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a60c91c_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d13065a_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e2c1d96_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422f6224_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae088a6_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7e0e62_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c58a50_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45478e8c_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc68d15_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93befbb_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee7a83f_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67dd4f55_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e188d03_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b298e7_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a645d5e_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b70fd3_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745a3c5e_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d2795c_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b09f37_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2873510c_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54ffa76d_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c8d3a8_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e48d231_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62158a2a_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3700190d_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6990ae39_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1444c1a6_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b7604a_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e274b5_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ab59eb_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721b29b2_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bacc3e3_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@330613a2_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29441a47_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6769d86b_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf5a22d_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f8ffdb_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5244db_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718a571_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46de69c3_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78431c08_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eb86b9a_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42094266_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e907461_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418d51f5_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea46323_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684ea54f_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60fdb4b6_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2faf460e_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c7bd5e2_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26112931_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f657ad9_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788ce4b6_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de91491_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d0db535_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aacc3e9_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317d378_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa5c005_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee8ace2_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620357bd_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57319a77_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518907c9_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416cf60d_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645eb42a_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3a51ec_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a8281a1_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e918b87_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b7ea15_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6205ff8f_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4a6fc1_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32efaa12_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e9c3f23_ARCHIVE_LOCATION">c:/Users/AmosChan/Documents/EE4218/Labs/Lab3/ip_repo/myip_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ARESETN.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="16e0af53"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="124b76e1"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="69f153b7"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="633e8604"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
