Command: report datapath > reports_Oct31-01:41:14/generic/risc_v_top_datapath.rpt
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 31 2023  01:43:44 am
  Module:                 risc_v_top
  Library domain:         TC_risc_v_slow
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         TC_risc_v_fast
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

              Operator Signedness Inputs Outputs CellArea Line Col   Filename   
================================================================================
risc_v_top
 add_565_33
  
  module:add_unsigned_628
   very_fast     +     unsigned   32x3   32        308.47  565  33 risc_v_top.v 
================================================================================
risc_v_top
 adder_pc_4_add_15_16
  
  module:add_unsigned
   very_fast     +     unsigned   3x32   32        377.91   35   7 ALU.v        
================================================================================
risc_v_top
 adder_pc_prev_4_add_15_16
  
  module:add_unsigned_739
   very_fast     +     unsigned   3x32   32        308.47   15  16 adder.v      
================================================================================
risc_v_top
 memory_map_add0015517
  
  module:add_unsigned_622
   very_fast     +     unsigned   30x30  30        287.10    0   0 a            
================================================================================
risc_v_top
 uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42
  
  module:increment_unsigned_4030_4167
   very_fast increment unsigned   18x1   18        206.98   32  42 Delayer.v    
================================================================================

      Type       CellArea Percentage 
-------------------------------------
datapath modules  1488.93       4.22 
external muxes       0.00       0.00 
others           33832.78      95.78 
-------------------------------------
total            35321.71     100.00 

