Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Apr  1 10:15:22 2023
| Host         : LAPTOP-RLSJ6GTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    13          
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: ps2_receiver_impl/db_ps2clk/O_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.971        0.000                      0                   82        0.189        0.000                      0                   82        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.971        0.000                      0                   82        0.189        0.000                      0                   82        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2data/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2data/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.842ns (30.436%)  route 1.924ns (69.564%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.619     5.140    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.419     5.559 r  ps2_receiver_impl/db_ps2data/count_reg[1]/Q
                         net (fo=7, routed)           0.931     6.491    ps2_receiver_impl/db_ps2data/count_reg[1]
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.299     6.790 f  ps2_receiver_impl/db_ps2data/O_i_3__0/O
                         net (fo=1, routed)           0.670     7.460    ps2_receiver_impl/db_ps2data/O_i_3__0_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.584 r  ps2_receiver_impl/db_ps2data/O_i_1__0/O
                         net (fo=1, routed)           0.323     7.907    ps2_receiver_impl/db_ps2data/O_i_1__0_n_0
    SLICE_X59Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503    14.844    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.878    ps2_receiver_impl/db_ps2data/O_reg
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.842ns (31.348%)  route 1.844ns (68.653%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.623     5.144    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.419     5.563 f  ps2_receiver_impl/db_ps2clk/count_reg[4]/Q
                         net (fo=4, routed)           0.687     6.250    ps2_receiver_impl/db_ps2clk/count_reg[4]
    SLICE_X60Y28         LUT6 (Prop_lut6_I1_O)        0.299     6.549 r  ps2_receiver_impl/db_ps2clk/count[5]_i_1/O
                         net (fo=6, routed)           0.680     7.229    ps2_receiver_impl/db_ps2clk/count[5]_i_1_n_0
    SLICE_X60Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.353 r  ps2_receiver_impl/db_ps2clk/count[0]_i_1__0/O
                         net (fo=1, routed)           0.477     7.830    ps2_receiver_impl/db_ps2clk/count[0]_i_1__0_n_0
    SLICE_X59Y28         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.506    14.847    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[0]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y28         FDRE (Setup_fdre_C_D)       -0.067    15.019    ps2_receiver_impl/db_ps2clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.642ns (30.339%)  route 1.474ns (69.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.619     5.140    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  ps2_receiver_impl/db_ps2data/Iv_reg/Q
                         net (fo=2, routed)           0.519     6.177    ps2_receiver_impl/db_ps2data/Iv_reg_n_0
    SLICE_X60Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.301 r  ps2_receiver_impl/db_ps2data/Iv_i_1__0/O
                         net (fo=7, routed)           0.955     7.256    ps2_receiver_impl/db_ps2data/Iv_i_1__0_n_0
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503    14.844    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[0]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y26         FDRE (Setup_fdre_C_R)       -0.429    14.654    ps2_receiver_impl/db_ps2data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  7.398    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.642ns (30.339%)  route 1.474ns (69.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.619     5.140    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  ps2_receiver_impl/db_ps2data/Iv_reg/Q
                         net (fo=2, routed)           0.519     6.177    ps2_receiver_impl/db_ps2data/Iv_reg_n_0
    SLICE_X60Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.301 r  ps2_receiver_impl/db_ps2data/Iv_i_1__0/O
                         net (fo=7, routed)           0.955     7.256    ps2_receiver_impl/db_ps2data/Iv_i_1__0_n_0
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503    14.844    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[1]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y26         FDRE (Setup_fdre_C_R)       -0.429    14.654    ps2_receiver_impl/db_ps2data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  7.398    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.642ns (30.339%)  route 1.474ns (69.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.619     5.140    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  ps2_receiver_impl/db_ps2data/Iv_reg/Q
                         net (fo=2, routed)           0.519     6.177    ps2_receiver_impl/db_ps2data/Iv_reg_n_0
    SLICE_X60Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.301 r  ps2_receiver_impl/db_ps2data/Iv_i_1__0/O
                         net (fo=7, routed)           0.955     7.256    ps2_receiver_impl/db_ps2data/Iv_i_1__0_n_0
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503    14.844    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[2]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y26         FDRE (Setup_fdre_C_R)       -0.429    14.654    ps2_receiver_impl/db_ps2data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  7.398    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.642ns (30.339%)  route 1.474ns (69.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.619     5.140    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  ps2_receiver_impl/db_ps2data/Iv_reg/Q
                         net (fo=2, routed)           0.519     6.177    ps2_receiver_impl/db_ps2data/Iv_reg_n_0
    SLICE_X60Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.301 r  ps2_receiver_impl/db_ps2data/Iv_i_1__0/O
                         net (fo=7, routed)           0.955     7.256    ps2_receiver_impl/db_ps2data/Iv_i_1__0_n_0
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503    14.844    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[3]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y26         FDRE (Setup_fdre_C_R)       -0.429    14.654    ps2_receiver_impl/db_ps2data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  7.398    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2data/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.642ns (30.339%)  route 1.474ns (69.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.619     5.140    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  ps2_receiver_impl/db_ps2data/Iv_reg/Q
                         net (fo=2, routed)           0.519     6.177    ps2_receiver_impl/db_ps2data/Iv_reg_n_0
    SLICE_X60Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.301 r  ps2_receiver_impl/db_ps2data/Iv_i_1__0/O
                         net (fo=7, routed)           0.955     7.256    ps2_receiver_impl/db_ps2data/Iv_i_1__0_n_0
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503    14.844    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[4]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y26         FDRE (Setup_fdre_C_R)       -0.429    14.654    ps2_receiver_impl/db_ps2data/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  7.398    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2data/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.642ns (30.339%)  route 1.474ns (69.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.619     5.140    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.518     5.658 r  ps2_receiver_impl/db_ps2data/Iv_reg/Q
                         net (fo=2, routed)           0.519     6.177    ps2_receiver_impl/db_ps2data/Iv_reg_n_0
    SLICE_X60Y26         LUT2 (Prop_lut2_I1_O)        0.124     6.301 r  ps2_receiver_impl/db_ps2data/Iv_i_1__0/O
                         net (fo=7, routed)           0.955     7.256    ps2_receiver_impl/db_ps2data/Iv_i_1__0_n_0
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503    14.844    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[5]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y26         FDRE (Setup_fdre_C_R)       -0.429    14.654    ps2_receiver_impl/db_ps2data/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                  7.398    

Slack (MET) :             7.492ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.956ns (41.895%)  route 1.326ns (58.105%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.623     5.144    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  ps2_receiver_impl/db_ps2clk/count_reg[1]/Q
                         net (fo=7, routed)           0.850     6.451    ps2_receiver_impl/db_ps2clk/count_reg[1]
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.152     6.603 f  ps2_receiver_impl/db_ps2clk/O_i_3/O
                         net (fo=1, routed)           0.286     6.888    ps2_receiver_impl/db_ps2clk/O_i_3_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I3_O)        0.348     7.236 r  ps2_receiver_impl/db_ps2clk/O_i_1/O
                         net (fo=1, routed)           0.190     7.426    ps2_receiver_impl/db_ps2clk/O_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  ps2_receiver_impl/db_ps2clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.506    14.847    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  ps2_receiver_impl/db_ps2clk/O_reg/C
                         clock pessimism              0.275    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y28         FDRE (Setup_fdre_C_CE)      -0.169    14.918    ps2_receiver_impl/db_ps2clk/O_reg
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  7.492    

Slack (MET) :             7.632ns  (required time - arrival time)
  Source:                 ps2_receiver_impl/db_ps2clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.642ns (34.159%)  route 1.237ns (65.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.624     5.145    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  ps2_receiver_impl/db_ps2clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  ps2_receiver_impl/db_ps2clk/Iv_reg/Q
                         net (fo=3, routed)           0.533     6.197    ps2_receiver_impl/db_ps2clk/Iv
    SLICE_X60Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.321 r  ps2_receiver_impl/db_ps2clk/Iv_i_1/O
                         net (fo=6, routed)           0.704     7.025    ps2_receiver_impl/db_ps2clk/clear
    SLICE_X61Y28         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.506    14.847    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[1]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y28         FDRE (Setup_fdre_C_R)       -0.429    14.657    ps2_receiver_impl/db_ps2clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  7.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ps2_receiver_impl/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/keycode_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.581     1.464    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  ps2_receiver_impl/keycode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  ps2_receiver_impl/keycode_reg[1]/Q
                         net (fo=2, routed)           0.120     1.725    ps2_receiver_impl/keycode[1]
    SLICE_X61Y25         FDRE                                         r  ps2_receiver_impl/keycode_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.975    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  ps2_receiver_impl/keycode_reg[9]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.072     1.536    ps2_receiver_impl/keycode_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ps2_receiver_impl/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/keycode_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  ps2_receiver_impl/keycode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  ps2_receiver_impl/keycode_reg[7]/Q
                         net (fo=2, routed)           0.119     1.748    ps2_receiver_impl/keycode[7]
    SLICE_X64Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[15]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.052     1.531    ps2_receiver_impl/keycode_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ps2_receiver_impl/keycode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/keycode_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.576%)  route 0.162ns (53.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.583     1.466    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ps2_receiver_impl/keycode_reg[3]/Q
                         net (fo=2, routed)           0.162     1.769    ps2_receiver_impl/keycode[3]
    SLICE_X65Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[11]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.070     1.549    ps2_receiver_impl/keycode_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ps2_receiver_impl/db_ps2clk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.837%)  route 0.141ns (43.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.467    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  ps2_receiver_impl/db_ps2clk/count_reg[0]/Q
                         net (fo=8, routed)           0.141     1.749    ps2_receiver_impl/db_ps2clk/count_reg[0]
    SLICE_X61Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.794 r  ps2_receiver_impl/db_ps2clk/count[5]_i_2/O
                         net (fo=1, routed)           0.000     1.794    ps2_receiver_impl/db_ps2clk/p_0_in__0[5]
    SLICE_X61Y28         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.852     1.979    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[5]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.092     1.573    ps2_receiver_impl/db_ps2clk/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps2_receiver_impl/keycode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/keycode_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.273%)  route 0.127ns (43.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.583     1.466    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  ps2_receiver_impl/keycode_reg[4]/Q
                         net (fo=2, routed)           0.127     1.758    ps2_receiver_impl/keycode[4]
    SLICE_X64Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.059     1.525    ps2_receiver_impl/keycode_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ps2_receiver_impl/keycode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/keycode_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.636%)  route 0.175ns (55.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.583     1.466    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ps2_receiver_impl/keycode_reg[0]/Q
                         net (fo=2, routed)           0.175     1.782    ps2_receiver_impl/keycode[0]
    SLICE_X64Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[8]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.063     1.542    ps2_receiver_impl/keycode_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ps2_receiver_impl/db_ps2data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/db_ps2data/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.591%)  route 0.155ns (45.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ps2_receiver_impl/db_ps2data/count_reg[0]/Q
                         net (fo=8, routed)           0.155     1.761    ps2_receiver_impl/db_ps2data/count_reg[0]
    SLICE_X61Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.806 r  ps2_receiver_impl/db_ps2data/count[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.806    ps2_receiver_impl/db_ps2data/p_0_in[5]
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.849     1.976    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[5]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y26         FDRE (Hold_fdre_C_D)         0.092     1.557    ps2_receiver_impl/db_ps2data/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seven_seg_impl/seg_refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_impl/seg_refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  seven_seg_impl/seg_refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.717    seven_seg_impl/seg_refresh_counter_reg_n_0_[11]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  seven_seg_impl/seg_refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    seven_seg_impl/seg_refresh_counter_reg[8]_i_1_n_4
    SLICE_X63Y27         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.980    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    seven_seg_impl/seg_refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seven_seg_impl/seg_refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_impl/seg_refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.468    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  seven_seg_impl/seg_refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.717    seven_seg_impl/seg_refresh_counter_reg_n_0_[15]
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  seven_seg_impl/seg_refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    seven_seg_impl/seg_refresh_counter_reg[12]_i_1_n_4
    SLICE_X63Y28         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.854     1.981    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    seven_seg_impl/seg_refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seven_seg_impl/seg_refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_impl/seg_refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seven_seg_impl/seg_refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.714    seven_seg_impl/seg_refresh_counter_reg_n_0_[3]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  seven_seg_impl/seg_refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    seven_seg_impl/seg_refresh_counter_reg[0]_i_1_n_4
    SLICE_X63Y25         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.977    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    seven_seg_impl/seg_refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   ps2_receiver_impl/keycode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   ps2_receiver_impl/keycode_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   ps2_receiver_impl/keycode_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   ps2_receiver_impl/keycode_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y25   ps2_receiver_impl/keycode_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   ps2_receiver_impl/keycode_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   ps2_receiver_impl/keycode_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y25   ps2_receiver_impl/keycode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   ps2_receiver_impl/keycode_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   ps2_receiver_impl/keycode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   ps2_receiver_impl/keycode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   ps2_receiver_impl/keycode_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   ps2_receiver_impl/keycode_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   ps2_receiver_impl/keycode_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   ps2_receiver_impl/keycode_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   ps2_receiver_impl/keycode_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   ps2_receiver_impl/keycode_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   ps2_receiver_impl/keycode_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   ps2_receiver_impl/keycode_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   ps2_receiver_impl/keycode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   ps2_receiver_impl/keycode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   ps2_receiver_impl/keycode_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   ps2_receiver_impl/keycode_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   ps2_receiver_impl/keycode_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   ps2_receiver_impl/keycode_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   ps2_receiver_impl/keycode_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   ps2_receiver_impl/keycode_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   ps2_receiver_impl/keycode_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   ps2_receiver_impl/keycode_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.151ns  (logic 0.583ns (27.108%)  route 1.568ns (72.892%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[0]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  ps2_receiver_impl/count_reg[0]/Q
                         net (fo=13, routed)          1.568     2.027    ps2_receiver_impl/count_reg[0]
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124     2.151 r  ps2_receiver_impl/data_current[2]_i_1/O
                         net (fo=1, routed)           0.000     2.151    ps2_receiver_impl/data_current[2]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  ps2_receiver_impl/data_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.085ns  (logic 0.583ns (27.957%)  route 1.502ns (72.043%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[2]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  ps2_receiver_impl/count_reg[2]/Q
                         net (fo=12, routed)          0.741     1.200    ps2_receiver_impl/count_reg[2]
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.324 r  ps2_receiver_impl/count[3]_i_1__1/O
                         net (fo=4, routed)           0.762     2.085    ps2_receiver_impl/count[3]_i_1__1_n_0
    SLICE_X62Y27         FDRE                                         r  ps2_receiver_impl/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.085ns  (logic 0.583ns (27.957%)  route 1.502ns (72.043%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[2]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  ps2_receiver_impl/count_reg[2]/Q
                         net (fo=12, routed)          0.741     1.200    ps2_receiver_impl/count_reg[2]
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.324 r  ps2_receiver_impl/count[3]_i_1__1/O
                         net (fo=4, routed)           0.762     2.085    ps2_receiver_impl/count[3]_i_1__1_n_0
    SLICE_X62Y27         FDRE                                         r  ps2_receiver_impl/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.085ns  (logic 0.583ns (27.957%)  route 1.502ns (72.043%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[2]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  ps2_receiver_impl/count_reg[2]/Q
                         net (fo=12, routed)          0.741     1.200    ps2_receiver_impl/count_reg[2]
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.324 r  ps2_receiver_impl/count[3]_i_1__1/O
                         net (fo=4, routed)           0.762     2.085    ps2_receiver_impl/count[3]_i_1__1_n_0
    SLICE_X62Y27         FDRE                                         r  ps2_receiver_impl/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.085ns  (logic 0.583ns (27.957%)  route 1.502ns (72.043%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[2]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  ps2_receiver_impl/count_reg[2]/Q
                         net (fo=12, routed)          0.741     1.200    ps2_receiver_impl/count_reg[2]
    SLICE_X62Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.324 r  ps2_receiver_impl/count[3]_i_1__1/O
                         net (fo=4, routed)           0.762     2.085    ps2_receiver_impl/count[3]_i_1__1_n_0
    SLICE_X62Y27         FDRE                                         r  ps2_receiver_impl/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.015ns  (logic 0.583ns (28.935%)  route 1.432ns (71.065%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[0]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  ps2_receiver_impl/count_reg[0]/Q
                         net (fo=13, routed)          1.432     1.891    ps2_receiver_impl/count_reg[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.124     2.015 r  ps2_receiver_impl/data_current[7]_i_1/O
                         net (fo=1, routed)           0.000     2.015    ps2_receiver_impl/data_current[7]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  ps2_receiver_impl/data_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.998ns  (logic 0.718ns (35.939%)  route 1.280ns (64.061%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[3]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  ps2_receiver_impl/count_reg[3]/Q
                         net (fo=11, routed)          1.280     1.702    ps2_receiver_impl/count_reg[3]
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.296     1.998 r  ps2_receiver_impl/data_current[1]_i_1/O
                         net (fo=1, routed)           0.000     1.998    ps2_receiver_impl/data_current[1]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  ps2_receiver_impl/data_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.988ns  (logic 0.718ns (36.120%)  route 1.270ns (63.880%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[3]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  ps2_receiver_impl/count_reg[3]/Q
                         net (fo=11, routed)          1.270     1.692    ps2_receiver_impl/count_reg[3]
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.296     1.988 r  ps2_receiver_impl/data_current[6]_i_1/O
                         net (fo=1, routed)           0.000     1.988    ps2_receiver_impl/data_current[6]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  ps2_receiver_impl/data_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.980ns  (logic 0.583ns (29.440%)  route 1.397ns (70.560%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[0]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  ps2_receiver_impl/count_reg[0]/Q
                         net (fo=13, routed)          1.397     1.856    ps2_receiver_impl/count_reg[0]
    SLICE_X61Y27         LUT6 (Prop_lut6_I2_O)        0.124     1.980 r  ps2_receiver_impl/data_current[0]_i_1/O
                         net (fo=1, routed)           0.000     1.980    ps2_receiver_impl/data_current[0]_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  ps2_receiver_impl/data_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.978ns  (logic 0.583ns (29.470%)  route 1.395ns (70.530%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[0]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  ps2_receiver_impl/count_reg[0]/Q
                         net (fo=13, routed)          1.395     1.854    ps2_receiver_impl/count_reg[0]
    SLICE_X61Y27         LUT6 (Prop_lut6_I2_O)        0.124     1.978 r  ps2_receiver_impl/data_current[5]_i_1/O
                         net (fo=1, routed)           0.000     1.978    ps2_receiver_impl/data_current[5]_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  ps2_receiver_impl/data_current_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[5]/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[5]/Q
                         net (fo=2, routed)           0.168     0.314    ps2_receiver_impl/p_1_in[5]
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  ps2_receiver_impl/data_current[5]_i_1/O
                         net (fo=1, routed)           0.000     0.359    ps2_receiver_impl/data_current[5]_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  ps2_receiver_impl/data_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.189ns (50.537%)  route 0.185ns (49.463%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[0]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/count_reg[0]/Q
                         net (fo=13, routed)          0.185     0.331    ps2_receiver_impl/count_reg[0]
    SLICE_X62Y27         LUT4 (Prop_lut4_I1_O)        0.043     0.374 r  ps2_receiver_impl/count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.374    ps2_receiver_impl/p_0_in__1[3]
    SLICE_X62Y27         FDRE                                         r  ps2_receiver_impl/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.191ns (50.834%)  route 0.185ns (49.166%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[2]/C
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[2]/Q
                         net (fo=2, routed)           0.185     0.331    ps2_receiver_impl/p_1_in[2]
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.376 r  ps2_receiver_impl/data_current[2]_i_1/O
                         net (fo=1, routed)           0.000     0.376    ps2_receiver_impl/data_current[2]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  ps2_receiver_impl/data_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.191ns (50.834%)  route 0.185ns (49.166%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[3]/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[3]/Q
                         net (fo=2, routed)           0.185     0.331    ps2_receiver_impl/p_1_in[3]
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.376 r  ps2_receiver_impl/data_current[3]_i_1/O
                         net (fo=1, routed)           0.000     0.376    ps2_receiver_impl/data_current[3]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  ps2_receiver_impl/data_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.191ns (50.800%)  route 0.185ns (49.200%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[0]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/count_reg[0]/Q
                         net (fo=13, routed)          0.185     0.331    ps2_receiver_impl/count_reg[0]
    SLICE_X62Y27         LUT3 (Prop_lut3_I0_O)        0.045     0.376 r  ps2_receiver_impl/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.376    ps2_receiver_impl/p_0_in__1[2]
    SLICE_X62Y27         FDRE                                         r  ps2_receiver_impl/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.188ns (48.971%)  route 0.196ns (51.029%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[0]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/count_reg[0]/Q
                         net (fo=13, routed)          0.196     0.342    ps2_receiver_impl/count_reg[0]
    SLICE_X62Y27         LUT2 (Prop_lut2_I0_O)        0.042     0.384 r  ps2_receiver_impl/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.384    ps2_receiver_impl/count[1]_i_1__1_n_0
    SLICE_X62Y27         FDRE                                         r  ps2_receiver_impl/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.212ns (54.922%)  route 0.174ns (45.078%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[1]/C
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver_impl/data_current_reg[1]/Q
                         net (fo=2, routed)           0.174     0.341    ps2_receiver_impl/p_1_in[1]
    SLICE_X60Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.386 r  ps2_receiver_impl/data_current[1]_i_1/O
                         net (fo=1, routed)           0.000     0.386    ps2_receiver_impl/data_current[1]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  ps2_receiver_impl/data_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.191ns (49.451%)  route 0.195ns (50.549%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[2]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/count_reg[2]/Q
                         net (fo=12, routed)          0.195     0.341    ps2_receiver_impl/count_reg[2]
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.386 r  ps2_receiver_impl/data_current[7]_i_1/O
                         net (fo=1, routed)           0.000     0.386    ps2_receiver_impl/data_current[7]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  ps2_receiver_impl/data_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.191ns (49.367%)  route 0.196ns (50.633%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[0]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ps2_receiver_impl/count_reg[0]/Q
                         net (fo=13, routed)          0.196     0.342    ps2_receiver_impl/count_reg[0]
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.387 r  ps2_receiver_impl/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.387    ps2_receiver_impl/count[0]_i_1__1_n_0
    SLICE_X62Y27         FDRE                                         r  ps2_receiver_impl/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/data_current_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.191ns (48.799%)  route 0.200ns (51.201%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/count_reg[2]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/count_reg[2]/Q
                         net (fo=12, routed)          0.200     0.346    ps2_receiver_impl/count_reg[2]
    SLICE_X61Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.391 r  ps2_receiver_impl/data_current[0]_i_1/O
                         net (fo=1, routed)           0.000     0.391    ps2_receiver_impl/data_current[0]_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  ps2_receiver_impl/data_current_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.720ns  (logic 4.465ns (51.210%)  route 4.254ns (48.790%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  seven_seg_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.309     6.912    ps2_receiver_impl/LED_activate_counter[1]
    SLICE_X64Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.036 r  ps2_receiver_impl/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.834     7.869    ps2_receiver_impl/seven_seg_impl/LED_IN__31[2]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.152     8.021 r  ps2_receiver_impl/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.111    10.133    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    13.866 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.866    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.528ns  (logic 4.466ns (52.372%)  route 4.062ns (47.628%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  seven_seg_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.412     7.014    ps2_receiver_impl/LED_activate_counter[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.138 r  ps2_receiver_impl/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.807     7.945    ps2_receiver_impl/seven_seg_impl/LED_IN__31[1]
    SLICE_X65Y25         LUT4 (Prop_lut4_I3_O)        0.154     8.099 r  ps2_receiver_impl/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.843     9.942    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    13.674 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.674    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.518ns  (logic 4.476ns (52.543%)  route 4.042ns (47.457%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  seven_seg_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.309     6.912    ps2_receiver_impl/LED_activate_counter[1]
    SLICE_X64Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.036 r  ps2_receiver_impl/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.836     7.871    ps2_receiver_impl/seven_seg_impl/LED_IN__31[2]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.152     8.023 r  ps2_receiver_impl/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.897     9.921    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.664 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.664    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.350ns  (logic 4.239ns (50.768%)  route 4.111ns (49.232%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  seven_seg_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.412     7.014    ps2_receiver_impl/LED_activate_counter[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.138 r  ps2_receiver_impl/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.807     7.945    ps2_receiver_impl/seven_seg_impl/LED_IN__31[1]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.124     8.069 r  ps2_receiver_impl/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.892     9.961    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.496 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.496    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.295ns  (logic 4.208ns (50.734%)  route 4.087ns (49.266%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  seven_seg_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.309     6.912    ps2_receiver_impl/LED_activate_counter[1]
    SLICE_X64Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.036 r  ps2_receiver_impl/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.834     7.869    ps2_receiver_impl/seven_seg_impl/LED_IN__31[2]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.124     7.993 r  ps2_receiver_impl/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.944     9.937    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.441 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.441    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.269ns  (logic 4.224ns (51.083%)  route 4.045ns (48.917%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  seven_seg_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.309     6.912    ps2_receiver_impl/LED_activate_counter[1]
    SLICE_X64Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.036 r  ps2_receiver_impl/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.836     7.871    ps2_receiver_impl/seven_seg_impl/LED_IN__31[2]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.995 r  ps2_receiver_impl/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.900     9.895    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.415 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.415    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.267ns  (logic 4.215ns (50.985%)  route 4.052ns (49.015%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  seven_seg_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.412     7.014    ps2_receiver_impl/LED_activate_counter[0]
    SLICE_X62Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.138 r  ps2_receiver_impl/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.809     7.947    ps2_receiver_impl/seven_seg_impl/LED_IN__31[1]
    SLICE_X65Y25         LUT4 (Prop_lut4_I3_O)        0.124     8.071 r  ps2_receiver_impl/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.831     9.902    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.413 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.413    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 4.329ns (60.891%)  route 2.780ns (39.109%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  seven_seg_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.117     6.719    seven_seg_impl/LED_activate_counter[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.146     6.865 r  seven_seg_impl/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.529    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727    12.256 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.256    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.073ns  (logic 4.309ns (60.920%)  route 2.764ns (39.080%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  seven_seg_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.957     6.559    seven_seg_impl/LED_activate_counter[0]
    SLICE_X64Y28         LUT2 (Prop_lut2_I1_O)        0.146     6.705 r  seven_seg_impl/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.512    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    12.219 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.219    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.869ns  (logic 4.079ns (59.383%)  route 2.790ns (40.617%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.625     5.146    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  seven_seg_impl/seg_refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.117     6.719    seven_seg_impl/LED_activate_counter[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.843 r  seven_seg_impl/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     8.516    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.015 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.015    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_receiver_impl/db_ps2data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/data_current_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.058%)  route 0.152ns (44.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ps2_receiver_impl/db_ps2data/O_reg/Q
                         net (fo=8, routed)           0.152     1.758    ps2_receiver_impl/O
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.803 r  ps2_receiver_impl/data_current[1]_i_1/O
                         net (fo=1, routed)           0.000     1.803    ps2_receiver_impl/data_current[1]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  ps2_receiver_impl/data_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/db_ps2data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/data_current_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.413%)  route 0.156ns (45.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ps2_receiver_impl/db_ps2data/O_reg/Q
                         net (fo=8, routed)           0.156     1.762    ps2_receiver_impl/O
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.807 r  ps2_receiver_impl/data_current[6]_i_1/O
                         net (fo=1, routed)           0.000     1.807    ps2_receiver_impl/data_current[6]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  ps2_receiver_impl/data_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/db_ps2data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/data_current_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.680%)  route 0.167ns (47.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ps2_receiver_impl/db_ps2data/O_reg/Q
                         net (fo=8, routed)           0.167     1.773    ps2_receiver_impl/O
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  ps2_receiver_impl/data_current[5]_i_1/O
                         net (fo=1, routed)           0.000     1.818    ps2_receiver_impl/data_current[5]_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  ps2_receiver_impl/data_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/db_ps2data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/data_current_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.186ns (43.764%)  route 0.239ns (56.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ps2_receiver_impl/db_ps2data/O_reg/Q
                         net (fo=8, routed)           0.239     1.845    ps2_receiver_impl/O
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.890 r  ps2_receiver_impl/data_current[2]_i_1/O
                         net (fo=1, routed)           0.000     1.890    ps2_receiver_impl/data_current[2]_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  ps2_receiver_impl/data_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/db_ps2data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/data_current_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.349%)  route 0.243ns (56.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ps2_receiver_impl/db_ps2data/O_reg/Q
                         net (fo=8, routed)           0.243     1.849    ps2_receiver_impl/O
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.894 r  ps2_receiver_impl/data_current[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    ps2_receiver_impl/data_current[0]_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  ps2_receiver_impl/data_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/db_ps2data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/data_current_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.186ns (37.511%)  route 0.310ns (62.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ps2_receiver_impl/db_ps2data/O_reg/Q
                         net (fo=8, routed)           0.310     1.916    ps2_receiver_impl/O
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.961 r  ps2_receiver_impl/data_current[3]_i_1/O
                         net (fo=1, routed)           0.000     1.961    ps2_receiver_impl/data_current[3]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  ps2_receiver_impl/data_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/db_ps2data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/data_current_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.186ns (37.436%)  route 0.311ns (62.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ps2_receiver_impl/db_ps2data/O_reg/Q
                         net (fo=8, routed)           0.311     1.917    ps2_receiver_impl/O
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.962 r  ps2_receiver_impl/data_current[4]_i_1/O
                         net (fo=1, routed)           0.000     1.962    ps2_receiver_impl/data_current[4]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  ps2_receiver_impl/data_current_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_receiver_impl/db_ps2data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver_impl/data_current_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.186ns (29.771%)  route 0.439ns (70.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ps2_receiver_impl/db_ps2data/O_reg/Q
                         net (fo=8, routed)           0.439     2.045    ps2_receiver_impl/O
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.045     2.090 r  ps2_receiver_impl/data_current[7]_i_1/O
                         net (fo=1, routed)           0.000     2.090    ps2_receiver_impl/data_current[7]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  ps2_receiver_impl/data_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.386ns (66.868%)  route 0.687ns (33.132%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  seven_seg_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.359     1.969    seven_seg_impl/LED_activate_counter[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.014 r  seven_seg_impl/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.342    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.542 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.542    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_impl/seg_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.397ns (67.403%)  route 0.676ns (32.597%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.469    seven_seg_impl/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  seven_seg_impl/seg_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  seven_seg_impl/seg_refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.296     1.906    seven_seg_impl/LED_activate_counter[1]
    SLICE_X64Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.951 r  seven_seg_impl/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.380     2.331    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.542 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.542    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.464ns  (logic 1.924ns (22.737%)  route 6.539ns (77.263%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           5.897     7.346    ps2_receiver_impl/db_ps2clk/PS2Clk_IBUF
    SLICE_X60Y28         LUT2 (Prop_lut2_I1_O)        0.148     7.494 r  ps2_receiver_impl/db_ps2clk/O_i_2/O
                         net (fo=1, routed)           0.452     7.946    ps2_receiver_impl/db_ps2clk/O_i_2_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I0_O)        0.328     8.274 r  ps2_receiver_impl/db_ps2clk/O_i_1/O
                         net (fo=1, routed)           0.190     8.464    ps2_receiver_impl/db_ps2clk/O_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  ps2_receiver_impl/db_ps2clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.506     4.847    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  ps2_receiver_impl/db_ps2clk/O_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2data/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.234ns  (logic 1.950ns (23.683%)  route 6.284ns (76.317%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           5.675     7.127    ps2_receiver_impl/db_ps2data/PS2Data_IBUF
    SLICE_X60Y26         LUT2 (Prop_lut2_I1_O)        0.150     7.277 r  ps2_receiver_impl/db_ps2data/O_i_2__0/O
                         net (fo=1, routed)           0.286     7.563    ps2_receiver_impl/db_ps2data/O_i_2__0_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.348     7.911 r  ps2_receiver_impl/db_ps2data/O_i_1__0/O
                         net (fo=1, routed)           0.323     8.234    ps2_receiver_impl/db_ps2data/O_i_1__0_n_0
    SLICE_X59Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503     4.844    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/O_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.206ns  (logic 1.576ns (19.205%)  route 6.630ns (80.795%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           5.675     7.127    ps2_receiver_impl/db_ps2data/PS2Data_IBUF
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.124     7.251 r  ps2_receiver_impl/db_ps2data/Iv_i_1__0/O
                         net (fo=7, routed)           0.955     8.206    ps2_receiver_impl/db_ps2data/Iv_i_1__0_n_0
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503     4.844    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.206ns  (logic 1.576ns (19.205%)  route 6.630ns (80.795%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           5.675     7.127    ps2_receiver_impl/db_ps2data/PS2Data_IBUF
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.124     7.251 r  ps2_receiver_impl/db_ps2data/Iv_i_1__0/O
                         net (fo=7, routed)           0.955     8.206    ps2_receiver_impl/db_ps2data/Iv_i_1__0_n_0
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503     4.844    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.206ns  (logic 1.576ns (19.205%)  route 6.630ns (80.795%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           5.675     7.127    ps2_receiver_impl/db_ps2data/PS2Data_IBUF
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.124     7.251 r  ps2_receiver_impl/db_ps2data/Iv_i_1__0/O
                         net (fo=7, routed)           0.955     8.206    ps2_receiver_impl/db_ps2data/Iv_i_1__0_n_0
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503     4.844    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.206ns  (logic 1.576ns (19.205%)  route 6.630ns (80.795%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           5.675     7.127    ps2_receiver_impl/db_ps2data/PS2Data_IBUF
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.124     7.251 r  ps2_receiver_impl/db_ps2data/Iv_i_1__0/O
                         net (fo=7, routed)           0.955     8.206    ps2_receiver_impl/db_ps2data/Iv_i_1__0_n_0
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503     4.844    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2data/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.206ns  (logic 1.576ns (19.205%)  route 6.630ns (80.795%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           5.675     7.127    ps2_receiver_impl/db_ps2data/PS2Data_IBUF
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.124     7.251 r  ps2_receiver_impl/db_ps2data/Iv_i_1__0/O
                         net (fo=7, routed)           0.955     8.206    ps2_receiver_impl/db_ps2data/Iv_i_1__0_n_0
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503     4.844    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[4]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2data/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.206ns  (logic 1.576ns (19.205%)  route 6.630ns (80.795%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           5.675     7.127    ps2_receiver_impl/db_ps2data/PS2Data_IBUF
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.124     7.251 r  ps2_receiver_impl/db_ps2data/Iv_i_1__0/O
                         net (fo=7, routed)           0.955     8.206    ps2_receiver_impl/db_ps2data/Iv_i_1__0_n_0
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503     4.844    ps2_receiver_impl/db_ps2data/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  ps2_receiver_impl/db_ps2data/count_reg[5]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.033ns  (logic 1.572ns (19.574%)  route 6.461ns (80.426%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           5.757     7.205    ps2_receiver_impl/db_ps2clk/PS2Clk_IBUF
    SLICE_X60Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.329 r  ps2_receiver_impl/db_ps2clk/Iv_i_1/O
                         net (fo=6, routed)           0.704     8.033    ps2_receiver_impl/db_ps2clk/clear
    SLICE_X61Y28         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.506     4.847    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_receiver_impl/db_ps2clk/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.033ns  (logic 1.572ns (19.574%)  route 6.461ns (80.426%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           5.757     7.205    ps2_receiver_impl/db_ps2clk/PS2Clk_IBUF
    SLICE_X60Y29         LUT2 (Prop_lut2_I0_O)        0.124     7.329 r  ps2_receiver_impl/db_ps2clk/Iv_i_1/O
                         net (fo=6, routed)           0.704     8.033    ps2_receiver_impl/db_ps2clk/clear
    SLICE_X61Y28         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.506     4.847    ps2_receiver_impl/db_ps2clk/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  ps2_receiver_impl/db_ps2clk/count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/keycode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.490%)  route 0.127ns (46.510%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[5]/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[5]/Q
                         net (fo=2, routed)           0.127     0.273    ps2_receiver_impl/p_1_in[5]
    SLICE_X62Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[5]/C

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/keycode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.146ns (46.084%)  route 0.171ns (53.916%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[4]/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[4]/Q
                         net (fo=2, routed)           0.171     0.317    ps2_receiver_impl/p_1_in[4]
    SLICE_X64Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[4]/C

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/keycode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.146ns (44.708%)  route 0.181ns (55.292%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[2]/C
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[2]/Q
                         net (fo=2, routed)           0.181     0.327    ps2_receiver_impl/p_1_in[2]
    SLICE_X62Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[2]/C

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/keycode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.146ns (44.269%)  route 0.184ns (55.731%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[0]/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[0]/Q
                         net (fo=2, routed)           0.184     0.330    ps2_receiver_impl/p_1_in[0]
    SLICE_X62Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[0]/C

Slack:                    inf
  Source:                 ps2_receiver_impl/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/pflag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.167ns (47.785%)  route 0.182ns (52.215%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE                         0.000     0.000 r  ps2_receiver_impl/flag_reg/C
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver_impl/flag_reg/Q
                         net (fo=3, routed)           0.182     0.349    ps2_receiver_impl/flag
    SLICE_X59Y25         FDRE                                         r  ps2_receiver_impl/pflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.975    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  ps2_receiver_impl/pflag_reg/C

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/keycode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.167ns (47.103%)  route 0.188ns (52.897%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[6]/C
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver_impl/data_current_reg[6]/Q
                         net (fo=2, routed)           0.188     0.355    ps2_receiver_impl/p_1_in[6]
    SLICE_X61Y25         FDRE                                         r  ps2_receiver_impl/keycode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.975    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  ps2_receiver_impl/keycode_reg[6]/C

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/keycode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.167ns (45.667%)  route 0.199ns (54.333%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[1]/C
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver_impl/data_current_reg[1]/Q
                         net (fo=2, routed)           0.199     0.366    ps2_receiver_impl/p_1_in[1]
    SLICE_X61Y25         FDRE                                         r  ps2_receiver_impl/keycode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.975    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  ps2_receiver_impl/keycode_reg[1]/C

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/keycode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.146ns (34.961%)  route 0.272ns (65.039%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[3]/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[3]/Q
                         net (fo=2, routed)           0.272     0.418    ps2_receiver_impl/p_1_in[3]
    SLICE_X62Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.978    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  ps2_receiver_impl/keycode_reg[3]/C

Slack:                    inf
  Source:                 ps2_receiver_impl/data_current_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/keycode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.146ns (30.423%)  route 0.334ns (69.577%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  ps2_receiver_impl/data_current_reg[7]/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_receiver_impl/data_current_reg[7]/Q
                         net (fo=2, routed)           0.334     0.480    ps2_receiver_impl/p_1_in[7]
    SLICE_X64Y25         FDRE                                         r  ps2_receiver_impl/keycode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.977    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  ps2_receiver_impl/keycode_reg[7]/C

Slack:                    inf
  Source:                 ps2_receiver_impl/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_receiver_impl/keycode_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.212ns (35.742%)  route 0.381ns (64.258%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE                         0.000     0.000 r  ps2_receiver_impl/flag_reg/C
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_receiver_impl/flag_reg/Q
                         net (fo=3, routed)           0.213     0.380    ps2_receiver_impl/flag
    SLICE_X60Y25         LUT2 (Prop_lut2_I0_O)        0.045     0.425 r  ps2_receiver_impl/keycode[15]_i_1/O
                         net (fo=16, routed)          0.168     0.593    ps2_receiver_impl/keycode[15]_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  ps2_receiver_impl/keycode_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.975    ps2_receiver_impl/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  ps2_receiver_impl/keycode_reg[13]/C





