head	1.7;
access;
symbols
	OPENBSD_6_0:1.7.0.48
	OPENBSD_6_0_BASE:1.7
	OPENBSD_5_9:1.7.0.44
	OPENBSD_5_9_BASE:1.7
	OPENBSD_5_8:1.7.0.46
	OPENBSD_5_8_BASE:1.7
	OPENBSD_5_7:1.7.0.38
	OPENBSD_5_7_BASE:1.7
	OPENBSD_5_6:1.7.0.42
	OPENBSD_5_6_BASE:1.7
	OPENBSD_5_5:1.7.0.40
	OPENBSD_5_5_BASE:1.7
	OPENBSD_5_4:1.7.0.36
	OPENBSD_5_4_BASE:1.7
	OPENBSD_5_3:1.7.0.34
	OPENBSD_5_3_BASE:1.7
	OPENBSD_5_2:1.7.0.32
	OPENBSD_5_2_BASE:1.7
	OPENBSD_5_1_BASE:1.7
	OPENBSD_5_1:1.7.0.30
	OPENBSD_5_0:1.7.0.28
	OPENBSD_5_0_BASE:1.7
	OPENBSD_4_9:1.7.0.26
	OPENBSD_4_9_BASE:1.7
	OPENBSD_4_8:1.7.0.24
	OPENBSD_4_8_BASE:1.7
	OPENBSD_4_7:1.7.0.20
	OPENBSD_4_7_BASE:1.7
	OPENBSD_4_6:1.7.0.22
	OPENBSD_4_6_BASE:1.7
	OPENBSD_4_5:1.7.0.18
	OPENBSD_4_5_BASE:1.7
	OPENBSD_4_4:1.7.0.16
	OPENBSD_4_4_BASE:1.7
	OPENBSD_4_3:1.7.0.14
	OPENBSD_4_3_BASE:1.7
	OPENBSD_4_2:1.7.0.12
	OPENBSD_4_2_BASE:1.7
	OPENBSD_4_1:1.7.0.10
	OPENBSD_4_1_BASE:1.7
	OPENBSD_4_0:1.7.0.8
	OPENBSD_4_0_BASE:1.7
	OPENBSD_3_9:1.7.0.6
	OPENBSD_3_9_BASE:1.7
	OPENBSD_3_8:1.7.0.4
	OPENBSD_3_8_BASE:1.7
	OPENBSD_3_7:1.7.0.2
	OPENBSD_3_7_BASE:1.7
	OPENBSD_3_6:1.6.0.6
	OPENBSD_3_6_BASE:1.6
	SMP_SYNC_A:1.6
	SMP_SYNC_B:1.6
	OPENBSD_3_5:1.6.0.4
	OPENBSD_3_5_BASE:1.6
	OPENBSD_3_4:1.6.0.2
	OPENBSD_3_4_BASE:1.6
	UBC_SYNC_A:1.5
	OPENBSD_3_3:1.5.0.20
	OPENBSD_3_3_BASE:1.5
	OPENBSD_3_2:1.5.0.18
	OPENBSD_3_2_BASE:1.5
	OPENBSD_3_1:1.5.0.16
	OPENBSD_3_1_BASE:1.5
	UBC_SYNC_B:1.5
	UBC:1.5.0.14
	UBC_BASE:1.5
	OPENBSD_3_0:1.5.0.12
	OPENBSD_3_0_BASE:1.5
	OPENBSD_2_9_BASE:1.5
	OPENBSD_2_9:1.5.0.10
	OPENBSD_2_8:1.5.0.8
	OPENBSD_2_8_BASE:1.5
	OPENBSD_2_7:1.5.0.6
	OPENBSD_2_7_BASE:1.5
	SMP:1.5.0.4
	SMP_BASE:1.5
	kame_19991208:1.5
	OPENBSD_2_6:1.5.0.2
	OPENBSD_2_6_BASE:1.5
	OPENBSD_2_5:1.4.0.8
	OPENBSD_2_5_BASE:1.4
	OPENBSD_2_4:1.4.0.6
	OPENBSD_2_4_BASE:1.4
	OPENBSD_2_3:1.4.0.4
	OPENBSD_2_3_BASE:1.4
	OPENBSD_2_2:1.4.0.2
	OPENBSD_2_2_BASE:1.4
	OPENBSD_2_1:1.3.0.4
	OPENBSD_2_1_BASE:1.3
	OPENBSD_2_0:1.3.0.2
	OPENBSD_2_0_BASE:1.3
	netbsd_1_1:1.1.1.1;
locks; strict;
comment	@ * @;


1.7
date	2005.02.27.22.01.04;	author miod;	state Exp;
branches;
next	1.6;

1.6
date	2003.06.05.12.27.02;	author deraadt;	state Exp;
branches;
next	1.5;

1.5
date	99.06.23.16.47.36;	author deraadt;	state Exp;
branches
	1.5.4.1;
next	1.4;

1.4
date	97.08.08.08.24.58;	author downsj;	state Exp;
branches;
next	1.3;

1.3
date	96.08.11.05.34.14;	author deraadt;	state Exp;
branches;
next	1.2;

1.2
date	95.10.18.17.20.16;	author deraadt;	state Exp;
branches;
next	1.1;

1.1
date	95.10.18.08.51.38;	author deraadt;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	95.10.18.08.51.38;	author deraadt;	state Exp;
branches;
next	;

1.5.4.1
date	2003.06.07.11.14.42;	author ho;	state Exp;
branches;
next	;


desc
@@


1.7
log
@Use the DMA defines from dev/ic/lsi64854reg.h whenever possible; no functional
change.

ok deraadt@@
@
text
@/*	$OpenBSD: dmareg.h,v 1.6 2003/06/05 12:27:02 deraadt Exp $	*/
/*	$NetBSD: dmareg.h,v 1.10 1996/11/28 09:37:34 pk Exp $ */

/*
 * Copyright (c) 1994 Peter Galbavy.  All rights reserved.
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#include <dev/ic/lsi64854reg.h>

struct dma_regs {
	volatile u_long		csr;		/* DMA CSR */
	volatile caddr_t	addr;
	volatile u_long		bcnt;		/* DMA COUNT (in u_longs) */
	volatile u_long		test;		/* DMA TEST (in u_longs) */
#define en_testcsr	addr			/* enet registers overlap */
#define en_cachev	bcnt
#define en_bar		test
};

/*
 * PROM-reported DMA burst sizes for the SBus
 */
#define SBUS_BURST_1	0x1
#define SBUS_BURST_2	0x2
#define SBUS_BURST_4	0x4
#define SBUS_BURST_8	0x8
#define SBUS_BURST_16	0x10
#define SBUS_BURST_32	0x20
#define SBUS_BURST_64	0x40
@


1.6
log
@3/4 knockout for peter galbavy
@
text
@d1 1
a1 1
/*	$OpenBSD: dmareg.h,v 1.5 1999/06/23 16:47:36 deraadt Exp $	*/
d27 1
a27 1
#define DMACSRBITS "\020\01INT\02ERR\03DR1\04DR2\05IEN\011WRITE\016ENCNT\017TC\032DMAON"
a30 38
#define  D_INT_PEND		0x00000001	/* interrupt pending */
#define  D_ERR_PEND		0x00000002	/* error pending */
#define  D_DRAINING		0x0000000c	/* fifo draining */
#define  D_INT_EN		0x00000010	/* interrupt enable */
#define  D_INVALIDATE		0x00000020	/* invalidate fifo */
#define  D_SLAVE_ERR		0x00000040	/* slave access size error */
#define  D_DRAIN		0x00000040	/* rev0,1,esc: drain fifo */
#define  D_RESET		0x00000080	/* reset scsi */
#define  D_WRITE		0x00000100	/* 1 = dev -> mem */
#define  D_EN_DMA		0x00000200	/* enable DMA requests */
#define  D_R_PEND		0x00000400	/* rev0,1: request pending */
#define  D_ESC_BURST		0x00000800	/* DMA ESC: 16 byte bursts */
#define  D_EN_CNT		0x00002000	/* enable byte counter */
#define  D_TC			0x00004000	/* terminal count */
#define  D_DSBL_CSR_DRN		0x00010000	/* disable fifo drain on csr */
#define  D_DSBL_SCSI_DRN	0x00020000	/* disable fifo drain on reg */
#define  D_BURST_SIZE		0x000c0000	/* sbus read/write burst size */
#define   D_BURST_0		0x00080000	/*   no bursts (SCSI-only) */
#define   D_BURST_16		0x00000000	/*   16-byte bursts */
#define   D_BURST_32    	0x00040000	/*   32-byte bursts */
#define  D_AUTODRAIN		0x00040000	/* DMA ESC: Auto-drain */
#define  D_DIAG			0x00100000	/* disable fifo drain on addr */
#define  D_TWO_CYCLE		0x00200000	/* 2 clocks per transfer */
#define  D_FASTER		0x00400000	/* 3 clocks per transfer */
#define	 DE_AUI_TP		0x00400000	/* 1 for TP, 0 for AUI */
#define  D_TCI_DIS		0x00800000	/* disable intr on D_TC */
#define  D_EN_NEXT		0x01000000	/* enable auto next address */
#define  D_DMA_ON		0x02000000	/* enable dma from scsi */
#define  D_A_LOADED		0x04000000	/* address loaded */
#define  D_NA_LOADED		0x08000000	/* next address loaded */
#define  D_DEV_ID		0xf0000000	/* device ID */
#define   DMAREV_0		0x00000000	/* Sunray DMA */
#define   DMAREV_ESC		0x40000000	/*  DMA ESC array */
#define   DMAREV_1		0x80000000	/* 'DMA' */
#define   DMAREV_PLUS		0x90000000	/* 'DMA+' */
#define   DMAREV_2		0xa0000000	/* 'DMA2' */
#define   DMAREV_HME		0xb0000000	/* 'HME' gate array */

a31 2
#define DMA_D_ADDR		0x01		/* DMA ADDR (in u_longs) */

a32 2
#define  D_BCNT_MASK		0x00ffffff	/* only 24 bits */

a36 1

@


1.5
log
@hme dma version for fas cards
@
text
@d1 1
a1 1
/*	$OpenBSD: dmareg.h,v 1.4 1997/08/08 08:24:58 downsj Exp $	*/
a13 5
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *	This product includes software developed by Peter Galbavy.
 * 4. The name of the author may not be used to endorse or promote products
 *    derived from this software without specific prior written permission.
@


1.5.4.1
log
@Sync SMP branch to -current
@
text
@d1 1
a1 1
/*	$OpenBSD: dmareg.h,v 1.5 1999/06/23 16:47:36 deraadt Exp $	*/
d14 5
@


1.4
log
@Mostly sync to NetBSD-current 970804.

GENERIC currently compiles and runs; some devices (isp) are not complete and
not yet enabled.
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
d72 1
@


1.3
log
@netbsd port, now we merge our changes back in
@
text
@d1 2
a2 1
/*	$NetBSD: dmareg.h,v 1.8 1996/04/22 02:34:58 abrown Exp $ */
d42 1
a42 1
#define  D_DRAIN		0x00000040	/* drain fifo if DMAREV_1 */
d46 2
a47 1
#define  D_R_PEND		0x00000400	/* something only on ver < 2 */
d54 3
a56 2
#define   D_BURST_16		0x00040000	/*   16-byte bursts */
#define   D_BURST_32    	0x00000000	/*   32-byte bursts */
d68 1
@


1.2
log
@new driver by me
@
text
@d1 1
a1 1
/*	$NetBSD: dmareg.h,v 1.5 1994/11/20 20:52:06 deraadt Exp $ */
a4 2
 * Copyright (c) 1995 Theo de Raadt.  All rights reserved.
 *
d15 1
a15 2
 *	This product includes software developed by Peter Galbavy and
 *	Theo de Raadt.
d31 2
d34 45
a78 41
	volatile u_long	csr;		/* DMA CSR */
#define D_INT_PEND	0x00000001	/* interrupt pending */
#define D_ERR_PEND	0x00000002	/* error pending */
#define D_DRAINING	0x0000000c	/* fifo draining */
#define D_INT_EN	0x00000010	/* interrupt enable */
#define D_INVALIDATE	0x00000020	/* invalidate fifo */
#define D_SLAVE_ERR	0x00000040	/* slave access size error */
#define D_DRAIN		0x00000040	/* drain fifo if DMAREV_1 */
#define D_RESET		0x00000080	/* reset scsi */
#define D_WRITE		0x00000100	/* 1 = dev -> mem */
#define D_EN_DMA	0x00000200	/* enable DMA requests */
#define D_R_PEND	0x00000400	/* no reset/flush allowed! */
#define D_BYTEADDR	0x00001800	/* next byte to be accessed by esp */
#define D_EN_CNT	0x00002000	/* enable byte counter */
#define D_TC		0x00004000	/* terminal count */
#define D_ILLAC		0x00008000	/* enable lance ethernet */
#define D_DSBL_CSR_DRN	0x00010000	/* disable fifo drain on csr */
#define D_DSBL_SCSI_DRN	0x00020000	/* disable fifo drain on reg */
#define D_BURST_SIZE	0x000c0000	/* sbus read/write burst size */
#define D_DIAG		0x00100000	/* disable fifo drain on addr */
#define D_TWO_CYCLE	0x00200000	/* 2 clocks per transfer */
#define D_FASTER	0x00400000	/* 3 clocks per transfer */
#define D_TCI_DIS	0x00800000	/* disable intr on D_TC */
#define D_EN_NEXT	0x01000000	/* enable auto next address */
#define D_DMA_ON	0x02000000	/* enable dma from scsi */
#define D_A_LOADED	0x04000000	/* address loaded */
#define D_NA_LOADED	0x08000000	/* next address loaded */
#define D_DEV_ID	0xf0000000	/* device ID */
#define	 DMAREV_4300	0x00000000	/* Sunray DMA */
#define  DMAREV_ESC1	0x40000000	/* ESC gate array */
#define  DMAREV_1	0x80000000	/* 'DMA' */
#define  DMAREV_PLUS	0x90000000	/* 'DMA+' */
#define  DMAREV_2	0xa0000000	/* 'DMA2' */

	volatile caddr_t addr;
#define DMA_D_ADDR	0x01		/* DMA ADDR */

	/*
	 * some versions of dma controller lack the following
	 * two registers -- do not use them!
	 */
d80 1
a80 2
	volatile u_long	bcnt;		/* DMA COUNT */
#define  D_BCNT_MASK	0x00ffffff	/* only 24 bits */
d82 10
a91 2
	volatile u_long	test;		/* DMA TEST (in u_longs) */
};
@


1.1
log
@Initial revision
@
text
@d5 2
d17 2
a18 1
 *	This product includes software developed by Peter Galbavy.
d35 36
a70 30
	volatile u_long		csr;		/* DMA CSR */
#define  D_INT_PEND		0x00000001	/* interrupt pending */
#define  D_ERR_PEND		0x00000002	/* error pending */
#define  D_DRAINING		0x0000000c	/* fifo draining */
#define  D_INT_EN		0x00000010	/* interrupt enable */
#define  D_INVALIDATE		0x00000020	/* invalidate fifo */
#define  D_SLAVE_ERR		0x00000040	/* slave access size error */
#define  D_DRAIN		0x00000040	/* drain fifo if DMAREV_1 */
#define  D_RESET		0x00000080	/* reset scsi */
#define  D_WRITE		0x00000100	/* 1 = dev -> mem */
#define  D_EN_DMA		0x00000200	/* enable DMA requests */
#define  D_R_PEND		0x00000400	/* something only on ver < 2 */
#define  D_EN_CNT		0x00002000	/* enable byte counter */
#define  D_TC			0x00004000	/* terminal count */
#define  D_DSBL_CSR_DRN		0x00010000	/* disable fifo drain on csr */
#define  D_DSBL_SCSI_DRN	0x00020000	/* disable fifo drain on reg */
#define  D_BURST_SIZE		0x000c0000	/* sbus read/write burst size */
#define  D_DIAG			0x00100000	/* disable fifo drain on addr */
#define  D_TWO_CYCLE		0x00200000	/* 2 clocks per transfer */
#define  D_FASTER		0x00400000	/* 3 clocks per transfer */
#define  D_TCI_DIS		0x00800000	/* disable intr on D_TC */
#define  D_EN_NEXT		0x01000000	/* enable auto next address */
#define  D_DMA_ON		0x02000000	/* enable dma from scsi */
#define  D_A_LOADED		0x04000000	/* address loaded */
#define  D_NA_LOADED		0x08000000	/* next address loaded */
#define  D_DEV_ID		0xf0000000	/* device ID */
#define   DMAREV_0		0x00000000	/* Sunray DMA */
#define   DMAREV_1		0x80000000	/* 'DMA' */
#define   DMAREV_PLUS		0x90000000	/* 'DMA+' */
#define   DMAREV_2		0xa0000000	/* 'DMA2' */
d72 4
a75 2
	volatile caddr_t	addr;
#define DMA_D_ADDR		0x01		/* DMA ADDR (in u_longs) */
d77 2
a78 2
	volatile u_long		bcnt;		/* DMA COUNT (in u_longs) */
#define  D_BCNT_MASK		0x00ffffff	/* only 24 bits */
d80 1
a80 1
	volatile u_long		test;		/* DMA TEST (in u_longs) */
@


1.1.1.1
log
@initial import of NetBSD tree
@
text
@@
