<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/Sitara_TI_ESC_Exceptions by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 14:03:04 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>Sitara TI ESC Exceptions - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Sitara_TI_ESC_Exceptions","wgTitle":"Sitara TI ESC Exceptions","wgCurRevisionId":235116,"wgRevisionId":235116,"wgArticleId":42405,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":[],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Sitara_TI_ESC_Exceptions","wgRelevantArticleId":42405,"wgRequestId":"1d1286a5e32d9f0a2b1274b0","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-Sitara_TI_ESC_Exceptions rootpage-Sitara_TI_ESC_Exceptions skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">Sitara TI ESC Exceptions</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><p>TI
	ESC exceptions w.r.t ET1100
</p><p><br /> 
<br />
</p><p><br />  
</p>
<div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#ESC_register_exceptions"><span class="tocnumber">1</span> <span class="toctext">ESC register exceptions</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Known_issues_with_no_plans_to_fix"><span class="tocnumber">2</span> <span class="toctext">Known issues with no plans to fix</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Known_functional_differences"><span class="tocnumber">3</span> <span class="toctext">Known functional differences</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Errata"><span class="tocnumber">4</span> <span class="toctext">Errata</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#References"><span class="tocnumber">5</span> <span class="toctext">References</span></a></li>
</ul>
</div>

<h1><span class="mw-headline" id="ESC_register_exceptions">ESC register exceptions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Sitara_TI_ESC_Exceptions&amp;action=edit&amp;section=1" title="Edit section: ESC register exceptions">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>TI ESC (EtherCAT
Slave Controller) register map is fully compatible with ET1100 ASIC
register map except for the registers and register fields documented
below.
</p><p><b>NOTE 1:</b> TI
ESC is a 2 port EtherCAT slave and all register fields corresponding
to Port2 and Port3 are NOT implemented and not mentioned in the below
table.
</p><p><b>NOTE2: </b>TI ESC
does not support E-bus interface, all register fields corresponding
to this functionality is NOT implemented
</p>
<table border="1">

<tbody><tr>
<td>
<p><b>No</b>
</p>
</td>
<td>
<p><b>ESC register</b>
</p>
</td>
<td>
<p><b>Remarks</b>
</p>
</td></tr>
<tr>
<td>
<p>1
</p>
</td>
<td>
<p><b>Write Register Enable (0x0020) </b>
</p><p><b>Write Register Protection (0x0021)</b>
</p><p><b>ESC Write Enable (0x0030)</b>
</p><p><b>ESC Write Protection (0x0031)</b>
</p>
</td>
<td>
<p>NOT implemented
</p>
</td></tr>
<tr>
<td>
<p>2
</p>
</td>
<td>
<p><b>PDI Control (0x0140)</b>
</p><p><b>ESC Configuration (0x0141)</b>
</p>
</td>
<td>
<p>PDI side access is an exception. <b>RW</b> access is enabled to allow loading of 0x140 and 0x141 from EEPROM ADDR: 0x0000 during RESET. TI ESC uses EEPROM emulation mode. More details here&#160;: <u>[<a rel="nofollow" class="external autonumber" href="PRU_ICSS_EtherCAT_firmware_API_guide.html#ESI_EEPROM_emulation_support">[1]</a>]</u>
</p>
</td></tr>
<tr>
<td>
<p>3
</p>
</td>
<td>
<p><b>PDI configuration (0x0150)</b>
</p><p><b>Sync/Latch[1:0] PDI Configuration (0x0151)</b>
</p>
</td>
<td>
<p>NOT loaded from EEPROM ADDR: 0x0001 during RESET. This is read only and only bit field 3 and 7 are valid i.e. SYNC0/1 mapped to AL Event Request register 0x0220.2/0x0220.3. Beckhoff is going to make proposal to ETG to make EEPROM loading of this register [0x0150:0x0153] on RESET as well as PDI side implementation ESC vendor specific
</p>
</td></tr>
<tr>
<td>
<p>4
</p>
</td>
<td>
<p><b>PDI Error Counter (0x030D)</b>
</p>
</td>
<td>
<p>NOT implemented
</p>
</td></tr>
<tr>
<td>
<p>5
</p>
</td>
<td>
<p><b>Watchdog Divider (0x0400:0x0401)</b>
</p>
</td>
<td>
<p>For TI ESC max value is 327.64 us or 8189 (13-bit wide and NOT 16-bit) because of 200MHz clock tick. If one programs &gt; 13 bits, upper 3-bits are lost as firmware shifts 3-bits (25MHz clock to 200MHz clock conversion by multiplying with 8) before programming to HW register
</p>
</td></tr>
<tr>
<td>
<p>6
</p>
</td>
<td>
<p><b>Status SyncManager 0&#160;: 0x0805.Bits4-7</b>
</p><p><b>Status SyncManager 1&#160;: 0x080D.Bits4-7</b>
</p><p><b>Status SyncManager 2&#160;: 0x0815.Bits4-7</b>
</p><p><b>Status SyncManager 3&#160;: 0x081D.Bits4-7</b>
</p><p><b>Status SyncManager 4&#160;: 0x0825.Bits4-7</b>
</p><p><b>Status SyncManager 5&#160;: 0x082D.Bits4-7</b>
</p><p><b>Status SyncManager 6&#160;: 0x0835.Bits4-7</b>
</p><p><b>Status SyncManager 7&#160;: 0x083D.Bits4-7</b>
</p>
</td>
<td>
<p>Following Bits are NOT implemented
</p><p><b>4-5:</b> Buffered mode: buffer status (last written buffer)
</p><p>00: 1. buffer
</p><p>01: 2. buffer
</p><p>10: 3. buffer
</p><p>11: (no buffer written)
</p><p>Mailbox mode: reserved
</p><p><b>6:</b> Read buffer in use (opened)
</p><p><b>7:</b> Write buffer in use (opened)
</p>
</td></tr>
<tr>
<td>
<p>7
</p>
</td>
<td>
<p><b>Activate SyncManager 0&#160;: 0x806.Bits6-7</b>
</p><p><b>Activate SyncManager 1&#160;: 0x80E.Bits6-7</b>
</p><p><b>Activate SyncManager 2&#160;: 0x816.Bits6-7</b>
</p><p><b>Activate SyncManager 3&#160;: 0x81E.Bits6-7</b>
</p><p><b>Activate SyncManager 4&#160;: 0x826.Bits6-7</b>
</p><p><b>Activate SyncManager 5&#160;: 0x82E.Bits6-7</b>
</p><p><b>Activate SyncManager 6&#160;: 0x836.Bits6-7</b>
</p><p><b>Activate SyncManager 7&#160;: 0x83E.Bits6-7</b>
</p>
</td>
<td>
<p>Following Bits are NOT implemented
</p><p><br />
</p><p><br /> 
<b>6:</b> Latch Event ECAT
</p><p>1: Generate Latch event if EtherCAT master issues a buffer exchange
</p><p><b>7:</b> Latch Event PDI
</p><p>1: Generate Latch events if PDI issues a buffer exchange or if PDI accesses buffer start address
</p>
</td></tr>
<tr>
<td>
<p>8
</p>
</td>
<td>
<p><b>Pulse Length of SyncSignals (0x0982:0x0983)</b>
</p>
</td>
<td>
<p>PDI side access is an exception. <b>RW</b> access is enabled to allow loading from EEPROM ADDR: 0x0002 during RESET/RELOAD operation
</p>
</td></tr>
<tr>
<td>
<p>9
</p>
</td>
<td>
<p><b>Latch0 Status (0x09AE).Bit2</b>
</p><p><b>Latch1 Status (0x09AF).Bit2</b>
</p>
</td>
<td>
<p>Following Bit is not implemented
<b>2: </b>Latch0/1 pin state
</p><p><br /> 
</p>
</td></tr>
<tr>
<td>
<p>10
</p>
</td>
<td>
<p><b>EtherCAT Buffer Change Event Time (0x09F0:0x09F3)</b>
</p><p><b>PDI Buffer Start Event Time (0x09F8:0x09FB)</b>
</p><p><b>PDI Buffer Change Event Time (0x09FC:0x09FF)</b>
</p>
</td>
<td>
<p>NOT implemented
</p>
</td></tr>
<tr>
<td>
<p>11
</p>
</td>
<td>
<p><b>Digital Outputs (0x0F00:0x0F03)</b>
</p>
</td>
<td>
<p>Digital Outputs are updated at the end of an EtherCAT frame which triggered the Process Data Watchdog in ET1100 with typical SyncManager configuration: a frame containing a write access to at least one of the registers 0x0F00:0x0F03. TI ESC firmware requires SyncManager address to be higher than or equal to 0x1000.
</p>
</td></tr>
</tbody></table>
<p><br />
</p>
<h1><span class="mw-headline" id="Known_issues_with_no_plans_to_fix">Known issues with no plans to fix</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Sitara_TI_ESC_Exceptions&amp;action=edit&amp;section=2" title="Edit section: Known issues with no plans to fix">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<table border="1">

<tbody><tr>
<td>
<p><b>No</b>
</p>
</td>
<td>
<p><b>Issue Description</b>
</p>
</td>
<td>
<p><b>Description</b>
</p>
</td></tr>
<tr>
<td>
<p>1
</p>
</td>
<td>
<p><b>SDOCM00092510:</b> Single datagram accessing multiple FMMU mapped areas using LRD/LWR commands from a single slave
</p>
</td>
<td>
<p>Increased codememory requirements needed in firmware to implement this support. LRW command supports this which is more optimal with lower framing overhead... Minor use case impact as more optimal solutions exists. May cause interop issues with certain masters if 8 SM is supported by slave <b>and all of them are accessed via single logical datagram</b>
</p>
</td></tr>
<tr>
<td>
<p>2
</p>
</td>
<td>
<p><b>SDOCM00098105:</b> PDI/PD watchdog counter incremented by 1 whenever PDI/PD watchdog is disabled using EtherCAT master
</p>
</td>
<td>
<p>Whenever EtherCAT master disables WD by writing zero to respective Watchdog Time registers (0x0410:0x0411 or 0x0420:0x0421). ICSS h/w limitation, can potentially workaround in firmware by maintaining this counter in firmware but require additional instructions. This has very minor use case impact to undertake this.
</p>
</td></tr>
<tr>
<td>
<p>3
</p>
</td>
<td>
<p><b>SDOCM00098950:</b> LRD access on unused registers results in WKC increment
</p>
</td>
<td>
<p>Firmware does not support register protection in LRD mode at this moment, it requires more firmware footprint to support, this minor spec compliance does not justify the footprint increase and there are no Write Only registers in ESC. LRD access to unused register is not a practical use case&#8230;
</p>
</td></tr>
<tr>
<td>
<p>4
</p>
</td>
<td>
<p><b>SDOCM00105048:</b> LRW access to non-interleaved input and output process data of multiple slaves does not work
</p>
</td>
<td>
<p><b>Conditions in which failures occur </b>
Single LRW datagram accessing FMMU mapped areas in multiple slaves and PD out is mapped
</p><p><br />
FMMU0(0x1000:0x1007)-&gt;SM2#1(Write SM)
</p><p>FMMU1(0x1008:0x100F)-&gt;SM2#2 (Write SM)
</p><p>FMMU2(0x1010:0x1017)-&gt;SM3#1 (Read SM)
</p><p>FMMU3(0x1018:0x101F)-&gt;SM3#2(Read SM)
</p><p>Single LRW access from (0x1000:101F)
</p><p><b>Rootcause</b> Pointer management is optimized for interleaved access as well as non-interleaved access I/O data is not a very optimal use of EtherCAT &#8211; it increases the cycle time overhead/datagram size and not effective use of LRW datagram which can perform read and write in the same cycle.
</p><p><br />  
<b>Work around</b> Use LRD/LWR datagram to access process data
Use LRW datagram to access process data Input and output overlaid on the same logical address range (TwinCAT usage)
</p><p>Input and output of a given slave back to back in logical address space
</p><p>FMMU0(0x1000:0x1007)-&gt;SM2 #1(Write SM) 
</p><p>FMMU1(0x1008:0x100F)-&gt;SM3#1 (Read SM) 
</p><p>FMMU2 (0x1010:0x1017)-&gt;SM2 #2 (Write SM) 
</p><p>FMMU3(0x1018:0x101F)-&gt;SM3#2(Read SM)
</p>
</td></tr></tbody></table>
<p><br />
</p>
<h1><span class="mw-headline" id="Known_functional_differences">Known functional differences</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Sitara_TI_ESC_Exceptions&amp;action=edit&amp;section=3" title="Edit section: Known functional differences">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<table border="1">

<tbody><tr>
<td>
<p><b>No</b>
</p><p><br /> 
</p>
</td>
<td>
<p><b>Functional Difference</b>
</p><p><br /> 
</p>
</td>
<td>
<p><b>Description</b>
</p><p><br /> 
</p>
</td></tr>
<tr>
<td>
<p>1
</p>
</td>
<td>
<p><b>Increased ProcessPath latency</b>
</p>
</td>
<td>
<p>There are certain
			scenarios under which TI ESC require increased process path
			latency &#8211; TIESC_PORT0/1_TX_DELAY is programmable via
			tiescbsp.h or Program 0x0E10 and 0x0E12 registers in TI ESC from
			master and re-connect cable to one of the ports
</p><p><br /> 
</p>
<ol><li>LRW [<sup>SM2</sup><sub>SM3</sub>]&#8593; 				[<sup>SM4</sup><sub>SM5</sub>] &#8593; [<sup>SM6</sup><sub>SM7</sub>]</li>
<li>LRW [<sup>SM2</sup><sub>SM3</sub>] 				&#8593; [<sup>SM4</sup><sub>SM5</sub>]</li>
<li>LRW[SM2 &#8593;SM3] when LSA<sub>SM2 				</sub>!= LSA<sub>SM3</sub> [LSA&#160;: 				logical start address] - Overhead per frame is much higher than 				case a) below as datagram length is length<sub>SM2+</sub> 				length<sub>SM3 </sub>compared to Max (length<sub>SM2, </sub>length<sub>SM3</sub>) 				which will increase the cycle time as number of slaves grow</li></ol>
<p>Following scenarios
			work well with latency 0x48 =&gt; 360ns
</p><p><br /> 
</p>
<ol><li>LRW[<sup>SM2</sup><sub>SM3</sub>] 				LSA<sub>SM2 </sub>== LSA<sub>SM3</sub></li>
<li>LRD[SM3]LWR[SM2]</li>
<li>LRW<sub>1</sub>[<sup>SM2</sup><sub>SM3</sub>] 				LRW<sub>2</sub> [<sup>SM4</sup><sub>SM5</sub>] LRW<sub>3</sub> 				[<sup>SM6</sup><sub>SM7</sub>]</li></ol>
</td></tr>
<tr>
<td>
<p>2
</p>
</td>
<td>
<p><b>Enhanced link detection using RX_ERR and PHY does not support fast link detection</b>
</p>
</td>
<td>
<p>RX_ERR detection is valid only during inside frame. This may not be as reliable as ET1100 which supports RX_ERR detection outside frame.
</p>
</td></tr>
<tr>
<td>
<p>3
</p>
</td>
<td>
<p><b>APRW/FPRW/BRW for SM mapped process data memory</b>
</p>
</td>
<td>
<p>This is not a valid use as RW access to SM mapped area does not make sense
</p>
</td></tr></tbody></table>
<p><br />
</p><p><br />
</p>
<h1><span class="mw-headline" id="Errata">Errata</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Sitara_TI_ESC_Exceptions&amp;action=edit&amp;section=4" title="Edit section: Errata">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p><a href="AM335x_EtherCAT_Slave_Errata.html" title="AM335x EtherCAT Slave Errata">Sitara_EtherCAT_Slave_Errata</a>
</p><p><br />
</p>
<h1><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Sitara_TI_ESC_Exceptions&amp;action=edit&amp;section=5" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p><a rel="nofollow" class="external text" href="https://download.beckhoff.com/download/Document/io/ethercat-development-products/ethercat_esc_datasheet_sec1_technology_2i2.pdf">EtherCAT ESC datasheet Section 1 - Technology</a>
</p><p><a rel="nofollow" class="external text" href="https://download.beckhoff.com/download/Document/io/ethercat-development-products/ethercat_esc_datasheet_sec2_registers_2i7.pdf">EtherCAT ESC datasheet Section 2 - Register Description</a>
</p><p><a rel="nofollow" class="external text" href="https://download.beckhoff.com/download/document/io/ethercat-development-products/ethercat_et1100_datasheet_v2i0.pdf">EtherCAT ESC datasheet Section 3 - Hardware Description</a> 
<br />
<br />
</p><p><br />  
</p><p><br />
</p>
<!-- 
NewPP limit report
Cached time: 20201201130826
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.036 seconds
Real time usage: 0.037 seconds
Preprocessor visited node count: 19/1000000
Preprocessor generated node count: 24/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.000      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:42405-0!canonical and timestamp 20201201130826 and revision id 235116
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Sitara TI ESC Exceptions</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Sitara TI ESC Exceptions</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>Sitara TI ESC Exceptions</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>Sitara TI ESC Exceptions</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>Sitara TI ESC Exceptions</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Sitara TI ESC Exceptions</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Sitara TI ESC Exceptions</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>Sitara TI ESC Exceptions</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>Sitara TI ESC Exceptions</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=Sitara_TI_ESC_Exceptions&amp;oldid=235116">https://processors.wiki.ti.com/index.php?title=Sitara_TI_ESC_Exceptions&amp;oldid=235116</a>"					</div>
				<div id="catlinks" class="catlinks catlinks-allhidden" data-mw="interface"></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=Sitara+TI+ESC+Exceptions" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="Sitara_TI_ESC_Exceptions.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:Sitara_TI_ESC_Exceptions&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="Sitara_TI_ESC_Exceptions.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Sitara_TI_ESC_Exceptions&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Sitara_TI_ESC_Exceptions&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/Sitara_TI_ESC_Exceptions.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/Sitara_TI_ESC_Exceptions.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=Sitara_TI_ESC_Exceptions&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=Sitara_TI_ESC_Exceptions&amp;oldid=235116" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=Sitara_TI_ESC_Exceptions&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 26 July 2018, at 15:01.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.036","walltime":"0.037","ppvisitednodes":{"value":19,"limit":1000000},"ppgeneratednodes":{"value":24,"limit":1000000},"postexpandincludesize":{"value":0,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    0.000      1 -total"]},"cachereport":{"timestamp":"20201201130826","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":262});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/Sitara_TI_ESC_Exceptions by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 14:03:06 GMT -->
</html>
