// Seed: 3939120115
module module_0 (
    input id_0,
    output logic id_1
);
  reg id_2;
  generate
    begin
      logic id_3;
    end
  endgenerate
  logic id_4;
  logic id_5;
  assign id_5 = id_0;
  assign id_2 = 1;
  assign id_4 = 1;
  always #1 id_2 <= 1;
  logic id_6;
endmodule
module module_1;
  logic id_2, id_3, id_4, id_5, id_6, id_7, id_8;
  logic id_9, id_10, id_11;
  if (id_5) logic id_12 = id_10 - 1 ? id_8 : 1'b0;
  logic id_13;
endmodule
`define pp_2 0
