{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522001574058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522001574058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 25 23:42:53 2018 " "Processing started: Sun Mar 25 23:42:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522001574058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522001574058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bi2bcd -c bi2bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off bi2bcd -c bi2bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522001574059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1522001574412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522001588608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522001588608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bi2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bi2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bi2bcd " "Found entity 1: bi2bcd" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522001588611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522001588611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bi2bcd " "Elaborating entity \"bi2bcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522001588634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bi2bcd.v(20) " "Verilog HDL assignment warning at bi2bcd.v(20): truncated value with size 32 to match size of target (4)" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522001588635 "|bi2bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:d0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:d0\"" {  } { { "bi2bcd.v" "d0" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522001588636 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(9) " "Verilog HDL Case Statement warning at decoder.v(9): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1522001588636 "|bi2bcd|decoder:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout decoder.v(8) " "Verilog HDL Always Construct warning at decoder.v(8): inferring latch(es) for variable \"dout\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1522001588637 "|bi2bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] decoder.v(8) " "Inferred latch for \"dout\[0\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522001588637 "|bi2bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] decoder.v(8) " "Inferred latch for \"dout\[1\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522001588637 "|bi2bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] decoder.v(8) " "Inferred latch for \"dout\[2\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522001588637 "|bi2bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] decoder.v(8) " "Inferred latch for \"dout\[3\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522001588637 "|bi2bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] decoder.v(8) " "Inferred latch for \"dout\[4\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522001588637 "|bi2bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] decoder.v(8) " "Inferred latch for \"dout\[5\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522001588637 "|bi2bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] decoder.v(8) " "Inferred latch for \"dout\[6\]\" at decoder.v(8)" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522001588637 "|bi2bcd|decoder:d0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d2\|dout\[0\] " "LATCH primitive \"decoder:d2\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001589051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d2\|dout\[2\] " "LATCH primitive \"decoder:d2\|dout\[2\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001589051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d2\|dout\[3\] " "LATCH primitive \"decoder:d2\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001589051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d2\|dout\[4\] " "LATCH primitive \"decoder:d2\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001589051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d2\|dout\[5\] " "LATCH primitive \"decoder:d2\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001589051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d2\|dout\[6\] " "LATCH primitive \"decoder:d2\|dout\[6\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001589051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d1\|dout\[0\] " "Latch decoder:d1\|dout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[5\] " "Ports D and ENA on the latch are fed by the same signal din\[5\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001589306 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001589306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d1\|dout\[1\] " "Latch decoder:d1\|dout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[5\] " "Ports D and ENA on the latch are fed by the same signal din\[5\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001589307 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001589307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d1\|dout\[2\] " "Latch decoder:d1\|dout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[5\] " "Ports D and ENA on the latch are fed by the same signal din\[5\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001589307 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001589307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d1\|dout\[3\] " "Latch decoder:d1\|dout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[5\] " "Ports D and ENA on the latch are fed by the same signal din\[5\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001589307 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001589307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d1\|dout\[4\] " "Latch decoder:d1\|dout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[5\] " "Ports D and ENA on the latch are fed by the same signal din\[5\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001589307 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001589307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d1\|dout\[5\] " "Latch decoder:d1\|dout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[5\] " "Ports D and ENA on the latch are fed by the same signal din\[5\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001589308 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001589308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d1\|dout\[6\] " "Latch decoder:d1\|dout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[5\] " "Ports D and ENA on the latch are fed by the same signal din\[5\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001589308 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001589308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d0\|dout\[0\] " "Latch decoder:d0\|dout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[1\] " "Ports D and ENA on the latch are fed by the same signal din\[1\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001589308 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001589308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d0\|dout\[1\] " "Latch decoder:d0\|dout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[2\] " "Ports D and ENA on the latch are fed by the same signal din\[2\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001589308 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001589308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d0\|dout\[2\] " "Latch decoder:d0\|dout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[1\] " "Ports D and ENA on the latch are fed by the same signal din\[1\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001589309 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001589309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d0\|dout\[3\] " "Latch decoder:d0\|dout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[1\] " "Ports D and ENA on the latch are fed by the same signal din\[1\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001589309 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001589309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d0\|dout\[4\] " "Latch decoder:d0\|dout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[1\] " "Ports D and ENA on the latch are fed by the same signal din\[1\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001589309 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001589309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d0\|dout\[5\] " "Latch decoder:d0\|dout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[1\] " "Ports D and ENA on the latch are fed by the same signal din\[1\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001589310 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001589310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d0\|dout\[6\] " "Latch decoder:d0\|dout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA din\[1\] " "Ports D and ENA on the latch are fed by the same signal din\[1\]" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522001589310 ""}  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522001589310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d1\|dout\[0\] " "LATCH primitive \"decoder:d1\|dout\[0\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001589981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d1\|dout\[1\] " "LATCH primitive \"decoder:d1\|dout\[1\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001589981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d1\|dout\[2\] " "LATCH primitive \"decoder:d1\|dout\[2\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001589981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d1\|dout\[3\] " "LATCH primitive \"decoder:d1\|dout\[3\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001589981 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d1\|dout\[4\] " "LATCH primitive \"decoder:d1\|dout\[4\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001589982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d1\|dout\[5\] " "LATCH primitive \"decoder:d1\|dout\[5\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001589982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decoder:d1\|dout\[6\] " "LATCH primitive \"decoder:d1\|dout\[6\]\" is permanently enabled" {  } { { "decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522001589982 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dout2\[1\] GND " "Pin \"dout2\[1\]\" is stuck at GND" {  } { { "bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522001589999 "|bi2bcd|dout2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522001589999 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1522001590115 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522001590740 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522001590740 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522001590774 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522001590774 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522001590774 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522001590774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "744 " "Peak virtual memory: 744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522001590792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 25 23:43:10 2018 " "Processing ended: Sun Mar 25 23:43:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522001590792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522001590792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522001590792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522001590792 ""}
