<profile>

<section name = "Vitis HLS Report for 'stencil'" level="0">
<item name = "Date">Thu Sep  8 11:55:11 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">Stensil_HLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.742 ns, 0.10 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">70322, 70322, 0.703 ms, 0.703 ms, 70323, 70323, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- stencil_label1_stencil_label2">70311, 70311, 13, 9, 1, 7812, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 470, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">34, 0, 276, 430, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 275, -</column>
<column name="Register">-, -, 866, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">12, 0, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="BUS_A_s_axi_U">BUS_A_s_axi, 34, 0, 276, 250, 0</column>
<column name="mul_32s_32s_32_1_1_U1">mul_32s_32s_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U2">mul_32s_32s_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U3">mul_32s_32s_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U4">mul_32s_32s_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U5">mul_32s_32s_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U6">mul_32s_32s_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U7">mul_32s_32s_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U8">mul_32s_32s_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U9">mul_32s_32s_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln10_fu_407_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln13_fu_310_p2">+, 0, 0, 14, 13, 1</column>
<column name="add_ln14_fu_514_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln18_1_fu_378_p2">+, 0, 0, 14, 13, 2</column>
<column name="add_ln18_2_fu_435_p2">+, 0, 0, 14, 13, 1</column>
<column name="add_ln18_4_fu_454_p2">+, 0, 0, 14, 13, 2</column>
<column name="add_ln18_5_fu_489_p2">+, 0, 0, 14, 13, 1</column>
<column name="add_ln18_7_fu_504_p2">+, 0, 0, 14, 13, 2</column>
<column name="add_ln18_fu_363_p2">+, 0, 0, 14, 13, 1</column>
<column name="add_ln19_1_fu_480_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln19_2_fu_548_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln19_3_fu_529_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln19_4_fu_533_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln19_5_fu_537_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln19_6_fu_542_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln19_fu_445_p2">+, 0, 0, 39, 32, 32</column>
<column name="empty_13_fu_336_p2">+, 0, 0, 14, 7, 1</column>
<column name="p_mid1_fu_388_p2">+, 0, 0, 14, 7, 2</column>
<column name="sol_d0">+, 0, 0, 32, 32, 32</column>
<column name="icmp_ln13_fu_316_p2">icmp, 0, 0, 12, 13, 10</column>
<column name="icmp_ln14_fu_322_p2">icmp, 0, 0, 10, 6, 3</column>
<column name="select_ln10_1_fu_394_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln10_2_fu_400_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln10_fu_328_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln13_fu_342_p3">select, 0, 0, 7, 1, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">106, 21, 1, 21</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_c_phi_fu_299_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_276_p4">9, 2, 13, 26</column>
<column name="ap_phi_mux_r_phi_fu_287_p4">9, 2, 7, 14</column>
<column name="c_reg_295">9, 2, 6, 12</column>
<column name="filter_address0">53, 10, 4, 40</column>
<column name="indvar_flatten_reg_272">9, 2, 13, 26</column>
<column name="orig_address0">53, 10, 13, 130</column>
<column name="r_reg_283">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln10_reg_711">7, 0, 7, 0</column>
<column name="add_ln13_reg_648">13, 0, 13, 0</column>
<column name="add_ln14_reg_798">6, 0, 6, 0</column>
<column name="add_ln18_3_reg_721">13, 0, 13, 0</column>
<column name="add_ln18_6_reg_762">13, 0, 13, 0</column>
<column name="add_ln19_1_reg_773">32, 0, 32, 0</column>
<column name="add_ln19_6_reg_813">32, 0, 32, 0</column>
<column name="add_ln19_reg_742">32, 0, 32, 0</column>
<column name="add_ln_reg_680">13, 0, 13, 0</column>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="c_reg_295">6, 0, 6, 0</column>
<column name="empty_13_reg_670">7, 0, 7, 0</column>
<column name="filter_load_1_reg_573">32, 0, 32, 0</column>
<column name="filter_load_2_reg_583">32, 0, 32, 0</column>
<column name="filter_load_3_reg_593">32, 0, 32, 0</column>
<column name="filter_load_4_reg_603">32, 0, 32, 0</column>
<column name="filter_load_5_reg_613">32, 0, 32, 0</column>
<column name="filter_load_6_reg_623">32, 0, 32, 0</column>
<column name="filter_load_7_reg_633">32, 0, 32, 0</column>
<column name="filter_load_8_reg_643">32, 0, 32, 0</column>
<column name="filter_load_reg_563">32, 0, 32, 0</column>
<column name="icmp_ln13_reg_653">1, 0, 1, 0</column>
<column name="icmp_ln13_reg_653_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln14_reg_657">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_272">13, 0, 13, 0</column>
<column name="mul_ln18_1_reg_716">32, 0, 32, 0</column>
<column name="mul_ln18_2_reg_732">32, 0, 32, 0</column>
<column name="mul_ln18_3_reg_747">32, 0, 32, 0</column>
<column name="mul_ln18_4_reg_757">32, 0, 32, 0</column>
<column name="mul_ln18_5_reg_778">32, 0, 32, 0</column>
<column name="mul_ln18_6_reg_788">32, 0, 32, 0</column>
<column name="mul_ln18_7_reg_803">32, 0, 32, 0</column>
<column name="mul_ln18_8_reg_808">32, 0, 32, 0</column>
<column name="mul_ln18_reg_701">32, 0, 32, 0</column>
<column name="r_reg_283">7, 0, 7, 0</column>
<column name="reg_306">32, 0, 32, 0</column>
<column name="select_ln10_reg_663">6, 0, 6, 0</column>
<column name="select_ln13_reg_675">7, 0, 7, 0</column>
<column name="zext_ln18_reg_686">13, 0, 64, 51</column>
<column name="zext_ln18_reg_686_pp0_iter1_reg">13, 0, 64, 51</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_BUS_A_AWVALID">in, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_AWREADY">out, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_AWADDR">in, 17, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_WVALID">in, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_WREADY">out, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_WDATA">in, 32, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_WSTRB">in, 4, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_ARVALID">in, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_ARREADY">out, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_ARADDR">in, 17, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_RVALID">out, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_RREADY">in, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_RDATA">out, 32, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_RRESP">out, 2, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_BVALID">out, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_BREADY">in, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_BRESP">out, 2, s_axi, BUS_A, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, stencil, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, stencil, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, stencil, return value</column>
</table>
</item>
</section>
</profile>
