
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.045958                       # Number of seconds simulated
sim_ticks                                 45957862500                       # Number of ticks simulated
final_tick                               473158302500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81500                       # Simulator instruction rate (inst/s)
host_op_rate                                   136625                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37455797                       # Simulator tick rate (ticks/s)
host_mem_usage                                2210032                       # Number of bytes of host memory used
host_seconds                                  1226.99                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     167636860                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             34496                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             82752                       # Number of bytes read from this memory
system.physmem.bytes_read::total               117248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        34496                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34496                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                539                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1293                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1832                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               750601                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              1800606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 2551207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          750601                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             750601                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              750601                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             1800606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                2551207                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1355.000789                       # Cycle average of tags in use
system.l2.total_refs                           355656                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1515                       # Sample count of references to valid blocks.
system.l2.avg_refs                         234.756436                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           360.136540                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             475.598393                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             519.265856                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.087924                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.116113                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.126774                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.330811                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 8163                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               218876                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  227039                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           231374                       # number of Writeback hits
system.l2.Writeback_hits::total                231374                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             186926                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                186926                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  8163                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                405802                       # number of demand (read+write) hits
system.l2.demand_hits::total                   413965                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 8163                       # number of overall hits
system.l2.overall_hits::cpu.data               405802                       # number of overall hits
system.l2.overall_hits::total                  413965                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                539                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                643                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1182                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 650                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 539                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1293                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1832                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                539                       # number of overall misses
system.l2.overall_misses::cpu.data               1293                       # number of overall misses
system.l2.overall_misses::total                  1832                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     28939500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     35455000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        64394500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     34067000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34067000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      28939500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      69522000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         98461500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     28939500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     69522000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        98461500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             8702                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           219519                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              228221                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       231374                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            231374                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         187576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            187576                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              8702                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            407095                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               415797                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             8702                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           407095                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              415797                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.061940                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.002929                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.005179                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.003465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003465                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.061940                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.003176                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004406                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.061940                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.003176                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004406                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53691.094620                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55139.968896                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54479.272420                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52410.769231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52410.769231                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53691.094620                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53767.981439                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53745.360262                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53691.094620                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53767.981439                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53745.360262                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           539                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           643                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1182                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            650                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1832                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1832                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     22366000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     27636500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     50002500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     26211000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26211000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     22366000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     53847500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     76213500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     22366000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     53847500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     76213500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.061940                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.002929                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.005179                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.003465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003465                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.061940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.003176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004406                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.061940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.003176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004406                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41495.361781                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42980.559876                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42303.299492                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40324.615385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40324.615385                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41495.361781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41645.398299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41601.255459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41495.361781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41645.398299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41601.255459                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                16118234                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16118234                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1115206                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9506719                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8847859                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.069533                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         91915725                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19290187                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      122231430                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16118234                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8847859                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      59722994                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 8828879                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                5138022                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  18335752                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                225034                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           91860566                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.258315                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.845261                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 33549011     36.52%     36.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3536009      3.85%     40.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3821871      4.16%     44.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7544336      8.21%     52.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 43409339     47.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             91860566                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.175359                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.329821                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 22018801                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4534426                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  56887447                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                710517                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7709363                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              204812407                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                7709363                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 23768062                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2025748                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  55769103                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2588278                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              201370287                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 31423                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1329143                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                747398                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           236705165                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             491740282                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        302534009                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         189206273                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815753                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 36889351                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4873085                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             33601648                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9137977                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2243042                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           577034                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  196517091                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               20663                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 176267020                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           7425928                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        28790433                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     55340888                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           8943                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      91860566                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.918854                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.239175                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16819239     18.31%     18.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            15829857     17.23%     35.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            25467609     27.72%     63.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            25473499     27.73%     91.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8270362      9.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        91860566                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2622804     77.22%     77.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     77.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     77.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                773811     22.78%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            147766      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             101978114     57.85%     57.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     57.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            36072501     20.46%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30544347     17.33%     95.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7524292      4.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              176267020                       # Type of FU issued
system.cpu.iq.rate                           1.917703                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     3396615                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019270                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          339397811                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         151206406                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    118409582                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           115819337                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           74125091                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     56446258                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              121776435                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                57739434                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1931632                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5204008                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         3312                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1908105                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2843                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7709363                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  587873                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 98455                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           196537754                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1435                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              33601648                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9137977                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  62933                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 10832                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           3312                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1110757                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        97186                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1207943                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             175610610                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              30181995                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            656409                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     37620549                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12998151                       # Number of branches executed
system.cpu.iew.exec_stores                    7438554                       # Number of stores executed
system.cpu.iew.exec_rate                     1.910561                       # Inst execution rate
system.cpu.iew.wb_sent                      175226625                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     174855840                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 136232464                       # num instructions producing a value
system.cpu.iew.wb_consumers                 212716543                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.902350                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.640441                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        28900870                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1115206                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     84151203                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.992091                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.689595                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     26360961     31.33%     31.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     13030766     15.48%     46.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8008564      9.52%     56.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8414682     10.00%     66.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     28336230     33.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     84151203                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              167636860                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627501                       # Number of memory references committed
system.cpu.commit.loads                      28397630                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683872                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087432                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              28336230                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    252352703                       # The number of ROB reads
system.cpu.rob.rob_writes                   400788995                       # The number of ROB writes
system.cpu.timesIdled                            5672                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           55159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     167636860                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               0.919157                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.919157                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.087953                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.087953                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                259979588                       # number of integer regfile reads
system.cpu.int_regfile_writes               158155414                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  95607173                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 50811263                       # number of floating regfile writes
system.cpu.misc_regfile_reads                70754774                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   8273                       # number of replacements
system.cpu.icache.tagsinuse                390.462735                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18326337                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   8702                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                2105.991381                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     390.462735                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.762623                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.762623                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18326337                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18326337                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18326337                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18326337                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18326337                       # number of overall hits
system.cpu.icache.overall_hits::total        18326337                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         9415                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9415                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         9415                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9415                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         9415                       # number of overall misses
system.cpu.icache.overall_misses::total          9415                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    144107500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    144107500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    144107500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    144107500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    144107500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    144107500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18335752                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18335752                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18335752                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18335752                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18335752                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18335752                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000513                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000513                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000513                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000513                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000513                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000513                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15306.160382                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15306.160382                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15306.160382                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15306.160382                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15306.160382                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15306.160382                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          713                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          713                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          713                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          713                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          713                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          713                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         8702                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8702                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         8702                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8702                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         8702                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8702                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    119482500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    119482500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    119482500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    119482500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    119482500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    119482500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000475                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000475                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000475                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000475                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13730.464261                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13730.464261                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13730.464261                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13730.464261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13730.464261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13730.464261                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 406583                       # number of replacements
system.cpu.dcache.tagsinuse                511.631280                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 34927320                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 407095                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  85.796485                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           428573145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.631280                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999280                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999280                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     27885051                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27885051                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7042269                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7042269                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      34927320                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34927320                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     34927320                       # number of overall hits
system.cpu.dcache.overall_hits::total        34927320                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       361429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        361429                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       187602                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       187602                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       549031                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         549031                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       549031                       # number of overall misses
system.cpu.dcache.overall_misses::total        549031                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4607019000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4607019000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2467185000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2467185000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7074204000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7074204000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7074204000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7074204000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     28246480                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28246480                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     35476351                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35476351                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     35476351                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35476351                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012796                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012796                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025948                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.015476                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015476                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.015476                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015476                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12746.677771                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12746.677771                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13151.165766                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13151.165766                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12884.889924                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12884.889924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12884.889924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12884.889924                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41257                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3405                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.116593                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       231374                       # number of writebacks
system.cpu.dcache.writebacks::total            231374                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       141910                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       141910                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       141936                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       141936                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       141936                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       141936                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       219519                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       219519                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       187576                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       187576                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       407095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       407095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       407095                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       407095                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2483741500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2483741500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2091901000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2091901000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4575642500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4575642500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4575642500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4575642500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007772                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007772                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025945                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025945                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011475                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011475                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11314.471640                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11314.471640                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11152.284941                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11152.284941                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11239.741338                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11239.741338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11239.741338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11239.741338                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
