#-------------------------------------------------------------------------------
#-- Title      : Testcases MS4
#-- Project    : Synthi-Project
#-------------------------------------------------------------------------------
#-- File       : testcase_ms1.dat
#-- Author     : Bollhalder Jonas
#-- Company    : 
#-- Created    : 2021-04-19
#-- Last update: 2021-04-19
#-- Platform   : 
#-- Standard   : VHDL'08
#-------------------------------------------------------------------------------
#-- Description: Testcases for Milestone 4 of Synthi-Project
#-------------------------------------------------------------------------------
#-- Revisions  :
#-- Date        Version  Author           Description
#-- 2021-04-19  1.0      Bollhalder Jonas Created
#-------------------------------------------------------------------------------

reset_target 20
uart_send_data 90
run_simulation_for 00 00 f0 00

uart_send_data 5A
run_simulation_for 00 00 f0 00

uart_send_data 10
run_simulation_for 00 00 f0 00
