m255
K4
z2
!s11e vcom 2021.1 2021.02, Feb  2 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/alexandre/Documents/2021-1/sistemas-reconfiguraveis-para-automacao/vhdl/22_generate-package
Edut_shiftreg
Z0 w1632935264
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 3
Z4 d/home/alexandre/Documents/2021-1/sistemas-reconfiguraveis-para-automacao/vhdl/23_shiftreg
Z5 8/home/alexandre/Documents/2021-1/sistemas-reconfiguraveis-para-automacao/vhdl/23_shiftreg/dut_shiftreg.vhd
Z6 F/home/alexandre/Documents/2021-1/sistemas-reconfiguraveis-para-automacao/vhdl/23_shiftreg/dut_shiftreg.vhd
l0
L5 1
V;oP;DM?@X5W@XO^mH2KA01
!s100 bklO>oXRZV68O?Cj659RG2
Z7 OV;C;2021.1;73
32
Z8 !s110 1632936318
!i10b 1
Z9 !s108 1632936318.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/alexandre/Documents/2021-1/sistemas-reconfiguraveis-para-automacao/vhdl/23_shiftreg/dut_shiftreg.vhd|
Z11 !s107 /home/alexandre/Documents/2021-1/sistemas-reconfiguraveis-para-automacao/vhdl/23_shiftreg/dut_shiftreg.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abasic
R1
R2
R3
DEx4 work 12 dut_shiftreg 0 22 ;oP;DM?@X5W@XO^mH2KA01
!i122 3
l24
L17 17
VUGb552Gz0Z@eMWb<2T`=M3
!s100 UADO]n@aD=j9mhP7Ka;^K0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Etb_shiftreg
Z14 w1632935986
R1
R2
R3
!i122 4
R4
Z15 8/home/alexandre/Documents/2021-1/sistemas-reconfiguraveis-para-automacao/vhdl/23_shiftreg/tb_shiftreg.vhd
Z16 F/home/alexandre/Documents/2021-1/sistemas-reconfiguraveis-para-automacao/vhdl/23_shiftreg/tb_shiftreg.vhd
l0
L5 1
V73@;l2ke1:g1E8kPck]Q;0
!s100 A@dif2HFIb]zKan:ndcZN3
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/alexandre/Documents/2021-1/sistemas-reconfiguraveis-para-automacao/vhdl/23_shiftreg/tb_shiftreg.vhd|
Z18 !s107 /home/alexandre/Documents/2021-1/sistemas-reconfiguraveis-para-automacao/vhdl/23_shiftreg/tb_shiftreg.vhd|
!i113 1
R12
R13
Asim
R1
R2
R3
Z19 DEx4 work 11 tb_shiftreg 0 22 73@;l2ke1:g1E8kPck]Q;0
!i122 4
l29
Z20 L12 48
Z21 VlAJWV9`m=3e^4OK;HcVl<1
Z22 !s100 KK7cG6QEHHG`PoV5EV7Tl3
R7
32
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
