INFO-FLOW: Workspace W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls opened at Wed Mar 20 05:11:16 +0000 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.206 sec.
Execute   apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=accel3.cpp' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=accel3.cpp' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(14)
Execute     add_files W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp 
INFO: [HLS 200-10] Adding design file 'W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(7)
Execute     add_files * -appendflags -cflags -IC:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -IW:/vitis_workspace/ip24/att4/hls_component -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(8)
Execute     add_files * -appendflags -csimflags -IC:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -IW:/vitis_workspace/ip24/att4/hls_component -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=cvtcolor_og' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=cvtcolor_og' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(13)
Execute     set_top cvtcolor_og 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.589 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.114 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.156 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.827 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'cosim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(11)
Execute     config_cosim -argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'cosim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(12)
Execute     config_cosim -ldflags -L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'csim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(9)
Execute     config_csim -argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(10)
Execute     config_csim -ldflags -L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.889 sec.
Execute   apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 122.160 MB.
Execute       set_directive_top cvtcolor_og -name=cvtcolor_og 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_part_info done; 0.103 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp -foptimization-record-file=W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/all.directive.json -E -IC:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -IW:/vitis_workspace/ip24/att4/hls_component -D__SDSVHLS__ -std=c++14 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.cpp.clang.out.log 2> W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/clang.out.log 2> W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/clang.err.log
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_reshape' is ignored (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_video_mem.hpp:759:47)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp std=c++14 -target fpga  -directive=W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/.systemc_flag -fix-errors W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.276 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp std=c++14 -target fpga  -directive=W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/all.directive.json -fix-errors W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.861 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp std=c++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 > W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp.clang-tidy.loop-label.out.log 2> W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 5.599 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22:9)
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1141:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1411:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 4 W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp -IC:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -IW:/vitis_workspace/ip24/att4/hls_component -D__SDSVHLS__ -std=c++14 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp.clang.out.log 2> W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'src' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1530:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 19.661 seconds; current allocated memory: 142.379 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc -args  "W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/accel3.g.bc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc > W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.178 sec.
Execute       run_link_or_opt -opt -out W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -args W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc > W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.217 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -args W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libhlsmc++_39.bc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc > W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 3.752 sec.
Execute       run_link_or_opt -opt -out W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -args W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cvtcolor_og -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cvtcolor_og -reflow-float-conversion -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc > W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.483 sec.
Execute       run_link_or_opt -out W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -args W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/llvm-link W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.2/win64/lib/libfloatconversion_39.bc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc > W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc -args W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cvtcolor_og 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cvtcolor_og -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc > W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2023.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cvtcolor_og -mllvm -hls-db-dir -mllvm W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx\Vitis_HLS\2023.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,383 Compile/Link W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,383 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 544 Unroll/Inline (step 1) W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 544 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 430 Unroll/Inline (step 2) W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 430 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 439 Unroll/Inline (step 3) W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 439 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 395 Unroll/Inline (step 4) W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 395 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 314 Array/Struct (step 1) W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 314 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 314 Array/Struct (step 2) W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 314 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 314 Array/Struct (step 3) W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 314 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 314 Array/Struct (step 4) W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 314 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 328 Array/Struct (step 5) W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 328 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 324 Performance (step 1) W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 324 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 319 Performance (step 2) W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 319 Performance (step 3) W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 319 Performance (step 4) W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 336 HW Transforms (step 1) W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 336 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 366 HW Transforms (step 2) W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 366 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 0.918 sec.
WARNING: [HLS 214-273] In function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:652:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat()', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:652:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:657:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat()' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:657:2)
INFO: [HLS 214-131] Inlining function 'CalculateGRAY(unsigned char, unsigned char, unsigned char)' into 'void xf::cv::xfbgr2gray<16, 0, 1080, 1920, 1, 2, 2, 10, 1, 1036800>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5594:12)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1080, 1920, 1, 2>::Mat()' into 'cvtcolor_og(ap_uint<512>*, ap_uint<512>*, int, int)' (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:12:48)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1920, 1, 2>::Mat()' into 'cvtcolor_og(ap_uint<512>*, ap_uint<512>*, int, int)' (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:16:51)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'img_bgr' for cosimulation. (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:3:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'img_gray' for cosimulation. (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:3:0)
INFO: [HLS 214-377] Adding 'imgOutput0' into disaggregation list because there's stream pragma applied on the struct field (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:466:5)
INFO: [HLS 214-377] Adding 'imgInput0' into disaggregation list because there's stream pragma applied on the struct field (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:466:5)
INFO: [HLS 214-210] Disaggregating variable 'imgOutput0' (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:16:51)
INFO: [HLS 214-210] Disaggregating variable 'imgInput0' (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:12:48)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_5590_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5590:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_147_1' is marked as complete unroll implied by the pipeline pragma (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:147:23)
WARNING: [HLS 214-398] Updating loop upper bound from 1080 to 1 for loop 'MMIterInLoop1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1017:9) in function 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::Axi2AxiStream'. (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1011:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_5590_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5590:32) in function 'xf::cv::xfbgr2gray<16, 0, 1080, 1920, 1, 2, 2, 10, 1, 1036800>' completely with a factor of 1 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5566:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:147:23) in function 'ExtractUYVYPixels<10>' completely with a factor of 3 (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:142:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIter<512, 16, 1080, 1920, 1, 2>::addrbound(int, int)' into 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::Axi2AxiStream(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&, int, int, int, int)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1011:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::Array2xfMat(ap_uint<512>*, xf::cv::Mat<16, 1080, 1920, 1, 2>&, int)' into 'void xf::cv::Array2xfMat<512, 16, 1080, 1920, 1, 2>(ap_uint<512>*, xf::cv::Mat<16, 1080, 1920, 1, 2>&, int)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:834:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<16, 1080, 1920, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::xfbgr2gray<16, 0, 1080, 1920, 1, 2, 2, 10, 1, 1036800>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5566:0)
INFO: [HLS 214-178] Inlining function 'void ExtractUYVYPixels<10>(StreamType<10>::name, ap_uint<8>*)' into 'void xf::cv::xfbgr2gray<16, 0, 1080, 1920, 1, 2, 2, 10, 1, 1036800>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5566:0)
INFO: [HLS 214-178] Inlining function 'saturate_cast(int, int)' into 'void xf::cv::xfbgr2gray<16, 0, 1080, 1920, 1, 2, 2, 10, 1, 1036800>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5566:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 1080, 1920, 1, 2>::write<2, (void*)0>(int, ap_uint<8>)' into 'void xf::cv::xfbgr2gray<16, 0, 1080, 1920, 1, 2, 2, 10, 1, 1036800>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5566:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::xfbgr2gray<16, 0, 1080, 1920, 1, 2, 2, 10, 1, 1036800>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&, unsigned short, unsigned short)' into 'void xf::cv::bgr2gray<16, 0, 1080, 1920, 1, 2, 2>(xf::cv::Mat<16, 1080, 1920, 1, 2>&, xf::cv::Mat<0, 1080, 1920, 1, 2>&)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5611:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterOut<512, 0, 1080, 1920, 1, 1, 2>::xfMat2Array(xf::cv::Mat<0, 1080, 1920, 1, 2>&, ap_uint<512>*, int)' into 'void xf::cv::xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>(xf::cv::Mat<0, 1080, 1920, 1, 2>&, ap_uint<512>*, int)' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:824:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 512 in loop 'VITIS_LOOP_1021_1'(C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 512 in loop 'MMIterOutLoop2'(C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.304 seconds; current allocated memory: 144.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 144.562 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cvtcolor_og -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.0.bc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.153 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 151.473 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.1.bc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.2.prechk.bc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 155.195 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.g.1.bc to W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.o.1.bc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-805] An internal stream 'ldata' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1143) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'ldata' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1420) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::AxiStream2Mat' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115:5), detected/extracted 3 process function(s): 
	 'entry_proc3'
	 'xf::cv::MMIter<512, 16, 1080, 1920, 1, 2>::last_blk_pxl_width'
	 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::AxiStream2MatStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::Axi2Mat' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1143:5), detected/extracted 2 process function(s): 
	 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::Axi2AxiStream'
	 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::AxiStream2Mat'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<512, 0, 1080, 1920, 1, 1, 2>::Mat2AxiStream' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1353:5), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'xf::cv::MMIter<512, 0, 1080, 1920, 1, 2>::last_blk_pxl_width'
	 'xf::cv::MMIterOut<512, 0, 1080, 1920, 1, 1, 2>::MatStream2AxiStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<512, 0, 1080, 1920, 1, 1, 2>::Mat2Axi' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1420:5), detected/extracted 5 process function(s): 
	 'entry_proc4'
	 'xf::cv::MMIter<512, 0, 1080, 1920, 1, 2>::addrbound'
	 'xf::cv::MMIterOut<512, 0, 1080, 1920, 1, 1, 2>::Mat2Axi_Block_entry24_proc'
	 'xf::cv::MMIterOut<512, 0, 1080, 1920, 1, 1, 2>::Mat2AxiStream'
	 'xf::cv::MMIterOut<512, 0, 1080, 1920, 1, 1, 2>::AxiStream2Axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'cvtcolor_og' (W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:3:1), detected/extracted 5 process function(s): 
	 'entry_proc5'
	 'Block_entry1_proc'
	 'xf::cv::Array2xfMat<512, 16, 1080, 1920, 1, 2>'
	 'xf::cv::bgr2gray<16, 0, 1080, 1920, 1, 2, 2>'
	 'xf::cv::xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>'.
Command         transform done; 0.356 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.o.1.tmp.bc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1331:26) in function 'xf::cv::MMIterOut<512, 0, 1080, 1920, 1, 1, 2>::MatStream2AxiStream<2>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1066:25) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1073:13) in function 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::AxiStream2MatStream<2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1064:40) to (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084:17) in function 'xf::cv::MMIterIn<512, 16, 1080, 1920, 1, 2>::AxiStream2MatStream<2>'... converting 3 basic blocks.
Command         transform done; 1.395 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.758 seconds; current allocated memory: 180.738 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.o.2.bc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'MMIterOutRow' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301:9) in function 'xf::cv::MMIterOut<512, 0, 1080, 1920, 1, 1, 2>::MatStream2AxiStream<2>'.
Execute           auto_get_db
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AxiStream2MatStream<2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process MatStream2AxiStream<2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process Array2xfMat<512, 16, 1080, 1920, 1, 2> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 0.515 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 394.039 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.646 sec.
Command     elaborate done; 38.644 sec.
Execute     ap_eval exec zip -j W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.29 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cvtcolor_og' ...
Execute       ap_set_top_model cvtcolor_og 
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow' to 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'.
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<2>' to 'AxiStream2MatStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Array2xfMat<512, 16, 1080, 1920, 1, 2>' to 'Array2xfMat_512_16_1080_1920_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop' to 'bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop'.
WARNING: [SYN 201-103] Legalizing function name 'bgr2gray<16, 0, 1080, 1920, 1, 2, 2>' to 'bgr2gray_16_0_1080_1920_1_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'last_blk_pxl_width.1' to 'last_blk_pxl_width_1'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol' to 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>' to 'MatStream2AxiStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>' to 'xfMat2Array_512_0_1080_1920_1_2_1_s'.
Command       ap_set_top_model done; 0.174 sec.
Execute       get_model_list cvtcolor_og -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cvtcolor_og 
Execute       preproc_iomode -model xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> 
Execute       preproc_iomode -model Mat2Axi 
Execute       preproc_iomode -model AxiStream2Axi 
Execute       preproc_iomode -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute       preproc_iomode -model Mat2AxiStream 
Execute       preproc_iomode -model MatStream2AxiStream<2> 
Execute       preproc_iomode -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute       preproc_iomode -model last_blk_pxl_width.1 
Execute       preproc_iomode -model entry_proc 
Execute       preproc_iomode -model Mat2Axi_Block_entry24_proc 
Execute       preproc_iomode -model addrbound 
Execute       preproc_iomode -model entry_proc4 
Execute       preproc_iomode -model bgr2gray<16, 0, 1080, 1920, 1, 2, 2> 
Execute       preproc_iomode -model bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop 
Execute       preproc_iomode -model Array2xfMat<512, 16, 1080, 1920, 1, 2> 
Execute       preproc_iomode -model Axi2Mat 
Execute       preproc_iomode -model AxiStream2Mat 
Execute       preproc_iomode -model AxiStream2MatStream<2> 
Execute       preproc_iomode -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute       preproc_iomode -model last_blk_pxl_width 
Execute       preproc_iomode -model entry_proc3 
Execute       preproc_iomode -model Axi2AxiStream 
Execute       preproc_iomode -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute       preproc_iomode -model Block_entry1_proc 
Execute       preproc_iomode -model entry_proc5 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list cvtcolor_og -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc5 Block_entry1_proc Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream entry_proc3 last_blk_pxl_width AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<512, 16, 1080, 1920, 1, 2>} {bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop} {bgr2gray<16, 0, 1080, 1920, 1, 2, 2>} entry_proc4 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width.1 MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>} cvtcolor_og
INFO-FLOW: Configuring Module : entry_proc5 ...
Execute       set_default_model entry_proc5 
Execute       apply_spec_resource_limit entry_proc5 
INFO-FLOW: Configuring Module : Block_entry1_proc ...
Execute       set_default_model Block_entry1_proc 
Execute       apply_spec_resource_limit Block_entry1_proc 
INFO-FLOW: Configuring Module : Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 ...
Execute       set_default_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute       apply_spec_resource_limit Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO-FLOW: Configuring Module : Axi2AxiStream ...
Execute       set_default_model Axi2AxiStream 
Execute       apply_spec_resource_limit Axi2AxiStream 
INFO-FLOW: Configuring Module : entry_proc3 ...
Execute       set_default_model entry_proc3 
Execute       apply_spec_resource_limit entry_proc3 
INFO-FLOW: Configuring Module : last_blk_pxl_width ...
Execute       set_default_model last_blk_pxl_width 
Execute       apply_spec_resource_limit last_blk_pxl_width 
INFO-FLOW: Configuring Module : AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow ...
Execute       set_default_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute       apply_spec_resource_limit AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
INFO-FLOW: Configuring Module : AxiStream2MatStream<2> ...
Execute       set_default_model AxiStream2MatStream<2> 
Execute       apply_spec_resource_limit AxiStream2MatStream<2> 
INFO-FLOW: Configuring Module : AxiStream2Mat ...
Execute       set_default_model AxiStream2Mat 
Execute       apply_spec_resource_limit AxiStream2Mat 
INFO-FLOW: Configuring Module : Axi2Mat ...
Execute       set_default_model Axi2Mat 
Execute       apply_spec_resource_limit Axi2Mat 
INFO-FLOW: Configuring Module : Array2xfMat<512, 16, 1080, 1920, 1, 2> ...
Execute       set_default_model Array2xfMat<512, 16, 1080, 1920, 1, 2> 
Execute       apply_spec_resource_limit Array2xfMat<512, 16, 1080, 1920, 1, 2> 
INFO-FLOW: Configuring Module : bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop ...
Execute       set_default_model bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop 
Execute       apply_spec_resource_limit bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop 
INFO-FLOW: Configuring Module : bgr2gray<16, 0, 1080, 1920, 1, 2, 2> ...
Execute       set_default_model bgr2gray<16, 0, 1080, 1920, 1, 2, 2> 
Execute       apply_spec_resource_limit bgr2gray<16, 0, 1080, 1920, 1, 2, 2> 
INFO-FLOW: Configuring Module : entry_proc4 ...
Execute       set_default_model entry_proc4 
Execute       apply_spec_resource_limit entry_proc4 
INFO-FLOW: Configuring Module : addrbound ...
Execute       set_default_model addrbound 
Execute       apply_spec_resource_limit addrbound 
INFO-FLOW: Configuring Module : Mat2Axi_Block_entry24_proc ...
Execute       set_default_model Mat2Axi_Block_entry24_proc 
Execute       apply_spec_resource_limit Mat2Axi_Block_entry24_proc 
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : last_blk_pxl_width.1 ...
Execute       set_default_model last_blk_pxl_width.1 
Execute       apply_spec_resource_limit last_blk_pxl_width.1 
INFO-FLOW: Configuring Module : MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol ...
Execute       set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute       apply_spec_resource_limit MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO-FLOW: Configuring Module : MatStream2AxiStream<2> ...
Execute       set_default_model MatStream2AxiStream<2> 
Execute       apply_spec_resource_limit MatStream2AxiStream<2> 
INFO-FLOW: Configuring Module : Mat2AxiStream ...
Execute       set_default_model Mat2AxiStream 
Execute       apply_spec_resource_limit Mat2AxiStream 
INFO-FLOW: Configuring Module : AxiStream2Axi_Pipeline_MMIterOutLoop2 ...
Execute       set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute       apply_spec_resource_limit AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO-FLOW: Configuring Module : AxiStream2Axi ...
Execute       set_default_model AxiStream2Axi 
Execute       apply_spec_resource_limit AxiStream2Axi 
INFO-FLOW: Configuring Module : Mat2Axi ...
Execute       set_default_model Mat2Axi 
Execute       apply_spec_resource_limit Mat2Axi 
INFO-FLOW: Configuring Module : xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> ...
Execute       set_default_model xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> 
Execute       apply_spec_resource_limit xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> 
INFO-FLOW: Configuring Module : cvtcolor_og ...
Execute       set_default_model cvtcolor_og 
Execute       apply_spec_resource_limit cvtcolor_og 
INFO-FLOW: Model list for preprocess: entry_proc5 Block_entry1_proc Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream entry_proc3 last_blk_pxl_width AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<512, 16, 1080, 1920, 1, 2>} {bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop} {bgr2gray<16, 0, 1080, 1920, 1, 2, 2>} entry_proc4 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width.1 MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>} cvtcolor_og
INFO-FLOW: Preprocessing Module: entry_proc5 ...
Execute       set_default_model entry_proc5 
Execute       cdfg_preprocess -model entry_proc5 
Execute       rtl_gen_preprocess entry_proc5 
INFO-FLOW: Preprocessing Module: Block_entry1_proc ...
Execute       set_default_model Block_entry1_proc 
Execute       cdfg_preprocess -model Block_entry1_proc 
Execute       rtl_gen_preprocess Block_entry1_proc 
INFO-FLOW: Preprocessing Module: Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 ...
Execute       set_default_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute       cdfg_preprocess -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute       rtl_gen_preprocess Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO-FLOW: Preprocessing Module: Axi2AxiStream ...
Execute       set_default_model Axi2AxiStream 
Execute       cdfg_preprocess -model Axi2AxiStream 
Execute       rtl_gen_preprocess Axi2AxiStream 
INFO-FLOW: Preprocessing Module: entry_proc3 ...
Execute       set_default_model entry_proc3 
Execute       cdfg_preprocess -model entry_proc3 
Execute       rtl_gen_preprocess entry_proc3 
INFO-FLOW: Preprocessing Module: last_blk_pxl_width ...
Execute       set_default_model last_blk_pxl_width 
Execute       cdfg_preprocess -model last_blk_pxl_width 
Execute       rtl_gen_preprocess last_blk_pxl_width 
INFO-FLOW: Preprocessing Module: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow ...
Execute       set_default_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute       cdfg_preprocess -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute       rtl_gen_preprocess AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
INFO-FLOW: Preprocessing Module: AxiStream2MatStream<2> ...
Execute       set_default_model AxiStream2MatStream<2> 
Execute       cdfg_preprocess -model AxiStream2MatStream<2> 
Execute       rtl_gen_preprocess AxiStream2MatStream<2> 
INFO-FLOW: Preprocessing Module: AxiStream2Mat ...
Execute       set_default_model AxiStream2Mat 
Execute       cdfg_preprocess -model AxiStream2Mat 
Execute       rtl_gen_preprocess AxiStream2Mat 
INFO-FLOW: Preprocessing Module: Axi2Mat ...
Execute       set_default_model Axi2Mat 
Execute       cdfg_preprocess -model Axi2Mat 
Execute       rtl_gen_preprocess Axi2Mat 
INFO-FLOW: Preprocessing Module: Array2xfMat<512, 16, 1080, 1920, 1, 2> ...
Execute       set_default_model Array2xfMat<512, 16, 1080, 1920, 1, 2> 
Execute       cdfg_preprocess -model Array2xfMat<512, 16, 1080, 1920, 1, 2> 
Execute       rtl_gen_preprocess Array2xfMat<512, 16, 1080, 1920, 1, 2> 
INFO-FLOW: Preprocessing Module: bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop ...
Execute       set_default_model bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop 
Execute       cdfg_preprocess -model bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop 
Execute       rtl_gen_preprocess bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop 
INFO-FLOW: Preprocessing Module: bgr2gray<16, 0, 1080, 1920, 1, 2, 2> ...
Execute       set_default_model bgr2gray<16, 0, 1080, 1920, 1, 2, 2> 
Execute       cdfg_preprocess -model bgr2gray<16, 0, 1080, 1920, 1, 2, 2> 
Execute       rtl_gen_preprocess bgr2gray<16, 0, 1080, 1920, 1, 2, 2> 
INFO-FLOW: Preprocessing Module: entry_proc4 ...
Execute       set_default_model entry_proc4 
Execute       cdfg_preprocess -model entry_proc4 
Execute       rtl_gen_preprocess entry_proc4 
INFO-FLOW: Preprocessing Module: addrbound ...
Execute       set_default_model addrbound 
Execute       cdfg_preprocess -model addrbound 
Execute       rtl_gen_preprocess addrbound 
INFO-FLOW: Preprocessing Module: Mat2Axi_Block_entry24_proc ...
Execute       set_default_model Mat2Axi_Block_entry24_proc 
Execute       cdfg_preprocess -model Mat2Axi_Block_entry24_proc 
Execute       rtl_gen_preprocess Mat2Axi_Block_entry24_proc 
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: last_blk_pxl_width.1 ...
Execute       set_default_model last_blk_pxl_width.1 
Execute       cdfg_preprocess -model last_blk_pxl_width.1 
Execute       rtl_gen_preprocess last_blk_pxl_width.1 
INFO-FLOW: Preprocessing Module: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol ...
Execute       set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute       cdfg_preprocess -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute       rtl_gen_preprocess MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO-FLOW: Preprocessing Module: MatStream2AxiStream<2> ...
Execute       set_default_model MatStream2AxiStream<2> 
Execute       cdfg_preprocess -model MatStream2AxiStream<2> 
Execute       rtl_gen_preprocess MatStream2AxiStream<2> 
INFO-FLOW: Preprocessing Module: Mat2AxiStream ...
Execute       set_default_model Mat2AxiStream 
Execute       cdfg_preprocess -model Mat2AxiStream 
Execute       rtl_gen_preprocess Mat2AxiStream 
INFO-FLOW: Preprocessing Module: AxiStream2Axi_Pipeline_MMIterOutLoop2 ...
Execute       set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute       cdfg_preprocess -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute       rtl_gen_preprocess AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO-FLOW: Preprocessing Module: AxiStream2Axi ...
Execute       set_default_model AxiStream2Axi 
Execute       cdfg_preprocess -model AxiStream2Axi 
Execute       rtl_gen_preprocess AxiStream2Axi 
INFO-FLOW: Preprocessing Module: Mat2Axi ...
Execute       set_default_model Mat2Axi 
Execute       cdfg_preprocess -model Mat2Axi 
Execute       rtl_gen_preprocess Mat2Axi 
INFO-FLOW: Preprocessing Module: xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> ...
Execute       set_default_model xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> 
Execute       cdfg_preprocess -model xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> 
Execute       rtl_gen_preprocess xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> 
INFO-FLOW: Preprocessing Module: cvtcolor_og ...
Execute       set_default_model cvtcolor_og 
Execute       cdfg_preprocess -model cvtcolor_og 
Execute       rtl_gen_preprocess cvtcolor_og 
INFO-FLOW: Model list for synthesis: entry_proc5 Block_entry1_proc Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream entry_proc3 last_blk_pxl_width AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<512, 16, 1080, 1920, 1, 2>} {bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop} {bgr2gray<16, 0, 1080, 1920, 1, 2, 2>} entry_proc4 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width.1 MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>} cvtcolor_og
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc5 
Execute       schedule -model entry_proc5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 397.316 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc5.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc5.
Execute       set_default_model entry_proc5 
Execute       bind -model entry_proc5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 398.539 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc5.bind.adb -f 
INFO-FLOW: Finish binding entry_proc5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_entry1_proc 
Execute       schedule -model Block_entry1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 398.758 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Block_entry1_proc.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Block_entry1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry1_proc.
Execute       set_default_model Block_entry1_proc 
Execute       bind -model Block_entry1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 398.793 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Block_entry1_proc.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Block_entry1_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute       schedule -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1021_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1021_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 399.938 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.
Execute       set_default_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute       bind -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 400.141 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.bind.adb -f 
INFO-FLOW: Finish binding Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2AxiStream 
Execute       schedule -model Axi2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 400.711 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2AxiStream.
Execute       set_default_model Axi2AxiStream 
Execute       bind -model Axi2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.122 seconds; current allocated memory: 400.805 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding Axi2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc3 
Execute       schedule -model entry_proc3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 400.879 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc3.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc3.
Execute       set_default_model entry_proc3 
Execute       bind -model entry_proc3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 401.020 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc3.bind.adb -f 
INFO-FLOW: Finish binding entry_proc3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model last_blk_pxl_width 
Execute       schedule -model last_blk_pxl_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 401.109 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width.sched.adb -f 
INFO-FLOW: Finish scheduling last_blk_pxl_width.
Execute       set_default_model last_blk_pxl_width 
Execute       bind -model last_blk_pxl_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.879 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.904 seconds; current allocated memory: 401.191 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width.bind.adb -f 
INFO-FLOW: Finish binding last_blk_pxl_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute       schedule -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoopRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MMIterInLoopRow'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.207 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 403.324 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow.
Execute       set_default_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute       bind -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 403.336 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AxiStream2MatStream<2> 
Execute       schedule -model AxiStream2MatStream<2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 403.406 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2MatStream<2>.
Execute       set_default_model AxiStream2MatStream<2> 
Execute       bind -model AxiStream2MatStream<2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 403.449 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_s.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2MatStream<2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AxiStream2Mat 
Execute       schedule -model AxiStream2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 403.484 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Mat.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Mat.
Execute       set_default_model AxiStream2Mat 
Execute       bind -model AxiStream2Mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 403.566 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Mat.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Mat.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2Mat 
Execute       schedule -model Axi2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 403.676 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2Mat.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat.
Execute       set_default_model Axi2Mat 
Execute       bind -model Axi2Mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 403.688 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2Mat.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2Mat.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat_512_16_1080_1920_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Array2xfMat<512, 16, 1080, 1920, 1, 2> 
Execute       schedule -model Array2xfMat<512, 16, 1080, 1920, 1, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 403.777 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Array2xfMat_512_16_1080_1920_1_2_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Array2xfMat_512_16_1080_1920_1_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling Array2xfMat<512, 16, 1080, 1920, 1, 2>.
Execute       set_default_model Array2xfMat<512, 16, 1080, 1920, 1, 2> 
Execute       bind -model Array2xfMat<512, 16, 1080, 1920, 1, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 403.980 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Array2xfMat_512_16_1080_1920_1_2_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Array2xfMat_512_16_1080_1920_1_2_s.bind.adb -f 
INFO-FLOW: Finish binding Array2xfMat<512, 16, 1080, 1920, 1, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop 
Execute       schedule -model bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=GRAY) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln886) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'columnloop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'columnloop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.137 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 404.480 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop.sched.adb -f 
INFO-FLOW: Finish scheduling bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop.
Execute       set_default_model bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop 
Execute       bind -model bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 404.527 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop.bind.adb -f 
INFO-FLOW: Finish binding bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bgr2gray_16_0_1080_1920_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bgr2gray<16, 0, 1080, 1920, 1, 2, 2> 
Execute       schedule -model bgr2gray<16, 0, 1080, 1920, 1, 2, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 404.812 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling bgr2gray<16, 0, 1080, 1920, 1, 2, 2>.
Execute       set_default_model bgr2gray<16, 0, 1080, 1920, 1, 2, 2> 
Execute       bind -model bgr2gray<16, 0, 1080, 1920, 1, 2, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 404.895 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_s.bind.adb -f 
INFO-FLOW: Finish binding bgr2gray<16, 0, 1080, 1920, 1, 2, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc4 
Execute       schedule -model entry_proc4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 405.020 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc4.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc4.
Execute       set_default_model entry_proc4 
Execute       bind -model entry_proc4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 405.152 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc4.bind.adb -f 
INFO-FLOW: Finish binding entry_proc4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model addrbound 
Execute       schedule -model addrbound 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 405.215 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/addrbound.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/addrbound.sched.adb -f 
INFO-FLOW: Finish scheduling addrbound.
Execute       set_default_model addrbound 
Execute       bind -model addrbound 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 405.223 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/addrbound.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/addrbound.bind.adb -f 
INFO-FLOW: Finish binding addrbound.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi_Block_entry24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Axi_Block_entry24_proc 
Execute       schedule -model Mat2Axi_Block_entry24_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 405.223 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi_Block_entry24_proc.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi_Block_entry24_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi_Block_entry24_proc.
Execute       set_default_model Mat2Axi_Block_entry24_proc 
Execute       bind -model Mat2Axi_Block_entry24_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 405.246 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi_Block_entry24_proc.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi_Block_entry24_proc.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi_Block_entry24_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 405.285 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 405.285 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model last_blk_pxl_width.1 
Execute       schedule -model last_blk_pxl_width.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 405.289 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width_1.sched.adb -f 
INFO-FLOW: Finish scheduling last_blk_pxl_width.1.
Execute       set_default_model last_blk_pxl_width.1 
Execute       bind -model last_blk_pxl_width.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 405.289 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width_1.bind.adb -f 
INFO-FLOW: Finish binding last_blk_pxl_width.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute       schedule -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'MMIterOutRow_MMIterOutCol'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 406.094 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.sched.adb -f 
INFO-FLOW: Finish scheduling MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol.
Execute       set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute       bind -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.105 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 406.238 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.bind.adb -f 
INFO-FLOW: Finish binding MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MatStream2AxiStream<2> 
Execute       schedule -model MatStream2AxiStream<2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 406.359 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling MatStream2AxiStream<2>.
Execute       set_default_model MatStream2AxiStream<2> 
Execute       bind -model MatStream2AxiStream<2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 406.539 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_s.bind.adb -f 
INFO-FLOW: Finish binding MatStream2AxiStream<2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AxiStream 
Execute       schedule -model Mat2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 406.562 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2AxiStream.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AxiStream.
Execute       set_default_model Mat2AxiStream 
Execute       bind -model Mat2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 406.660 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2AxiStream.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding Mat2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute       schedule -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MMIterOutLoop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 407.168 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Axi_Pipeline_MMIterOutLoop2.
Execute       set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute       bind -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 407.246 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Axi_Pipeline_MMIterOutLoop2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AxiStream2Axi 
Execute       schedule -model AxiStream2Axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 407.359 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Axi.
Execute       set_default_model AxiStream2Axi 
Execute       bind -model AxiStream2Axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 407.395 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Axi 
Execute       schedule -model Mat2Axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO ldata (from Mat2AxiStream_U0 to AxiStream2Axi_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 407.570 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi.
Execute       set_default_model Mat2Axi 
Execute       bind -model Mat2Axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 407.684 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array_512_0_1080_1920_1_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> 
Execute       schedule -model xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 407.754 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/xfMat2Array_512_0_1080_1920_1_2_1_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/xfMat2Array_512_0_1080_1920_1_2_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>.
Execute       set_default_model xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> 
Execute       bind -model xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.113 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 407.754 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/xfMat2Array_512_0_1080_1920_1_2_1_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/xfMat2Array_512_0_1080_1920_1_2_1_s.bind.adb -f 
INFO-FLOW: Finish binding xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cvtcolor_og' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cvtcolor_og 
Execute       schedule -model cvtcolor_og 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO imgOutput0_rows_channel (from Block_entry1_proc_U0 to xfMat2Array_512_0_1080_1920_1_2_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO imgOutput0_cols_channel (from Block_entry1_proc_U0 to xfMat2Array_512_0_1080_1920_1_2_1_U0) to 4 to improve performance and/or avoid deadlocks.
Command       schedule done; 0.105 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 408.078 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.sched.adb -f 
INFO-FLOW: Finish scheduling cvtcolor_og.
Execute       set_default_model cvtcolor_og 
Execute       bind -model cvtcolor_og 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.118 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 408.453 MB.
Execute       syn_report -verbosereport -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.bind.adb -f 
INFO-FLOW: Finish binding cvtcolor_og.
Execute       get_model_list cvtcolor_og -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc5 
Execute       rtl_gen_preprocess Block_entry1_proc 
Execute       rtl_gen_preprocess Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute       rtl_gen_preprocess Axi2AxiStream 
Execute       rtl_gen_preprocess entry_proc3 
Execute       rtl_gen_preprocess last_blk_pxl_width 
Execute       rtl_gen_preprocess AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow 
Execute       rtl_gen_preprocess AxiStream2MatStream<2> 
Execute       rtl_gen_preprocess AxiStream2Mat 
Execute       rtl_gen_preprocess Axi2Mat 
Execute       rtl_gen_preprocess Array2xfMat<512, 16, 1080, 1920, 1, 2> 
Execute       rtl_gen_preprocess bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop 
Execute       rtl_gen_preprocess bgr2gray<16, 0, 1080, 1920, 1, 2, 2> 
Execute       rtl_gen_preprocess entry_proc4 
Execute       rtl_gen_preprocess addrbound 
Execute       rtl_gen_preprocess Mat2Axi_Block_entry24_proc 
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess last_blk_pxl_width.1 
Execute       rtl_gen_preprocess MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute       rtl_gen_preprocess MatStream2AxiStream<2> 
Execute       rtl_gen_preprocess Mat2AxiStream 
Execute       rtl_gen_preprocess AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute       rtl_gen_preprocess AxiStream2Axi 
Execute       rtl_gen_preprocess Mat2Axi 
Execute       rtl_gen_preprocess xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> 
Execute       rtl_gen_preprocess cvtcolor_og 
INFO-FLOW: Model list for RTL generation: entry_proc5 Block_entry1_proc Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream entry_proc3 last_blk_pxl_width AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<512, 16, 1080, 1920, 1, 2>} {bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop} {bgr2gray<16, 0, 1080, 1920, 1, 2, 2>} entry_proc4 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width.1 MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>} cvtcolor_og
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc5 -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 409.734 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc5 -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_entry_proc5 
Execute       gen_rtl entry_proc5 -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_entry_proc5 
Execute       syn_report -csynth -model entry_proc5 -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/entry_proc5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model entry_proc5 -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/entry_proc5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model entry_proc5 -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model entry_proc5 -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc5.adb 
Execute       db_write -model entry_proc5 -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc5 -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Block_entry1_proc -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Block_entry1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 410.699 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_entry1_proc -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_Block_entry1_proc 
Execute       gen_rtl Block_entry1_proc -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_Block_entry1_proc 
Execute       syn_report -csynth -model Block_entry1_proc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/Block_entry1_proc_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Block_entry1_proc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/Block_entry1_proc_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Block_entry1_proc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Block_entry1_proc.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Block_entry1_proc -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Block_entry1_proc.adb 
Execute       db_write -model Block_entry1_proc -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Block_entry1_proc -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Block_entry1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' pipeline 'VITIS_LOOP_1021_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1'.
Command       create_rtl_model done; 0.332 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 411.391 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute       gen_rtl Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute       syn_report -csynth -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.adb 
Execute       db_write -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Axi2AxiStream -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 413.164 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2AxiStream -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_Axi2AxiStream 
Execute       gen_rtl Axi2AxiStream -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_Axi2AxiStream 
Execute       syn_report -csynth -model Axi2AxiStream -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/Axi2AxiStream_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Axi2AxiStream -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/Axi2AxiStream_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Axi2AxiStream -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Axi2AxiStream -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream.adb 
Execute       db_write -model Axi2AxiStream -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Axi2AxiStream -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc3 -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 414.234 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc3 -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_entry_proc3 
Execute       gen_rtl entry_proc3 -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_entry_proc3 
Execute       syn_report -csynth -model entry_proc3 -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/entry_proc3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model entry_proc3 -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/entry_proc3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model entry_proc3 -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model entry_proc3 -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc3.adb 
Execute       db_write -model entry_proc3 -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc3 -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model last_blk_pxl_width -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 414.445 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl last_blk_pxl_width -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_last_blk_pxl_width 
Execute       gen_rtl last_blk_pxl_width -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_last_blk_pxl_width 
Execute       syn_report -csynth -model last_blk_pxl_width -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/last_blk_pxl_width_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model last_blk_pxl_width -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/last_blk_pxl_width_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model last_blk_pxl_width -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model last_blk_pxl_width -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width.adb 
Execute       db_write -model last_blk_pxl_width -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info last_blk_pxl_width -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' pipeline 'MMIterInLoopRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'.
Command       create_rtl_model done; 0.536 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 415.438 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow 
Execute       gen_rtl AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow 
Execute       syn_report -csynth -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.adb 
Execute       db_write -model AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model AxiStream2MatStream<2> -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 417.758 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl AxiStream2MatStream<2> -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_AxiStream2MatStream_2_s 
Execute       gen_rtl AxiStream2MatStream<2> -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_AxiStream2MatStream_2_s 
Execute       syn_report -csynth -model AxiStream2MatStream<2> -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/AxiStream2MatStream_2_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model AxiStream2MatStream<2> -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/AxiStream2MatStream_2_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model AxiStream2MatStream<2> -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model AxiStream2MatStream<2> -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_s.adb 
Execute       db_write -model AxiStream2MatStream<2> -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AxiStream2MatStream<2> -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model AxiStream2Mat -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Mat'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(cvtcolor_og_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(cvtcolor_og_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_channel_U(cvtcolor_og_fifo_w4_d2_S)' using Shift Registers.
Command       create_rtl_model done; 0.116 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.295 seconds; current allocated memory: 418.730 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl AxiStream2Mat -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_AxiStream2Mat 
Execute       gen_rtl AxiStream2Mat -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_AxiStream2Mat 
Execute       syn_report -csynth -model AxiStream2Mat -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/AxiStream2Mat_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model AxiStream2Mat -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/AxiStream2Mat_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model AxiStream2Mat -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Mat.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model AxiStream2Mat -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Mat.adb 
Execute       db_write -model AxiStream2Mat -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AxiStream2Mat -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Axi2Mat -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2Mat.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat'.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(cvtcolor_og_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(cvtcolor_og_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(cvtcolor_og_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AxiStream2Mat_U0_U(cvtcolor_og_start_for_AxiStream2Mat_U0)' using Shift Registers.
Command       create_rtl_model done; 0.662 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.865 seconds; current allocated memory: 420.203 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2Mat -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_Axi2Mat 
Execute       gen_rtl Axi2Mat -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_Axi2Mat 
Execute       syn_report -csynth -model Axi2Mat -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/Axi2Mat_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Axi2Mat -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/Axi2Mat_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Axi2Mat -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2Mat.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Axi2Mat -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2Mat.adb 
Execute       db_write -model Axi2Mat -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Axi2Mat -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat_512_16_1080_1920_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Array2xfMat<512, 16, 1080, 1920, 1, 2> -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Array2xfMat_512_16_1080_1920_1_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat_512_16_1080_1920_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 420.688 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl Array2xfMat<512, 16, 1080, 1920, 1, 2> -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_Array2xfMat_512_16_1080_1920_1_2_s 
Execute       gen_rtl Array2xfMat<512, 16, 1080, 1920, 1, 2> -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_Array2xfMat_512_16_1080_1920_1_2_s 
Execute       syn_report -csynth -model Array2xfMat<512, 16, 1080, 1920, 1, 2> -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/Array2xfMat_512_16_1080_1920_1_2_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Array2xfMat<512, 16, 1080, 1920, 1, 2> -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/Array2xfMat_512_16_1080_1920_1_2_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Array2xfMat<512, 16, 1080, 1920, 1, 2> -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Array2xfMat_512_16_1080_1920_1_2_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Array2xfMat<512, 16, 1080, 1920, 1, 2> -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Array2xfMat_512_16_1080_1920_1_2_s.adb 
Execute       db_write -model Array2xfMat<512, 16, 1080, 1920, 1, 2> -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Array2xfMat<512, 16, 1080, 1920, 1, 2> -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Array2xfMat_512_16_1080_1920_1_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop' pipeline 'columnloop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_12ns_22ns_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_15ns_22ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_15ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop'.
Command       create_rtl_model done; 0.139 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 421.707 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop 
Execute       gen_rtl bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop 
Execute       syn_report -csynth -model bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop.adb 
Execute       db_write -model bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bgr2gray_16_0_1080_1920_1_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model bgr2gray<16, 0, 1080, 1920, 1, 2, 2> -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bgr2gray_16_0_1080_1920_1_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 422.605 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl bgr2gray<16, 0, 1080, 1920, 1, 2, 2> -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_s 
Execute       gen_rtl bgr2gray<16, 0, 1080, 1920, 1, 2, 2> -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_bgr2gray_16_0_1080_1920_1_2_2_s 
Execute       syn_report -csynth -model bgr2gray<16, 0, 1080, 1920, 1, 2, 2> -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/bgr2gray_16_0_1080_1920_1_2_2_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model bgr2gray<16, 0, 1080, 1920, 1, 2, 2> -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/bgr2gray_16_0_1080_1920_1_2_2_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model bgr2gray<16, 0, 1080, 1920, 1, 2, 2> -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model bgr2gray<16, 0, 1080, 1920, 1, 2, 2> -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_s.adb 
Execute       db_write -model bgr2gray<16, 0, 1080, 1920, 1, 2, 2> -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info bgr2gray<16, 0, 1080, 1920, 1, 2, 2> -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc4 -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 423.195 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc4 -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_entry_proc4 
Execute       gen_rtl entry_proc4 -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_entry_proc4 
Execute       syn_report -csynth -model entry_proc4 -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/entry_proc4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model entry_proc4 -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/entry_proc4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model entry_proc4 -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model entry_proc4 -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc4.adb 
Execute       db_write -model entry_proc4 -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc4 -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model addrbound -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/addrbound.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrbound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 423.930 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl addrbound -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_addrbound 
Execute       gen_rtl addrbound -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_addrbound 
Execute       syn_report -csynth -model addrbound -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/addrbound_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model addrbound -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/addrbound_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model addrbound -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/addrbound.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model addrbound -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/addrbound.adb 
Execute       db_write -model addrbound -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info addrbound -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/addrbound 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi_Block_entry24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Mat2Axi_Block_entry24_proc -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi_Block_entry24_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi_Block_entry24_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 424.070 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Axi_Block_entry24_proc -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_Mat2Axi_Block_entry24_proc 
Execute       gen_rtl Mat2Axi_Block_entry24_proc -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_Mat2Axi_Block_entry24_proc 
Execute       syn_report -csynth -model Mat2Axi_Block_entry24_proc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/Mat2Axi_Block_entry24_proc_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Mat2Axi_Block_entry24_proc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/Mat2Axi_Block_entry24_proc_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Mat2Axi_Block_entry24_proc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi_Block_entry24_proc.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Mat2Axi_Block_entry24_proc -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi_Block_entry24_proc.adb 
Execute       db_write -model Mat2Axi_Block_entry24_proc -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Mat2Axi_Block_entry24_proc -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi_Block_entry24_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 424.207 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_entry_proc 
Execute       syn_report -csynth -model entry_proc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model entry_proc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model entry_proc -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model entry_proc -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model last_blk_pxl_width.1 -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 424.363 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl last_blk_pxl_width.1 -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_last_blk_pxl_width_1 
Execute       gen_rtl last_blk_pxl_width.1 -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_last_blk_pxl_width_1 
Execute       syn_report -csynth -model last_blk_pxl_width.1 -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/last_blk_pxl_width_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model last_blk_pxl_width.1 -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/last_blk_pxl_width_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model last_blk_pxl_width.1 -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model last_blk_pxl_width.1 -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width_1.adb 
Execute       db_write -model last_blk_pxl_width.1 -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info last_blk_pxl_width.1 -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' pipeline 'MMIterOutRow_MMIterOutCol' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 425.016 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol 
Execute       gen_rtl MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol 
Execute       syn_report -csynth -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.adb 
Execute       db_write -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MatStream2AxiStream<2> -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 426.871 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl MatStream2AxiStream<2> -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_MatStream2AxiStream_2_s 
Execute       gen_rtl MatStream2AxiStream<2> -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_MatStream2AxiStream_2_s 
Execute       syn_report -csynth -model MatStream2AxiStream<2> -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/MatStream2AxiStream_2_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model MatStream2AxiStream<2> -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/MatStream2AxiStream_2_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model MatStream2AxiStream<2> -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model MatStream2AxiStream<2> -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_s.adb 
Execute       db_write -model MatStream2AxiStream<2> -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MatStream2AxiStream<2> -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Mat2AxiStream -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2AxiStream.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w4_d2_S' is changed to 'fifo_w4_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AxiStream'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(cvtcolor_og_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(cvtcolor_og_fifo_w32_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_channel_U(cvtcolor_og_fifo_w4_d2_S_x)' using Shift Registers.
Command       create_rtl_model done; 0.272 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 427.809 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AxiStream -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_Mat2AxiStream 
Execute       gen_rtl Mat2AxiStream -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_Mat2AxiStream 
Execute       syn_report -csynth -model Mat2AxiStream -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/Mat2AxiStream_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Mat2AxiStream -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/Mat2AxiStream_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Mat2AxiStream -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2AxiStream.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Mat2AxiStream -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2AxiStream.adb 
Execute       db_write -model Mat2AxiStream -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Mat2AxiStream -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model AxiStream2Axi_Pipeline_MMIterOutLoop2 -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' pipeline 'MMIterOutLoop2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi_Pipeline_MMIterOutLoop2'.
Command       create_rtl_model done; 0.762 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.959 seconds; current allocated memory: 428.254 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl AxiStream2Axi_Pipeline_MMIterOutLoop2 -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute       gen_rtl AxiStream2Axi_Pipeline_MMIterOutLoop2 -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute       syn_report -csynth -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/AxiStream2Axi_Pipeline_MMIterOutLoop2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/AxiStream2Axi_Pipeline_MMIterOutLoop2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.adb 
Execute       db_write -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AxiStream2Axi_Pipeline_MMIterOutLoop2 -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model AxiStream2Axi -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 429.203 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl AxiStream2Axi -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_AxiStream2Axi 
Execute       gen_rtl AxiStream2Axi -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_AxiStream2Axi 
Execute       syn_report -csynth -model AxiStream2Axi -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/AxiStream2Axi_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model AxiStream2Axi -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/AxiStream2Axi_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model AxiStream2Axi -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model AxiStream2Axi -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi.adb 
Execute       db_write -model AxiStream2Axi -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AxiStream2Axi -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Mat2Axi -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d2_S' is changed to 'fifo_w512_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi'.
INFO: [RTMG 210-285] Implementing FIFO 'dout_c_U(cvtcolor_og_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(cvtcolor_og_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'axibound_U(cvtcolor_og_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(cvtcolor_og_fifo_w512_d2_S_x)' using Shift Registers.
Command       create_rtl_model done; 0.572 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.774 seconds; current allocated memory: 431.312 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Axi -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_Mat2Axi 
Execute       gen_rtl Mat2Axi -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_Mat2Axi 
Execute       syn_report -csynth -model Mat2Axi -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/Mat2Axi_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Mat2Axi -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/Mat2Axi_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Mat2Axi -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Mat2Axi -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi.adb 
Execute       db_write -model Mat2Axi -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Mat2Axi -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array_512_0_1080_1920_1_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> -top_prefix cvtcolor_og_ -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/xfMat2Array_512_0_1080_1920_1_2_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array_512_0_1080_1920_1_2_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 431.859 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og_xfMat2Array_512_0_1080_1920_1_2_1_s 
Execute       gen_rtl xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og_xfMat2Array_512_0_1080_1920_1_2_1_s 
Execute       syn_report -csynth -model xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/xfMat2Array_512_0_1080_1920_1_2_1_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/xfMat2Array_512_0_1080_1920_1_2_1_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/xfMat2Array_512_0_1080_1920_1_2_1_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/xfMat2Array_512_0_1080_1920_1_2_1_s.adb 
Execute       db_write -model xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info xfMat2Array<512, 0, 1080, 1920, 1, 2, 1> -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/xfMat2Array_512_0_1080_1920_1_2_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cvtcolor_og' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cvtcolor_og -top_prefix  -sub_prefix cvtcolor_og_ -mg_file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cvtcolor_og/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cvtcolor_og/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cvtcolor_og/img_bgr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cvtcolor_og/img_gray' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cvtcolor_og/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cvtcolor_og/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cvtcolor_og' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_bgr', 'img_gray', 'rows', 'cols' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cvtcolor_og'.
INFO: [RTMG 210-285] Implementing FIFO 'img_gray_c_U(cvtcolor_og_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput0_rows_channel_U(cvtcolor_og_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput0_cols_channel_U(cvtcolor_og_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput0_rows_c9_channel_U(cvtcolor_og_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput0_cols_c10_channel_U(cvtcolor_og_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput0_data_U(cvtcolor_og_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput0_rows_c_U(cvtcolor_og_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput0_cols_c_U(cvtcolor_og_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput0_data_U(cvtcolor_og_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_bgr2gray_16_0_1080_1920_1_2_2_U0_U(cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0)' using Shift Registers.
Command       create_rtl_model done; 1.022 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.223 seconds; current allocated memory: 434.125 MB.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       gen_rtl cvtcolor_og -istop -style xilinx -f -lang vhdl -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/vhdl/cvtcolor_og 
Execute       gen_rtl cvtcolor_og -istop -style xilinx -f -lang vlog -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/verilog/cvtcolor_og 
Execute       syn_report -csynth -model cvtcolor_og -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/cvtcolor_og_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model cvtcolor_og -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/cvtcolor_og_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model cvtcolor_og -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model cvtcolor_og -f -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.adb 
Execute       db_write -model cvtcolor_og -bindview -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cvtcolor_og -p W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og 
Execute       export_constraint_db -f -tool general -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.constraint.tcl 
Execute       syn_report -designview -model cvtcolor_og -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.design.xml 
Execute       syn_report -csynthDesign -model cvtcolor_og -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth.rpt -MHOut W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model cvtcolor_og -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cvtcolor_og -o W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.protoinst 
Execute       sc_get_clocks cvtcolor_og 
Execute       sc_get_portdomain cvtcolor_og 
INFO-FLOW: Model list for RTL component generation: entry_proc5 Block_entry1_proc Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream entry_proc3 last_blk_pxl_width AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<512, 16, 1080, 1920, 1, 2>} {bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop} {bgr2gray<16, 0, 1080, 1920, 1, 2, 2>} entry_proc4 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width.1 MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<512, 0, 1080, 1920, 1, 2, 1>} cvtcolor_og
INFO-FLOW: Handling components in module [entry_proc5] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc5.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry1_proc] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Block_entry1_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.compgen.tcl 
INFO-FLOW: Found component cvtcolor_og_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cvtcolor_og_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Axi2AxiStream] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream.compgen.tcl 
INFO-FLOW: Found component cvtcolor_og_mul_16ns_16ns_32_3_1.
INFO-FLOW: Append model cvtcolor_og_mul_16ns_16ns_32_3_1
INFO-FLOW: Handling components in module [entry_proc3] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc3.compgen.tcl 
INFO-FLOW: Handling components in module [last_blk_pxl_width] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width.compgen.tcl 
INFO-FLOW: Handling components in module [AxiStream2MatStream_2_Pipeline_MMIterInLoopRow] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.compgen.tcl 
INFO-FLOW: Found component cvtcolor_og_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cvtcolor_og_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AxiStream2MatStream_2_s] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_s.compgen.tcl 
INFO-FLOW: Found component cvtcolor_og_mul_32s_32s_32_2_1.
INFO-FLOW: Append model cvtcolor_og_mul_32s_32s_32_2_1
INFO-FLOW: Handling components in module [AxiStream2Mat] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Mat.compgen.tcl 
INFO-FLOW: Found component cvtcolor_og_fifo_w32_d3_S.
INFO-FLOW: Append model cvtcolor_og_fifo_w32_d3_S
INFO-FLOW: Found component cvtcolor_og_fifo_w32_d3_S.
INFO-FLOW: Append model cvtcolor_og_fifo_w32_d3_S
INFO-FLOW: Found component cvtcolor_og_fifo_w4_d2_S.
INFO-FLOW: Append model cvtcolor_og_fifo_w4_d2_S
INFO-FLOW: Handling components in module [Axi2Mat] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2Mat.compgen.tcl 
INFO-FLOW: Found component cvtcolor_og_fifo_w512_d2_S.
INFO-FLOW: Append model cvtcolor_og_fifo_w512_d2_S
INFO-FLOW: Found component cvtcolor_og_fifo_w32_d2_S.
INFO-FLOW: Append model cvtcolor_og_fifo_w32_d2_S
INFO-FLOW: Found component cvtcolor_og_fifo_w32_d2_S.
INFO-FLOW: Append model cvtcolor_og_fifo_w32_d2_S
INFO-FLOW: Found component cvtcolor_og_start_for_AxiStream2Mat_U0.
INFO-FLOW: Append model cvtcolor_og_start_for_AxiStream2Mat_U0
INFO-FLOW: Handling components in module [Array2xfMat_512_16_1080_1920_1_2_s] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Array2xfMat_512_16_1080_1920_1_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop.compgen.tcl 
INFO-FLOW: Found component cvtcolor_og_mul_8ns_15ns_22_1_1.
INFO-FLOW: Append model cvtcolor_og_mul_8ns_15ns_22_1_1
INFO-FLOW: Found component cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1.
INFO-FLOW: Append model cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1
INFO-FLOW: Found component cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1.
INFO-FLOW: Append model cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1
INFO-FLOW: Found component cvtcolor_og_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cvtcolor_og_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bgr2gray_16_0_1080_1920_1_2_2_s] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [entry_proc4] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc4.compgen.tcl 
INFO-FLOW: Handling components in module [addrbound] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/addrbound.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Axi_Block_entry24_proc] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi_Block_entry24_proc.compgen.tcl 
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [last_blk_pxl_width_1] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width_1.compgen.tcl 
INFO-FLOW: Handling components in module [MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.compgen.tcl 
INFO-FLOW: Found component cvtcolor_og_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cvtcolor_og_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MatStream2AxiStream_2_s] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_s.compgen.tcl 
INFO-FLOW: Found component cvtcolor_og_mul_16ns_16ns_32_1_1.
INFO-FLOW: Append model cvtcolor_og_mul_16ns_16ns_32_1_1
INFO-FLOW: Handling components in module [Mat2AxiStream] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2AxiStream.compgen.tcl 
INFO-FLOW: Found component cvtcolor_og_fifo_w16_d3_S.
INFO-FLOW: Append model cvtcolor_og_fifo_w16_d3_S
INFO-FLOW: Found component cvtcolor_og_fifo_w32_d3_S_x.
INFO-FLOW: Append model cvtcolor_og_fifo_w32_d3_S_x
INFO-FLOW: Found component cvtcolor_og_fifo_w4_d2_S_x.
INFO-FLOW: Append model cvtcolor_og_fifo_w4_d2_S_x
INFO-FLOW: Handling components in module [AxiStream2Axi_Pipeline_MMIterOutLoop2] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.compgen.tcl 
INFO-FLOW: Found component cvtcolor_og_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cvtcolor_og_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AxiStream2Axi] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Axi] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi.compgen.tcl 
INFO-FLOW: Found component cvtcolor_og_fifo_w64_d4_S.
INFO-FLOW: Append model cvtcolor_og_fifo_w64_d4_S
INFO-FLOW: Found component cvtcolor_og_fifo_w16_d2_S.
INFO-FLOW: Append model cvtcolor_og_fifo_w16_d2_S
INFO-FLOW: Found component cvtcolor_og_fifo_w16_d2_S.
INFO-FLOW: Append model cvtcolor_og_fifo_w16_d2_S
INFO-FLOW: Found component cvtcolor_og_fifo_w512_d2_S_x.
INFO-FLOW: Append model cvtcolor_og_fifo_w512_d2_S_x
INFO-FLOW: Handling components in module [xfMat2Array_512_0_1080_1920_1_2_1_s] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/xfMat2Array_512_0_1080_1920_1_2_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [cvtcolor_og] ... 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.tcl 
INFO-FLOW: Found component cvtcolor_og_fifo_w64_d5_S.
INFO-FLOW: Append model cvtcolor_og_fifo_w64_d5_S
INFO-FLOW: Found component cvtcolor_og_fifo_w32_d4_S.
INFO-FLOW: Append model cvtcolor_og_fifo_w32_d4_S
INFO-FLOW: Found component cvtcolor_og_fifo_w32_d4_S.
INFO-FLOW: Append model cvtcolor_og_fifo_w32_d4_S
INFO-FLOW: Found component cvtcolor_og_fifo_w32_d2_S_x.
INFO-FLOW: Append model cvtcolor_og_fifo_w32_d2_S_x
INFO-FLOW: Found component cvtcolor_og_fifo_w32_d2_S_x.
INFO-FLOW: Append model cvtcolor_og_fifo_w32_d2_S_x
INFO-FLOW: Found component cvtcolor_og_fifo_w24_d2_S.
INFO-FLOW: Append model cvtcolor_og_fifo_w24_d2_S
INFO-FLOW: Found component cvtcolor_og_fifo_w32_d2_S_x.
INFO-FLOW: Append model cvtcolor_og_fifo_w32_d2_S_x
INFO-FLOW: Found component cvtcolor_og_fifo_w32_d2_S_x.
INFO-FLOW: Append model cvtcolor_og_fifo_w32_d2_S_x
INFO-FLOW: Found component cvtcolor_og_fifo_w8_d2_S.
INFO-FLOW: Append model cvtcolor_og_fifo_w8_d2_S
INFO-FLOW: Found component cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0.
INFO-FLOW: Append model cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0
INFO-FLOW: Found component cvtcolor_og_gmem1_m_axi.
INFO-FLOW: Append model cvtcolor_og_gmem1_m_axi
INFO-FLOW: Found component cvtcolor_og_gmem2_m_axi.
INFO-FLOW: Append model cvtcolor_og_gmem2_m_axi
INFO-FLOW: Found component cvtcolor_og_control_s_axi.
INFO-FLOW: Append model cvtcolor_og_control_s_axi
INFO-FLOW: Append model entry_proc5
INFO-FLOW: Append model Block_entry1_proc
INFO-FLOW: Append model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
INFO-FLOW: Append model Axi2AxiStream
INFO-FLOW: Append model entry_proc3
INFO-FLOW: Append model last_blk_pxl_width
INFO-FLOW: Append model AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
INFO-FLOW: Append model AxiStream2MatStream_2_s
INFO-FLOW: Append model AxiStream2Mat
INFO-FLOW: Append model Axi2Mat
INFO-FLOW: Append model Array2xfMat_512_16_1080_1920_1_2_s
INFO-FLOW: Append model bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop
INFO-FLOW: Append model bgr2gray_16_0_1080_1920_1_2_2_s
INFO-FLOW: Append model entry_proc4
INFO-FLOW: Append model addrbound
INFO-FLOW: Append model Mat2Axi_Block_entry24_proc
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model last_blk_pxl_width_1
INFO-FLOW: Append model MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
INFO-FLOW: Append model MatStream2AxiStream_2_s
INFO-FLOW: Append model Mat2AxiStream
INFO-FLOW: Append model AxiStream2Axi_Pipeline_MMIterOutLoop2
INFO-FLOW: Append model AxiStream2Axi
INFO-FLOW: Append model Mat2Axi
INFO-FLOW: Append model xfMat2Array_512_0_1080_1920_1_2_1_s
INFO-FLOW: Append model cvtcolor_og
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cvtcolor_og_flow_control_loop_pipe_sequential_init cvtcolor_og_mul_16ns_16ns_32_3_1 cvtcolor_og_flow_control_loop_pipe_sequential_init cvtcolor_og_mul_32s_32s_32_2_1 cvtcolor_og_fifo_w32_d3_S cvtcolor_og_fifo_w32_d3_S cvtcolor_og_fifo_w4_d2_S cvtcolor_og_fifo_w512_d2_S cvtcolor_og_fifo_w32_d2_S cvtcolor_og_fifo_w32_d2_S cvtcolor_og_start_for_AxiStream2Mat_U0 cvtcolor_og_mul_8ns_15ns_22_1_1 cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1 cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1 cvtcolor_og_flow_control_loop_pipe_sequential_init cvtcolor_og_flow_control_loop_pipe_sequential_init cvtcolor_og_mul_16ns_16ns_32_1_1 cvtcolor_og_fifo_w16_d3_S cvtcolor_og_fifo_w32_d3_S_x cvtcolor_og_fifo_w4_d2_S_x cvtcolor_og_flow_control_loop_pipe_sequential_init cvtcolor_og_fifo_w64_d4_S cvtcolor_og_fifo_w16_d2_S cvtcolor_og_fifo_w16_d2_S cvtcolor_og_fifo_w512_d2_S_x cvtcolor_og_fifo_w64_d5_S cvtcolor_og_fifo_w32_d4_S cvtcolor_og_fifo_w32_d4_S cvtcolor_og_fifo_w32_d2_S_x cvtcolor_og_fifo_w32_d2_S_x cvtcolor_og_fifo_w24_d2_S cvtcolor_og_fifo_w32_d2_S_x cvtcolor_og_fifo_w32_d2_S_x cvtcolor_og_fifo_w8_d2_S cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0 cvtcolor_og_gmem1_m_axi cvtcolor_og_gmem2_m_axi cvtcolor_og_control_s_axi entry_proc5 Block_entry1_proc Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream entry_proc3 last_blk_pxl_width AxiStream2MatStream_2_Pipeline_MMIterInLoopRow AxiStream2MatStream_2_s AxiStream2Mat Axi2Mat Array2xfMat_512_16_1080_1920_1_2_s bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop bgr2gray_16_0_1080_1920_1_2_2_s entry_proc4 addrbound Mat2Axi_Block_entry24_proc entry_proc last_blk_pxl_width_1 MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream_2_s Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi xfMat2Array_512_0_1080_1920_1_2_1_s cvtcolor_og
INFO-FLOW: Generating W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model cvtcolor_og_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cvtcolor_og_mul_16ns_16ns_32_3_1
INFO-FLOW: To file: write model cvtcolor_og_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cvtcolor_og_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model cvtcolor_og_fifo_w32_d3_S
INFO-FLOW: To file: write model cvtcolor_og_fifo_w32_d3_S
INFO-FLOW: To file: write model cvtcolor_og_fifo_w4_d2_S
INFO-FLOW: To file: write model cvtcolor_og_fifo_w512_d2_S
INFO-FLOW: To file: write model cvtcolor_og_fifo_w32_d2_S
INFO-FLOW: To file: write model cvtcolor_og_fifo_w32_d2_S
INFO-FLOW: To file: write model cvtcolor_og_start_for_AxiStream2Mat_U0
INFO-FLOW: To file: write model cvtcolor_og_mul_8ns_15ns_22_1_1
INFO-FLOW: To file: write model cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1
INFO-FLOW: To file: write model cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1
INFO-FLOW: To file: write model cvtcolor_og_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cvtcolor_og_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cvtcolor_og_mul_16ns_16ns_32_1_1
INFO-FLOW: To file: write model cvtcolor_og_fifo_w16_d3_S
INFO-FLOW: To file: write model cvtcolor_og_fifo_w32_d3_S_x
INFO-FLOW: To file: write model cvtcolor_og_fifo_w4_d2_S_x
INFO-FLOW: To file: write model cvtcolor_og_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cvtcolor_og_fifo_w64_d4_S
INFO-FLOW: To file: write model cvtcolor_og_fifo_w16_d2_S
INFO-FLOW: To file: write model cvtcolor_og_fifo_w16_d2_S
INFO-FLOW: To file: write model cvtcolor_og_fifo_w512_d2_S_x
INFO-FLOW: To file: write model cvtcolor_og_fifo_w64_d5_S
INFO-FLOW: To file: write model cvtcolor_og_fifo_w32_d4_S
INFO-FLOW: To file: write model cvtcolor_og_fifo_w32_d4_S
INFO-FLOW: To file: write model cvtcolor_og_fifo_w32_d2_S_x
INFO-FLOW: To file: write model cvtcolor_og_fifo_w32_d2_S_x
INFO-FLOW: To file: write model cvtcolor_og_fifo_w24_d2_S
INFO-FLOW: To file: write model cvtcolor_og_fifo_w32_d2_S_x
INFO-FLOW: To file: write model cvtcolor_og_fifo_w32_d2_S_x
INFO-FLOW: To file: write model cvtcolor_og_fifo_w8_d2_S
INFO-FLOW: To file: write model cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0
INFO-FLOW: To file: write model cvtcolor_og_gmem1_m_axi
INFO-FLOW: To file: write model cvtcolor_og_gmem2_m_axi
INFO-FLOW: To file: write model cvtcolor_og_control_s_axi
INFO-FLOW: To file: write model entry_proc5
INFO-FLOW: To file: write model Block_entry1_proc
INFO-FLOW: To file: write model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
INFO-FLOW: To file: write model Axi2AxiStream
INFO-FLOW: To file: write model entry_proc3
INFO-FLOW: To file: write model last_blk_pxl_width
INFO-FLOW: To file: write model AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
INFO-FLOW: To file: write model AxiStream2MatStream_2_s
INFO-FLOW: To file: write model AxiStream2Mat
INFO-FLOW: To file: write model Axi2Mat
INFO-FLOW: To file: write model Array2xfMat_512_16_1080_1920_1_2_s
INFO-FLOW: To file: write model bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop
INFO-FLOW: To file: write model bgr2gray_16_0_1080_1920_1_2_2_s
INFO-FLOW: To file: write model entry_proc4
INFO-FLOW: To file: write model addrbound
INFO-FLOW: To file: write model Mat2Axi_Block_entry24_proc
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model last_blk_pxl_width_1
INFO-FLOW: To file: write model MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
INFO-FLOW: To file: write model MatStream2AxiStream_2_s
INFO-FLOW: To file: write model Mat2AxiStream
INFO-FLOW: To file: write model AxiStream2Axi_Pipeline_MMIterOutLoop2
INFO-FLOW: To file: write model AxiStream2Axi
INFO-FLOW: To file: write model Mat2Axi
INFO-FLOW: To file: write model xfMat2Array_512_0_1080_1920_1_2_1_s
INFO-FLOW: To file: write model cvtcolor_og
INFO-FLOW: Generating W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.132 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/vhdl' dstVlogDir='W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/vlog' tclDir='W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db' modelList='cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_mul_16ns_16ns_32_3_1
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_mul_32s_32s_32_2_1
cvtcolor_og_fifo_w32_d3_S
cvtcolor_og_fifo_w32_d3_S
cvtcolor_og_fifo_w4_d2_S
cvtcolor_og_fifo_w512_d2_S
cvtcolor_og_fifo_w32_d2_S
cvtcolor_og_fifo_w32_d2_S
cvtcolor_og_start_for_AxiStream2Mat_U0
cvtcolor_og_mul_8ns_15ns_22_1_1
cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1
cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_mul_16ns_16ns_32_1_1
cvtcolor_og_fifo_w16_d3_S
cvtcolor_og_fifo_w32_d3_S_x
cvtcolor_og_fifo_w4_d2_S_x
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_fifo_w64_d4_S
cvtcolor_og_fifo_w16_d2_S
cvtcolor_og_fifo_w16_d2_S
cvtcolor_og_fifo_w512_d2_S_x
cvtcolor_og_fifo_w64_d5_S
cvtcolor_og_fifo_w32_d4_S
cvtcolor_og_fifo_w32_d4_S
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w24_d2_S
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w8_d2_S
cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0
cvtcolor_og_gmem1_m_axi
cvtcolor_og_gmem2_m_axi
cvtcolor_og_control_s_axi
entry_proc5
Block_entry1_proc
Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
Axi2AxiStream
entry_proc3
last_blk_pxl_width
AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_512_16_1080_1920_1_2_s
bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop
bgr2gray_16_0_1080_1920_1_2_2_s
entry_proc4
addrbound
Mat2Axi_Block_entry24_proc
entry_proc
last_blk_pxl_width_1
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_512_0_1080_1920_1_2_1_s
cvtcolor_og
' expOnly='0'
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc5.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Block_entry1_proc.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc3.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_s.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Mat.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2Mat.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Array2xfMat_512_16_1080_1920_1_2_s.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.385 sec.
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_s.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc4.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/addrbound.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi_Block_entry24_proc.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width_1.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_s.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/xfMat2Array_512_0_1080_1920_1_2_1_s.compgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.261 seconds; current allocated memory: 437.969 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='cvtcolor_og_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc5
INFO-FLOW: No bind nodes found for module_name Block_entry1_proc
INFO-FLOW: No bind nodes found for module_name entry_proc3
INFO-FLOW: No bind nodes found for module_name last_blk_pxl_width
INFO-FLOW: No bind nodes found for module_name Array2xfMat_512_16_1080_1920_1_2_s
INFO-FLOW: No bind nodes found for module_name entry_proc4
INFO-FLOW: No bind nodes found for module_name Mat2Axi_Block_entry24_proc
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name last_blk_pxl_width_1
INFO-FLOW: No bind nodes found for module_name AxiStream2Axi
INFO-FLOW: No bind nodes found for module_name xfMat2Array_512_0_1080_1920_1_2_1_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_mul_16ns_16ns_32_3_1
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_mul_32s_32s_32_2_1
cvtcolor_og_fifo_w32_d3_S
cvtcolor_og_fifo_w32_d3_S
cvtcolor_og_fifo_w4_d2_S
cvtcolor_og_fifo_w512_d2_S
cvtcolor_og_fifo_w32_d2_S
cvtcolor_og_fifo_w32_d2_S
cvtcolor_og_start_for_AxiStream2Mat_U0
cvtcolor_og_mul_8ns_15ns_22_1_1
cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1
cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_mul_16ns_16ns_32_1_1
cvtcolor_og_fifo_w16_d3_S
cvtcolor_og_fifo_w32_d3_S_x
cvtcolor_og_fifo_w4_d2_S_x
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_fifo_w64_d4_S
cvtcolor_og_fifo_w16_d2_S
cvtcolor_og_fifo_w16_d2_S
cvtcolor_og_fifo_w512_d2_S_x
cvtcolor_og_fifo_w64_d5_S
cvtcolor_og_fifo_w32_d4_S
cvtcolor_og_fifo_w32_d4_S
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w24_d2_S
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w8_d2_S
cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0
cvtcolor_og_gmem1_m_axi
cvtcolor_og_gmem2_m_axi
cvtcolor_og_control_s_axi
entry_proc5
Block_entry1_proc
Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
Axi2AxiStream
entry_proc3
last_blk_pxl_width
AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_512_16_1080_1920_1_2_s
bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop
bgr2gray_16_0_1080_1920_1_2_2_s
entry_proc4
addrbound
Mat2Axi_Block_entry24_proc
entry_proc
last_blk_pxl_width_1
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_512_0_1080_1920_1_2_1_s
cvtcolor_og
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/top-io-be.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc5.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Block_entry1_proc.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc3.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_s.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Mat.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Array2xfMat_512_16_1080_1920_1_2_s.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_s.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc4.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/addrbound.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi_Block_entry24_proc.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width_1.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_s.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/xfMat2Array_512_0_1080_1920_1_2_1_s.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.constraint.tcl 
Execute       sc_get_clocks cvtcolor_og 
Execute       source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 58 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 58 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST cvtcolor_og MODULE2INSTS {cvtcolor_og cvtcolor_og entry_proc5 entry_proc5_U0 Block_entry1_proc Block_entry1_proc_U0 Array2xfMat_512_16_1080_1920_1_2_s Array2xfMat_512_16_1080_1920_1_2_U0 Axi2Mat grp_Axi2Mat_fu_82 Axi2AxiStream Axi2AxiStream_U0 Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_128 AxiStream2Mat AxiStream2Mat_U0 entry_proc3 entry_proc3_U0 last_blk_pxl_width last_blk_pxl_width_U0 AxiStream2MatStream_2_s AxiStream2MatStream_2_U0 AxiStream2MatStream_2_Pipeline_MMIterInLoopRow grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58 bgr2gray_16_0_1080_1920_1_2_2_s bgr2gray_16_0_1080_1920_1_2_2_U0 bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64 xfMat2Array_512_0_1080_1920_1_2_1_s xfMat2Array_512_0_1080_1920_1_2_1_U0 Mat2Axi grp_Mat2Axi_fu_60 addrbound addrbound_U0 Mat2AxiStream Mat2AxiStream_U0 entry_proc entry_proc_U0 last_blk_pxl_width_1 last_blk_pxl_width_1_U0 MatStream2AxiStream_2_s MatStream2AxiStream_2_U0 MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79 entry_proc4 entry_proc4_U0 Mat2Axi_Block_entry24_proc Mat2Axi_Block_entry24_proc_U0 AxiStream2Axi AxiStream2Axi_U0 AxiStream2Axi_Pipeline_MMIterOutLoop2 grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_71} INST2MODULE {cvtcolor_og cvtcolor_og entry_proc5_U0 entry_proc5 Block_entry1_proc_U0 Block_entry1_proc Array2xfMat_512_16_1080_1920_1_2_U0 Array2xfMat_512_16_1080_1920_1_2_s grp_Axi2Mat_fu_82 Axi2Mat Axi2AxiStream_U0 Axi2AxiStream grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_128 Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 AxiStream2Mat_U0 AxiStream2Mat entry_proc3_U0 entry_proc3 last_blk_pxl_width_U0 last_blk_pxl_width AxiStream2MatStream_2_U0 AxiStream2MatStream_2_s grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58 AxiStream2MatStream_2_Pipeline_MMIterInLoopRow bgr2gray_16_0_1080_1920_1_2_2_U0 bgr2gray_16_0_1080_1920_1_2_2_s grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64 bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop xfMat2Array_512_0_1080_1920_1_2_1_U0 xfMat2Array_512_0_1080_1920_1_2_1_s grp_Mat2Axi_fu_60 Mat2Axi addrbound_U0 addrbound Mat2AxiStream_U0 Mat2AxiStream entry_proc_U0 entry_proc last_blk_pxl_width_1_U0 last_blk_pxl_width_1 MatStream2AxiStream_2_U0 MatStream2AxiStream_2_s grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79 MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol entry_proc4_U0 entry_proc4 Mat2Axi_Block_entry24_proc_U0 Mat2Axi_Block_entry24_proc AxiStream2Axi_U0 AxiStream2Axi grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_71 AxiStream2Axi_Pipeline_MMIterOutLoop2} INSTDATA {cvtcolor_og {DEPTH 1 CHILDREN {entry_proc5_U0 Block_entry1_proc_U0 Array2xfMat_512_16_1080_1920_1_2_U0 bgr2gray_16_0_1080_1920_1_2_2_U0 xfMat2Array_512_0_1080_1920_1_2_1_U0}} entry_proc5_U0 {DEPTH 2 CHILDREN {}} Block_entry1_proc_U0 {DEPTH 2 CHILDREN {}} Array2xfMat_512_16_1080_1920_1_2_U0 {DEPTH 2 CHILDREN grp_Axi2Mat_fu_82} grp_Axi2Mat_fu_82 {DEPTH 3 CHILDREN {Axi2AxiStream_U0 AxiStream2Mat_U0}} Axi2AxiStream_U0 {DEPTH 4 CHILDREN grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_128} grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_128 {DEPTH 5 CHILDREN {}} AxiStream2Mat_U0 {DEPTH 4 CHILDREN {entry_proc3_U0 last_blk_pxl_width_U0 AxiStream2MatStream_2_U0}} entry_proc3_U0 {DEPTH 5 CHILDREN {}} last_blk_pxl_width_U0 {DEPTH 5 CHILDREN {}} AxiStream2MatStream_2_U0 {DEPTH 5 CHILDREN grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58} grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58 {DEPTH 6 CHILDREN {}} bgr2gray_16_0_1080_1920_1_2_2_U0 {DEPTH 2 CHILDREN grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64} grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64 {DEPTH 3 CHILDREN {}} xfMat2Array_512_0_1080_1920_1_2_1_U0 {DEPTH 2 CHILDREN grp_Mat2Axi_fu_60} grp_Mat2Axi_fu_60 {DEPTH 3 CHILDREN {addrbound_U0 Mat2AxiStream_U0 entry_proc4_U0 Mat2Axi_Block_entry24_proc_U0 AxiStream2Axi_U0}} addrbound_U0 {DEPTH 4 CHILDREN {}} Mat2AxiStream_U0 {DEPTH 4 CHILDREN {entry_proc_U0 last_blk_pxl_width_1_U0 MatStream2AxiStream_2_U0}} entry_proc_U0 {DEPTH 5 CHILDREN {}} last_blk_pxl_width_1_U0 {DEPTH 5 CHILDREN {}} MatStream2AxiStream_2_U0 {DEPTH 5 CHILDREN grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79} grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79 {DEPTH 6 CHILDREN {}} entry_proc4_U0 {DEPTH 4 CHILDREN {}} Mat2Axi_Block_entry24_proc_U0 {DEPTH 4 CHILDREN {}} AxiStream2Axi_U0 {DEPTH 4 CHILDREN grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_71} grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_71 {DEPTH 5 CHILDREN {}}} MODULEDATA {Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_2_fu_100_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021} VARIABLE c_2 LOOP VITIS_LOOP_1021_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Axi2AxiStream {BINDINFO {{BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_16ns_16ns_32_3_1_U9 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952} VARIABLE mul_rows_cols LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 1 BRAM 0 URAM 0}} AxiStream2MatStream_2_Pipeline_MMIterInLoopRow {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1054_fu_221_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054} VARIABLE add_ln1054 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1074_fu_298_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074} VARIABLE add_ln1074 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1074_fu_314_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074} VARIABLE sub_ln1074 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1074_1_fu_320_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074} VARIABLE sub_ln1074_1 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1074_2_fu_425_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074} VARIABLE sub_ln1074_2 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1074_3_fu_434_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074} VARIABLE sub_ln1074_3 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME rem_3_fu_340_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1075} VARIABLE rem_3 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1067_fu_365_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067} VARIABLE sub_ln1067 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1067_1_fu_553_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067} VARIABLE sub_ln1067_1 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1071_fu_371_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071} VARIABLE add_ln1071 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1071_fu_385_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071} VARIABLE sub_ln1071 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1071_1_fu_593_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071} VARIABLE sub_ln1071_1 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1071_2_fu_494_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071} VARIABLE sub_ln1071_2 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rem_2_fu_401_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1072} VARIABLE rem_2 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1082_fu_685_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1082} VARIABLE sub_ln1082 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1086_fu_237_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086} VARIABLE add_ln1086 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AxiStream2MatStream_2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U32 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1052} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_85_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub3_fu_91_p2 SOURCE {} VARIABLE sub3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}}} AREA {DSP 3 BRAM 0 URAM 0}} AxiStream2Mat {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115} VARIABLE rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_c_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115} VARIABLE cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME last_blk_width_channel_U SOURCE :0 VARIABLE last_blk_width_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {4 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 3 BRAM 0 URAM 0}} Axi2Mat {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ldata_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1143} VARIABLE ldata LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {512 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c_U SOURCE :0 VARIABLE rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_c_U SOURCE :0 VARIABLE cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 4 BRAM 0 URAM 0}} bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5582_fu_95_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5582} VARIABLE add_ln5582 LOOP columnloop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_15ns_22_1_1_U62 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:886} VARIABLE mul_ln886 LOOP columnloop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_15ns_22ns_23_4_1_U64 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:886} VARIABLE mul_ln886_1 LOOP columnloop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_12ns_22ns_22_4_1_U63 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:886} VARIABLE mul_ln886_2 LOOP columnloop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_12ns_22ns_22_4_1_U63 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:886} VARIABLE add_ln886 LOOP columnloop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_15ns_22ns_23_4_1_U64 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color_utils.hpp:886} VARIABLE GRAY LOOP columnloop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} bgr2gray_16_0_1080_1920_1_2_2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5576_fu_94_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5576} VARIABLE add_ln5576 LOOP rowloop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} addrbound {BINDINFO {{BINDTYPE op ID {} IMPL dsp LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_16ns_16ns_32_3_1_U77 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952} VARIABLE mul_rows_cols LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln954_fu_81_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954} VARIABLE add_ln954 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1301_fu_205_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301} VARIABLE add_ln1301 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1324_fu_271_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1324} VARIABLE sub_ln1324 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1332_fu_319_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332} VARIABLE sub_ln1332 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1332_1_fu_341_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332} VARIABLE sub_ln1332_1 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filled_next_fu_292_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333} VARIABLE filled_next LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1306_fu_241_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1306} VARIABLE add_ln1306 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MatStream2AxiStream_2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_98_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U96 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1289} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 1 BRAM 0 URAM 0}} Mat2AxiStream {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1353} VARIABLE rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_c_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1353} VARIABLE cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME last_blk_width_channel_U SOURCE :0 VARIABLE last_blk_width_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {4 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 1 BRAM 0 URAM 0}} AxiStream2Axi_Pipeline_MMIterOutLoop2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1379_fu_104_p2 SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379} VARIABLE add_ln1379 LOOP MMIterOutLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Mat2Axi {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dout_c_U SOURCE :0 VARIABLE dout_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_channel_U SOURCE :0 VARIABLE p_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME axibound_U SOURCE :0 VARIABLE axibound LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ldata_U SOURCE {C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1420} VARIABLE ldata LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {512 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 2 BRAM 0 URAM 0}} cvtcolor_og {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME img_gray_c_U SOURCE W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22 VARIABLE img_gray_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 5 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgOutput0_rows_channel_U SOURCE W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22 VARIABLE imgOutput0_rows_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgOutput0_cols_channel_U SOURCE W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22 VARIABLE imgOutput0_cols_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput0_rows_c9_channel_U SOURCE W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22 VARIABLE imgInput0_rows_c9_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput0_cols_c10_channel_U SOURCE W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22 VARIABLE imgInput0_cols_c10_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput0_data_U SOURCE W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:12 VARIABLE imgInput0_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput0_rows_c_U SOURCE W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22 VARIABLE imgInput0_rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput0_cols_c_U SOURCE W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:22 VARIABLE imgInput0_cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgOutput0_data_U SOURCE W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp:16 VARIABLE imgOutput0_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 9 BRAM 116 URAM 0}} entry_proc5 {AREA {DSP 0 BRAM 0 URAM 0}} Block_entry1_proc {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc3 {AREA {DSP 0 BRAM 0 URAM 0}} last_blk_pxl_width {AREA {DSP 0 BRAM 0 URAM 0}} Array2xfMat_512_16_1080_1920_1_2_s {AREA {DSP 4 BRAM 0 URAM 0}} entry_proc4 {AREA {DSP 0 BRAM 0 URAM 0}} Mat2Axi_Block_entry24_proc {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} last_blk_pxl_width_1 {AREA {DSP 0 BRAM 0 URAM 0}} AxiStream2Axi {AREA {DSP 0 BRAM 0 URAM 0}} xfMat2Array_512_0_1080_1920_1_2_1_s {AREA {DSP 2 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 1.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 9.357 seconds; current allocated memory: 451.258 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cvtcolor_og.
INFO: [VLOG 209-307] Generating Verilog RTL for cvtcolor_og.
Execute       syn_report -model cvtcolor_og -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 35.624 sec.
Command   csynth_design done; 74.69 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21 seconds. CPU system time: 4 seconds. Elapsed time: 74.69 seconds; current allocated memory: 330.484 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.104 sec.
Execute       cleanup_all 
INFO-FLOW: Workspace W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls opened at Wed Mar 20 05:13:48 +0000 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.17 sec.
Execute   apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=accel3.cpp' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=accel3.cpp' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(14)
Execute     add_files W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp 
INFO: [HLS 200-10] Adding design file 'W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(7)
Execute     add_files * -appendflags -cflags -IC:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -IW:/vitis_workspace/ip24/att4/hls_component -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(8)
Execute     add_files * -appendflags -csimflags -IC:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -IW:/vitis_workspace/ip24/att4/hls_component -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=cvtcolor_og' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=cvtcolor_og' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(13)
Execute     set_top cvtcolor_og 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.327 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.113 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.159 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.576 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'cosim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(11)
Execute     config_cosim -argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'cosim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(12)
Execute     config_cosim -ldflags -L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'csim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(9)
Execute     config_csim -argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(10)
Execute     config_csim -ldflags -L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.614 sec.
Execute   apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline
Execute   export_design -flow none 
INFO: [HLS 200-1510] Running: export_design -flow none 
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.171 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=cvtcolor_og xml_exists=0
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to cvtcolor_og
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=64 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_mul_16ns_16ns_32_3_1
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_mul_32s_32s_32_2_1
cvtcolor_og_fifo_w32_d3_S
cvtcolor_og_fifo_w32_d3_S
cvtcolor_og_fifo_w4_d2_S
cvtcolor_og_fifo_w512_d2_S
cvtcolor_og_fifo_w32_d2_S
cvtcolor_og_fifo_w32_d2_S
cvtcolor_og_start_for_AxiStream2Mat_U0
cvtcolor_og_mul_8ns_15ns_22_1_1
cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1
cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_mul_16ns_16ns_32_1_1
cvtcolor_og_fifo_w16_d3_S
cvtcolor_og_fifo_w32_d3_S_x
cvtcolor_og_fifo_w4_d2_S_x
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_fifo_w64_d4_S
cvtcolor_og_fifo_w16_d2_S
cvtcolor_og_fifo_w16_d2_S
cvtcolor_og_fifo_w512_d2_S_x
cvtcolor_og_fifo_w64_d5_S
cvtcolor_og_fifo_w32_d4_S
cvtcolor_og_fifo_w32_d4_S
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w24_d2_S
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w8_d2_S
cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0
cvtcolor_og_gmem1_m_axi
cvtcolor_og_gmem2_m_axi
cvtcolor_og_control_s_axi
entry_proc5
Block_entry1_proc
Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
Axi2AxiStream
entry_proc3
last_blk_pxl_width
AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_512_16_1080_1920_1_2_s
bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop
bgr2gray_16_0_1080_1920_1_2_2_s
entry_proc4
addrbound
Mat2Axi_Block_entry24_proc
entry_proc
last_blk_pxl_width_1
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_512_0_1080_1920_1_2_1_s
cvtcolor_og
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/top-io-be.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc5.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Block_entry1_proc.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc3.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Mat.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Array2xfMat_512_16_1080_1920_1_2_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc4.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/addrbound.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi_Block_entry24_proc.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width_1.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/xfMat2Array_512_0_1080_1920_1_2_1_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.constraint.tcl 
Execute     sc_get_clocks cvtcolor_og 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to cvtcolor_og
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=cvtcolor_og
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.constraint.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.122 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s hls_component/cvtcolor_og.zip 
INFO: [HLS 200-802] Generated output file hls_component/cvtcolor_og.zip
Command   export_design done; 26.492 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 26.492 seconds; current allocated memory: 13.391 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls opened at Wed Mar 20 05:48:28 +0000 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.152 sec.
Execute   apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=accel3.cpp' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=accel3.cpp' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(14)
Execute     add_files W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp 
INFO: [HLS 200-10] Adding design file 'W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(7)
Execute     add_files * -appendflags -cflags -IC:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -IW:/vitis_workspace/ip24/att4/hls_component -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(8)
Execute     add_files * -appendflags -csimflags -IC:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -IW:/vitis_workspace/ip24/att4/hls_component -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=cvtcolor_og' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=cvtcolor_og' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(13)
Execute     set_top cvtcolor_og 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.698 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.146 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.928 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'cosim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(11)
Execute     config_cosim -argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'cosim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(12)
Execute     config_cosim -ldflags -L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'csim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(9)
Execute     config_csim -argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(10)
Execute     config_csim -ldflags -L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 3.041 sec.
Execute   apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline
Execute   export_design -flow none 
INFO: [HLS 200-1510] Running: export_design -flow none 
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.151 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=cvtcolor_og xml_exists=1
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to cvtcolor_og
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=64 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_mul_16ns_16ns_32_3_1
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_mul_32s_32s_32_2_1
cvtcolor_og_fifo_w32_d3_S
cvtcolor_og_fifo_w32_d3_S
cvtcolor_og_fifo_w4_d2_S
cvtcolor_og_fifo_w512_d2_S
cvtcolor_og_fifo_w32_d2_S
cvtcolor_og_fifo_w32_d2_S
cvtcolor_og_start_for_AxiStream2Mat_U0
cvtcolor_og_mul_8ns_15ns_22_1_1
cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1
cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_mul_16ns_16ns_32_1_1
cvtcolor_og_fifo_w16_d3_S
cvtcolor_og_fifo_w32_d3_S_x
cvtcolor_og_fifo_w4_d2_S_x
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_fifo_w64_d4_S
cvtcolor_og_fifo_w16_d2_S
cvtcolor_og_fifo_w16_d2_S
cvtcolor_og_fifo_w512_d2_S_x
cvtcolor_og_fifo_w64_d5_S
cvtcolor_og_fifo_w32_d4_S
cvtcolor_og_fifo_w32_d4_S
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w24_d2_S
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w8_d2_S
cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0
cvtcolor_og_gmem1_m_axi
cvtcolor_og_gmem2_m_axi
cvtcolor_og_control_s_axi
entry_proc5
Block_entry1_proc
Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
Axi2AxiStream
entry_proc3
last_blk_pxl_width
AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_512_16_1080_1920_1_2_s
bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop
bgr2gray_16_0_1080_1920_1_2_2_s
entry_proc4
addrbound
Mat2Axi_Block_entry24_proc
entry_proc
last_blk_pxl_width_1
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_512_0_1080_1920_1_2_1_s
cvtcolor_og
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/top-io-be.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc5.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Block_entry1_proc.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc3.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Mat.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Array2xfMat_512_16_1080_1920_1_2_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc4.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/addrbound.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi_Block_entry24_proc.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width_1.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/xfMat2Array_512_0_1080_1920_1_2_1_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.constraint.tcl 
Execute     sc_get_clocks cvtcolor_og 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to cvtcolor_og
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=cvtcolor_og
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.constraint.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s hls_component/cvtcolor_og.zip 
INFO: [HLS 200-802] Generated output file hls_component/cvtcolor_og.zip
Command   export_design done; 26.089 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 26.089 seconds; current allocated memory: 13.824 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls opened at Wed Mar 20 06:27:09 +0000 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.134 sec.
Execute   apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=accel3.cpp' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=accel3.cpp' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(14)
Execute     add_files W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp 
INFO: [HLS 200-10] Adding design file 'W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(7)
Execute     add_files * -appendflags -cflags -IC:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -IW:/vitis_workspace/ip24/att4/hls_component -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(8)
Execute     add_files * -appendflags -csimflags -IC:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -IW:/vitis_workspace/ip24/att4/hls_component -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=cvtcolor_og' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=cvtcolor_og' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(13)
Execute     set_top cvtcolor_og 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.294 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.107 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.147 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.52 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'cosim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(11)
Execute     config_cosim -argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'cosim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(12)
Execute     config_cosim -ldflags -L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'csim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(9)
Execute     config_csim -argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(10)
Execute     config_csim -ldflags -L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.556 sec.
Execute   apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline
Execute   export_design -flow none 
INFO: [HLS 200-1510] Running: export_design -flow none 
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.16 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=cvtcolor_og xml_exists=1
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to cvtcolor_og
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=64 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_mul_16ns_16ns_32_3_1
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_mul_32s_32s_32_2_1
cvtcolor_og_fifo_w32_d3_S
cvtcolor_og_fifo_w32_d3_S
cvtcolor_og_fifo_w4_d2_S
cvtcolor_og_fifo_w512_d2_S
cvtcolor_og_fifo_w32_d2_S
cvtcolor_og_fifo_w32_d2_S
cvtcolor_og_start_for_AxiStream2Mat_U0
cvtcolor_og_mul_8ns_15ns_22_1_1
cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1
cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_mul_16ns_16ns_32_1_1
cvtcolor_og_fifo_w16_d3_S
cvtcolor_og_fifo_w32_d3_S_x
cvtcolor_og_fifo_w4_d2_S_x
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_fifo_w64_d4_S
cvtcolor_og_fifo_w16_d2_S
cvtcolor_og_fifo_w16_d2_S
cvtcolor_og_fifo_w512_d2_S_x
cvtcolor_og_fifo_w64_d5_S
cvtcolor_og_fifo_w32_d4_S
cvtcolor_og_fifo_w32_d4_S
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w24_d2_S
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w8_d2_S
cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0
cvtcolor_og_gmem1_m_axi
cvtcolor_og_gmem2_m_axi
cvtcolor_og_control_s_axi
entry_proc5
Block_entry1_proc
Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
Axi2AxiStream
entry_proc3
last_blk_pxl_width
AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_512_16_1080_1920_1_2_s
bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop
bgr2gray_16_0_1080_1920_1_2_2_s
entry_proc4
addrbound
Mat2Axi_Block_entry24_proc
entry_proc
last_blk_pxl_width_1
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_512_0_1080_1920_1_2_1_s
cvtcolor_og
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/top-io-be.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc5.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Block_entry1_proc.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc3.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Mat.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Array2xfMat_512_16_1080_1920_1_2_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc4.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/addrbound.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi_Block_entry24_proc.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width_1.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/xfMat2Array_512_0_1080_1920_1_2_1_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.constraint.tcl 
Execute     sc_get_clocks cvtcolor_og 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to cvtcolor_og
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=cvtcolor_og
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.constraint.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.139 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s hls_component/cvtcolor_og.zip 
INFO: [HLS 200-802] Generated output file hls_component/cvtcolor_og.zip
Command   export_design done; 25.166 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 25.166 seconds; current allocated memory: 13.688 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls opened at Wed Mar 20 06:48:54 +0000 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.152 sec.
Execute   apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg 
INFO: [HLS 200-1510] Running: apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=accel3.cpp' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.file=accel3.cpp' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(14)
Execute     add_files W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp 
INFO: [HLS 200-10] Adding design file 'W:/vitis_workspace/ip24/att4/hls_component/accel3.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=W:/vitis_workspace/ip24/att4/hls_component/accel2.cpp' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=W:/vitis_workspace/ip24/att4/hls_component/accel2.cpp' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(15)
Execute     add_files W:/vitis_workspace/ip24/att4/hls_component/accel2.cpp 
INFO: [HLS 200-10] Adding design file 'W:/vitis_workspace/ip24/att4/hls_component/accel2.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(7)
Execute     add_files * -appendflags -cflags -IC:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -IW:/vitis_workspace/ip24/att4/hls_component -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(8)
Execute     add_files * -appendflags -csimflags -IC:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -IW:/vitis_workspace/ip24/att4/hls_component -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=cvtcolor_og' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=cvtcolor_og' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(13)
Execute     set_top cvtcolor_og 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx\Vitis_HLS\2023.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.333 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.109 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.153 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.563 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'cosim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(11)
Execute     config_cosim -argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'cosim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(12)
Execute     config_cosim -ldflags -L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'csim.argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(9)
Execute     config_csim -argv=C:/Xilinx/Vitis_Libraries/vision/data/128x128.png 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(10)
Execute     config_csim -ldflags -L C:/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs490 -lopencv_imgproc490 -lopencv_calib3d490 -lopencv_core490 -lopencv_highgui490 -lopencv_flann490 -lopencv_features2d490 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.636 sec.
Execute   apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline
Execute   export_design -flow none 
INFO: [HLS 200-1510] Running: export_design -flow none 
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.148 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=cvtcolor_og xml_exists=1
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to cvtcolor_og
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=64 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_mul_16ns_16ns_32_3_1
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_mul_32s_32s_32_2_1
cvtcolor_og_fifo_w32_d3_S
cvtcolor_og_fifo_w32_d3_S
cvtcolor_og_fifo_w4_d2_S
cvtcolor_og_fifo_w512_d2_S
cvtcolor_og_fifo_w32_d2_S
cvtcolor_og_fifo_w32_d2_S
cvtcolor_og_start_for_AxiStream2Mat_U0
cvtcolor_og_mul_8ns_15ns_22_1_1
cvtcolor_og_mac_muladd_8ns_12ns_22ns_22_4_1
cvtcolor_og_mac_muladd_8ns_15ns_22ns_23_4_1
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_mul_16ns_16ns_32_1_1
cvtcolor_og_fifo_w16_d3_S
cvtcolor_og_fifo_w32_d3_S_x
cvtcolor_og_fifo_w4_d2_S_x
cvtcolor_og_flow_control_loop_pipe_sequential_init
cvtcolor_og_fifo_w64_d4_S
cvtcolor_og_fifo_w16_d2_S
cvtcolor_og_fifo_w16_d2_S
cvtcolor_og_fifo_w512_d2_S_x
cvtcolor_og_fifo_w64_d5_S
cvtcolor_og_fifo_w32_d4_S
cvtcolor_og_fifo_w32_d4_S
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w24_d2_S
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w32_d2_S_x
cvtcolor_og_fifo_w8_d2_S
cvtcolor_og_start_for_bgr2gray_16_0_1080_1920_1_2_2_U0
cvtcolor_og_gmem1_m_axi
cvtcolor_og_gmem2_m_axi
cvtcolor_og_control_s_axi
entry_proc5
Block_entry1_proc
Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
Axi2AxiStream
entry_proc3
last_blk_pxl_width
AxiStream2MatStream_2_Pipeline_MMIterInLoopRow
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_512_16_1080_1920_1_2_s
bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop
bgr2gray_16_0_1080_1920_1_2_2_s
entry_proc4
addrbound
Mat2Axi_Block_entry24_proc
entry_proc
last_blk_pxl_width_1
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_512_0_1080_1920_1_2_1_s
cvtcolor_og
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/top-io-be.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc5.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Block_entry1_proc.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc3.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2MatStream_2_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Mat.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Array2xfMat_512_16_1080_1920_1_2_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/bgr2gray_16_0_1080_1920_1_2_2_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc4.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/addrbound.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi_Block_entry24_proc.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/last_blk_pxl_width_1.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/MatStream2AxiStream_2_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/xfMat2Array_512_0_1080_1920_1_2_1_s.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.constraint.tcl 
Execute     sc_get_clocks cvtcolor_og 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to cvtcolor_og
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.compgen.dataonly.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=cvtcolor_og
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.rtl_wrap.cfg.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.constraint.tcl 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/cvtcolor_og.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.102 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.143 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s hls_component/cvtcolor_og.zip 
INFO: [HLS 200-802] Generated output file hls_component/cvtcolor_og.zip
Command   export_design done; 25.051 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 25.051 seconds; current allocated memory: 14.184 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
