ARM GAS  /tmp/ccqIfCvP.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f3xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f3xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB484:
   1:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_hal_msp.c **** /**
   3:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_hal_msp.c ****   * @file         stm32f3xx_hal_msp.c
   5:Core/Src/stm32f3xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f3xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f3xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f3xx_hal_msp.c ****   *
  10:Core/Src/stm32f3xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f3xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f3xx_hal_msp.c ****   *
  13:Core/Src/stm32f3xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f3xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f3xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f3xx_hal_msp.c ****   *
  17:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f3xx_hal_msp.c ****   */
  19:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f3xx_hal_msp.c **** 
  21:Core/Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f3xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f3xx_hal_msp.c **** 
  25:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f3xx_hal_msp.c **** 
  27:Core/Src/stm32f3xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f3xx_hal_msp.c **** 
  30:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccqIfCvP.s 			page 2


  31:Core/Src/stm32f3xx_hal_msp.c **** 
  32:Core/Src/stm32f3xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f3xx_hal_msp.c **** 
  35:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f3xx_hal_msp.c **** 
  37:Core/Src/stm32f3xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f3xx_hal_msp.c **** 
  40:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f3xx_hal_msp.c **** 
  42:Core/Src/stm32f3xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f3xx_hal_msp.c **** 
  45:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f3xx_hal_msp.c **** 
  47:Core/Src/stm32f3xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f3xx_hal_msp.c **** 
  50:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f3xx_hal_msp.c **** 
  52:Core/Src/stm32f3xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f3xx_hal_msp.c **** 
  55:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f3xx_hal_msp.c **** 
  57:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f3xx_hal_msp.c **** 
  59:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f3xx_hal_msp.c **** 
  61:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f3xx_hal_msp.c ****                                                             /**
  63:Core/Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f3xx_hal_msp.c ****   */
  65:Core/Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f3xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f3xx_hal_msp.c **** 
  69:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f3xx_hal_msp.c **** 
  71:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 71 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 71 3 view .LVU2
  39              		.loc 1 71 3 view .LVU3
  40 0002 0A4B     		ldr	r3, .L3
  41 0004 9A69     		ldr	r2, [r3, #24]
  42 0006 42F00102 		orr	r2, r2, #1
  43 000a 9A61     		str	r2, [r3, #24]
  44              		.loc 1 71 3 view .LVU4
ARM GAS  /tmp/ccqIfCvP.s 			page 3


  45 000c 9A69     		ldr	r2, [r3, #24]
  46 000e 02F00102 		and	r2, r2, #1
  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 71 3 view .LVU5
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 72 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 72 3 view .LVU8
  55              		.loc 1 72 3 view .LVU9
  56 0016 DA69     		ldr	r2, [r3, #28]
  57 0018 42F08052 		orr	r2, r2, #268435456
  58 001c DA61     		str	r2, [r3, #28]
  59              		.loc 1 72 3 view .LVU10
  60 001e DB69     		ldr	r3, [r3, #28]
  61 0020 03F08053 		and	r3, r3, #268435456
  62 0024 0193     		str	r3, [sp, #4]
  63              		.loc 1 72 3 view .LVU11
  64 0026 019B     		ldr	r3, [sp, #4]
  65              	.LBE3:
  66              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f3xx_hal_msp.c **** 
  74:Core/Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f3xx_hal_msp.c **** 
  76:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f3xx_hal_msp.c **** 
  78:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f3xx_hal_msp.c **** }
  67              		.loc 1 79 1 is_stmt 0 view .LVU13
  68 0028 02B0     		add	sp, sp, #8
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE484:
  79              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_CAN_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_CAN_MspInit:
  87              	.LVL0:
  88              	.LFB485:
  80:Core/Src/stm32f3xx_hal_msp.c **** 
  81:Core/Src/stm32f3xx_hal_msp.c **** /**
  82:Core/Src/stm32f3xx_hal_msp.c **** * @brief CAN MSP Initialization
  83:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f3xx_hal_msp.c **** * @param hcan: CAN handle pointer
  85:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f3xx_hal_msp.c **** */
ARM GAS  /tmp/ccqIfCvP.s 			page 4


  87:Core/Src/stm32f3xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  88:Core/Src/stm32f3xx_hal_msp.c **** {
  89              		.loc 1 88 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 32
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 88 1 is_stmt 0 view .LVU15
  94 0000 00B5     		push	{lr}
  95              		.cfi_def_cfa_offset 4
  96              		.cfi_offset 14, -4
  97 0002 89B0     		sub	sp, sp, #36
  98              		.cfi_def_cfa_offset 40
  89:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  99              		.loc 1 89 3 is_stmt 1 view .LVU16
 100              		.loc 1 89 20 is_stmt 0 view .LVU17
 101 0004 0023     		movs	r3, #0
 102 0006 0393     		str	r3, [sp, #12]
 103 0008 0493     		str	r3, [sp, #16]
 104 000a 0593     		str	r3, [sp, #20]
 105 000c 0693     		str	r3, [sp, #24]
 106 000e 0793     		str	r3, [sp, #28]
  90:Core/Src/stm32f3xx_hal_msp.c ****   if(hcan->Instance==CAN)
 107              		.loc 1 90 3 is_stmt 1 view .LVU18
 108              		.loc 1 90 10 is_stmt 0 view .LVU19
 109 0010 0268     		ldr	r2, [r0]
 110              		.loc 1 90 5 view .LVU20
 111 0012 204B     		ldr	r3, .L9
 112 0014 9A42     		cmp	r2, r3
 113 0016 02D0     		beq	.L8
 114              	.LVL1:
 115              	.L5:
  91:Core/Src/stm32f3xx_hal_msp.c ****   {
  92:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspInit 0 */
  93:Core/Src/stm32f3xx_hal_msp.c **** 
  94:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspInit 0 */
  95:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
  97:Core/Src/stm32f3xx_hal_msp.c **** 
  98:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  99:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 100:Core/Src/stm32f3xx_hal_msp.c ****     PA11     ------> CAN_RX
 101:Core/Src/stm32f3xx_hal_msp.c ****     PA12     ------> CAN_TX
 102:Core/Src/stm32f3xx_hal_msp.c ****     */
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 107:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM1;
 108:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 109:Core/Src/stm32f3xx_hal_msp.c **** 
 110:Core/Src/stm32f3xx_hal_msp.c ****     /* CAN interrupt Init */
 111:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 112:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 113:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 114:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 115:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN_SCE_IRQn, 0, 0);
 116:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN_SCE_IRQn);
ARM GAS  /tmp/ccqIfCvP.s 			page 5


 117:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspInit 1 */
 118:Core/Src/stm32f3xx_hal_msp.c **** 
 119:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspInit 1 */
 120:Core/Src/stm32f3xx_hal_msp.c ****   }
 121:Core/Src/stm32f3xx_hal_msp.c **** 
 122:Core/Src/stm32f3xx_hal_msp.c **** }
 116              		.loc 1 122 1 view .LVU21
 117 0018 09B0     		add	sp, sp, #36
 118              		.cfi_remember_state
 119              		.cfi_def_cfa_offset 4
 120              		@ sp needed
 121 001a 5DF804FB 		ldr	pc, [sp], #4
 122              	.LVL2:
 123              	.L8:
 124              		.cfi_restore_state
  96:Core/Src/stm32f3xx_hal_msp.c **** 
 125              		.loc 1 96 5 is_stmt 1 view .LVU22
 126              	.LBB4:
  96:Core/Src/stm32f3xx_hal_msp.c **** 
 127              		.loc 1 96 5 view .LVU23
  96:Core/Src/stm32f3xx_hal_msp.c **** 
 128              		.loc 1 96 5 view .LVU24
 129 001e 03F5D633 		add	r3, r3, #109568
 130 0022 DA69     		ldr	r2, [r3, #28]
 131 0024 42F00072 		orr	r2, r2, #33554432
 132 0028 DA61     		str	r2, [r3, #28]
  96:Core/Src/stm32f3xx_hal_msp.c **** 
 133              		.loc 1 96 5 view .LVU25
 134 002a DA69     		ldr	r2, [r3, #28]
 135 002c 02F00072 		and	r2, r2, #33554432
 136 0030 0192     		str	r2, [sp, #4]
  96:Core/Src/stm32f3xx_hal_msp.c **** 
 137              		.loc 1 96 5 view .LVU26
 138 0032 019A     		ldr	r2, [sp, #4]
 139              	.LBE4:
  96:Core/Src/stm32f3xx_hal_msp.c **** 
 140              		.loc 1 96 5 view .LVU27
  98:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 141              		.loc 1 98 5 view .LVU28
 142              	.LBB5:
  98:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 143              		.loc 1 98 5 view .LVU29
  98:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 144              		.loc 1 98 5 view .LVU30
 145 0034 5A69     		ldr	r2, [r3, #20]
 146 0036 42F40032 		orr	r2, r2, #131072
 147 003a 5A61     		str	r2, [r3, #20]
  98:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 148              		.loc 1 98 5 view .LVU31
 149 003c 5B69     		ldr	r3, [r3, #20]
 150 003e 03F40033 		and	r3, r3, #131072
 151 0042 0293     		str	r3, [sp, #8]
  98:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 152              		.loc 1 98 5 view .LVU32
 153 0044 029B     		ldr	r3, [sp, #8]
 154              	.LBE5:
  98:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
ARM GAS  /tmp/ccqIfCvP.s 			page 6


 155              		.loc 1 98 5 view .LVU33
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 156              		.loc 1 103 5 view .LVU34
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 157              		.loc 1 103 25 is_stmt 0 view .LVU35
 158 0046 4FF4C053 		mov	r3, #6144
 159 004a 0393     		str	r3, [sp, #12]
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 160              		.loc 1 104 5 is_stmt 1 view .LVU36
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 161              		.loc 1 104 26 is_stmt 0 view .LVU37
 162 004c 0223     		movs	r3, #2
 163 004e 0493     		str	r3, [sp, #16]
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 164              		.loc 1 105 5 is_stmt 1 view .LVU38
 106:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM1;
 165              		.loc 1 106 5 view .LVU39
 106:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM1;
 166              		.loc 1 106 27 is_stmt 0 view .LVU40
 167 0050 0323     		movs	r3, #3
 168 0052 0693     		str	r3, [sp, #24]
 107:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 169              		.loc 1 107 5 is_stmt 1 view .LVU41
 107:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 170              		.loc 1 107 31 is_stmt 0 view .LVU42
 171 0054 0923     		movs	r3, #9
 172 0056 0793     		str	r3, [sp, #28]
 108:Core/Src/stm32f3xx_hal_msp.c **** 
 173              		.loc 1 108 5 is_stmt 1 view .LVU43
 174 0058 03A9     		add	r1, sp, #12
 175 005a 4FF09040 		mov	r0, #1207959552
 176              	.LVL3:
 108:Core/Src/stm32f3xx_hal_msp.c **** 
 177              		.loc 1 108 5 is_stmt 0 view .LVU44
 178 005e FFF7FEFF 		bl	HAL_GPIO_Init
 179              	.LVL4:
 111:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 180              		.loc 1 111 5 is_stmt 1 view .LVU45
 181 0062 0022     		movs	r2, #0
 182 0064 1146     		mov	r1, r2
 183 0066 1420     		movs	r0, #20
 184 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 185              	.LVL5:
 112:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 186              		.loc 1 112 5 view .LVU46
 187 006c 1420     		movs	r0, #20
 188 006e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 189              	.LVL6:
 113:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 190              		.loc 1 113 5 view .LVU47
 191 0072 0022     		movs	r2, #0
 192 0074 1146     		mov	r1, r2
 193 0076 1520     		movs	r0, #21
 194 0078 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 195              	.LVL7:
 114:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN_SCE_IRQn, 0, 0);
 196              		.loc 1 114 5 view .LVU48
ARM GAS  /tmp/ccqIfCvP.s 			page 7


 197 007c 1520     		movs	r0, #21
 198 007e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 199              	.LVL8:
 115:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN_SCE_IRQn);
 200              		.loc 1 115 5 view .LVU49
 201 0082 0022     		movs	r2, #0
 202 0084 1146     		mov	r1, r2
 203 0086 1620     		movs	r0, #22
 204 0088 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 205              	.LVL9:
 116:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspInit 1 */
 206              		.loc 1 116 5 view .LVU50
 207 008c 1620     		movs	r0, #22
 208 008e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 209              	.LVL10:
 210              		.loc 1 122 1 is_stmt 0 view .LVU51
 211 0092 C1E7     		b	.L5
 212              	.L10:
 213              		.align	2
 214              	.L9:
 215 0094 00640040 		.word	1073767424
 216              		.cfi_endproc
 217              	.LFE485:
 219              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 220              		.align	1
 221              		.global	HAL_CAN_MspDeInit
 222              		.syntax unified
 223              		.thumb
 224              		.thumb_func
 226              	HAL_CAN_MspDeInit:
 227              	.LVL11:
 228              	.LFB486:
 123:Core/Src/stm32f3xx_hal_msp.c **** 
 124:Core/Src/stm32f3xx_hal_msp.c **** /**
 125:Core/Src/stm32f3xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 126:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 127:Core/Src/stm32f3xx_hal_msp.c **** * @param hcan: CAN handle pointer
 128:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 129:Core/Src/stm32f3xx_hal_msp.c **** */
 130:Core/Src/stm32f3xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 131:Core/Src/stm32f3xx_hal_msp.c **** {
 229              		.loc 1 131 1 is_stmt 1 view -0
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 0
 232              		@ frame_needed = 0, uses_anonymous_args = 0
 233              		.loc 1 131 1 is_stmt 0 view .LVU53
 234 0000 08B5     		push	{r3, lr}
 235              		.cfi_def_cfa_offset 8
 236              		.cfi_offset 3, -8
 237              		.cfi_offset 14, -4
 132:Core/Src/stm32f3xx_hal_msp.c ****   if(hcan->Instance==CAN)
 238              		.loc 1 132 3 is_stmt 1 view .LVU54
 239              		.loc 1 132 10 is_stmt 0 view .LVU55
 240 0002 0268     		ldr	r2, [r0]
 241              		.loc 1 132 5 view .LVU56
 242 0004 0C4B     		ldr	r3, .L15
 243 0006 9A42     		cmp	r2, r3
ARM GAS  /tmp/ccqIfCvP.s 			page 8


 244 0008 00D0     		beq	.L14
 245              	.LVL12:
 246              	.L11:
 133:Core/Src/stm32f3xx_hal_msp.c ****   {
 134:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspDeInit 0 */
 135:Core/Src/stm32f3xx_hal_msp.c **** 
 136:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspDeInit 0 */
 137:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 138:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 139:Core/Src/stm32f3xx_hal_msp.c **** 
 140:Core/Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration
 141:Core/Src/stm32f3xx_hal_msp.c ****     PA11     ------> CAN_RX
 142:Core/Src/stm32f3xx_hal_msp.c ****     PA12     ------> CAN_TX
 143:Core/Src/stm32f3xx_hal_msp.c ****     */
 144:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 145:Core/Src/stm32f3xx_hal_msp.c **** 
 146:Core/Src/stm32f3xx_hal_msp.c ****     /* CAN interrupt DeInit */
 147:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USB_LP_CAN_RX0_IRQn);
 148:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN_RX1_IRQn);
 149:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN_SCE_IRQn);
 150:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspDeInit 1 */
 151:Core/Src/stm32f3xx_hal_msp.c **** 
 152:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspDeInit 1 */
 153:Core/Src/stm32f3xx_hal_msp.c ****   }
 154:Core/Src/stm32f3xx_hal_msp.c **** 
 155:Core/Src/stm32f3xx_hal_msp.c **** }
 247              		.loc 1 155 1 view .LVU57
 248 000a 08BD     		pop	{r3, pc}
 249              	.LVL13:
 250              	.L14:
 138:Core/Src/stm32f3xx_hal_msp.c **** 
 251              		.loc 1 138 5 is_stmt 1 view .LVU58
 252 000c 0B4A     		ldr	r2, .L15+4
 253 000e D369     		ldr	r3, [r2, #28]
 254 0010 23F00073 		bic	r3, r3, #33554432
 255 0014 D361     		str	r3, [r2, #28]
 144:Core/Src/stm32f3xx_hal_msp.c **** 
 256              		.loc 1 144 5 view .LVU59
 257 0016 4FF4C051 		mov	r1, #6144
 258 001a 4FF09040 		mov	r0, #1207959552
 259              	.LVL14:
 144:Core/Src/stm32f3xx_hal_msp.c **** 
 260              		.loc 1 144 5 is_stmt 0 view .LVU60
 261 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 262              	.LVL15:
 147:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN_RX1_IRQn);
 263              		.loc 1 147 5 is_stmt 1 view .LVU61
 264 0022 1420     		movs	r0, #20
 265 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 266              	.LVL16:
 148:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN_SCE_IRQn);
 267              		.loc 1 148 5 view .LVU62
 268 0028 1520     		movs	r0, #21
 269 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 270              	.LVL17:
 149:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspDeInit 1 */
 271              		.loc 1 149 5 view .LVU63
ARM GAS  /tmp/ccqIfCvP.s 			page 9


 272 002e 1620     		movs	r0, #22
 273 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 274              	.LVL18:
 275              		.loc 1 155 1 is_stmt 0 view .LVU64
 276 0034 E9E7     		b	.L11
 277              	.L16:
 278 0036 00BF     		.align	2
 279              	.L15:
 280 0038 00640040 		.word	1073767424
 281 003c 00100240 		.word	1073876992
 282              		.cfi_endproc
 283              	.LFE486:
 285              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 286              		.align	1
 287              		.global	HAL_TIM_Base_MspInit
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 292              	HAL_TIM_Base_MspInit:
 293              	.LVL19:
 294              	.LFB487:
 156:Core/Src/stm32f3xx_hal_msp.c **** 
 157:Core/Src/stm32f3xx_hal_msp.c **** /**
 158:Core/Src/stm32f3xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 159:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 160:Core/Src/stm32f3xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 161:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 162:Core/Src/stm32f3xx_hal_msp.c **** */
 163:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 164:Core/Src/stm32f3xx_hal_msp.c **** {
 295              		.loc 1 164 1 is_stmt 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 16
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		.loc 1 164 1 is_stmt 0 view .LVU66
 300 0000 00B5     		push	{lr}
 301              		.cfi_def_cfa_offset 4
 302              		.cfi_offset 14, -4
 303 0002 85B0     		sub	sp, sp, #20
 304              		.cfi_def_cfa_offset 24
 165:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 305              		.loc 1 165 3 is_stmt 1 view .LVU67
 306              		.loc 1 165 15 is_stmt 0 view .LVU68
 307 0004 0368     		ldr	r3, [r0]
 308              		.loc 1 165 5 view .LVU69
 309 0006 354A     		ldr	r2, .L27
 310 0008 9342     		cmp	r3, r2
 311 000a 0BD0     		beq	.L23
 166:Core/Src/stm32f3xx_hal_msp.c ****   {
 167:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 168:Core/Src/stm32f3xx_hal_msp.c **** 
 169:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 170:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 171:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 172:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 173:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 174:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
ARM GAS  /tmp/ccqIfCvP.s 			page 10


 175:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 176:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 177:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 178:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 179:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 180:Core/Src/stm32f3xx_hal_msp.c **** 
 181:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 182:Core/Src/stm32f3xx_hal_msp.c ****   }
 183:Core/Src/stm32f3xx_hal_msp.c ****   else if(htim_base->Instance==TIM15)
 312              		.loc 1 183 8 is_stmt 1 view .LVU70
 313              		.loc 1 183 10 is_stmt 0 view .LVU71
 314 000c 344A     		ldr	r2, .L27+4
 315 000e 9342     		cmp	r3, r2
 316 0010 2BD0     		beq	.L24
 184:Core/Src/stm32f3xx_hal_msp.c ****   {
 185:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 0 */
 186:Core/Src/stm32f3xx_hal_msp.c **** 
 187:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 0 */
 188:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 189:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_ENABLE();
 190:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM15 interrupt Init */
 191:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 192:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 193:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 194:Core/Src/stm32f3xx_hal_msp.c **** 
 195:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 1 */
 196:Core/Src/stm32f3xx_hal_msp.c ****   }
 197:Core/Src/stm32f3xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 317              		.loc 1 197 8 is_stmt 1 view .LVU72
 318              		.loc 1 197 10 is_stmt 0 view .LVU73
 319 0012 344A     		ldr	r2, .L27+8
 320 0014 9342     		cmp	r3, r2
 321 0016 3BD0     		beq	.L25
 198:Core/Src/stm32f3xx_hal_msp.c ****   {
 199:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 200:Core/Src/stm32f3xx_hal_msp.c **** 
 201:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
 202:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 203:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 204:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM16 interrupt Init */
 205:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 206:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 207:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 208:Core/Src/stm32f3xx_hal_msp.c **** 
 209:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 210:Core/Src/stm32f3xx_hal_msp.c ****   }
 211:Core/Src/stm32f3xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 322              		.loc 1 211 8 is_stmt 1 view .LVU74
 323              		.loc 1 211 10 is_stmt 0 view .LVU75
 324 0018 334A     		ldr	r2, .L27+12
 325 001a 9342     		cmp	r3, r2
 326 001c 4BD0     		beq	.L26
 327              	.LVL20:
 328              	.L17:
 212:Core/Src/stm32f3xx_hal_msp.c ****   {
 213:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 214:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/ccqIfCvP.s 			page 11


 215:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 216:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 217:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 218:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 interrupt Init */
 219:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 220:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 221:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 222:Core/Src/stm32f3xx_hal_msp.c **** 
 223:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 224:Core/Src/stm32f3xx_hal_msp.c ****   }
 225:Core/Src/stm32f3xx_hal_msp.c **** 
 226:Core/Src/stm32f3xx_hal_msp.c **** }
 329              		.loc 1 226 1 view .LVU76
 330 001e 05B0     		add	sp, sp, #20
 331              		.cfi_remember_state
 332              		.cfi_def_cfa_offset 4
 333              		@ sp needed
 334 0020 5DF804FB 		ldr	pc, [sp], #4
 335              	.LVL21:
 336              	.L23:
 337              		.cfi_restore_state
 171:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 338              		.loc 1 171 5 is_stmt 1 view .LVU77
 339              	.LBB6:
 171:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 340              		.loc 1 171 5 view .LVU78
 171:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 341              		.loc 1 171 5 view .LVU79
 342 0024 314B     		ldr	r3, .L27+16
 343 0026 9A69     		ldr	r2, [r3, #24]
 344 0028 42F40062 		orr	r2, r2, #2048
 345 002c 9A61     		str	r2, [r3, #24]
 171:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 346              		.loc 1 171 5 view .LVU80
 347 002e 9B69     		ldr	r3, [r3, #24]
 348 0030 03F40063 		and	r3, r3, #2048
 349 0034 0093     		str	r3, [sp]
 171:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 350              		.loc 1 171 5 view .LVU81
 351 0036 009B     		ldr	r3, [sp]
 352              	.LBE6:
 171:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt Init */
 353              		.loc 1 171 5 view .LVU82
 173:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 354              		.loc 1 173 5 view .LVU83
 355 0038 0022     		movs	r2, #0
 356 003a 1146     		mov	r1, r2
 357 003c 1820     		movs	r0, #24
 358              	.LVL22:
 173:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 359              		.loc 1 173 5 is_stmt 0 view .LVU84
 360 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 361              	.LVL23:
 174:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 362              		.loc 1 174 5 is_stmt 1 view .LVU85
 363 0042 1820     		movs	r0, #24
 364 0044 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/ccqIfCvP.s 			page 12


 365              	.LVL24:
 175:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 366              		.loc 1 175 5 view .LVU86
 367 0048 0022     		movs	r2, #0
 368 004a 1146     		mov	r1, r2
 369 004c 1920     		movs	r0, #25
 370 004e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 371              	.LVL25:
 176:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 372              		.loc 1 176 5 view .LVU87
 373 0052 1920     		movs	r0, #25
 374 0054 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 375              	.LVL26:
 177:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 376              		.loc 1 177 5 view .LVU88
 377 0058 0022     		movs	r2, #0
 378 005a 1146     		mov	r1, r2
 379 005c 1A20     		movs	r0, #26
 380 005e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 381              	.LVL27:
 178:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 382              		.loc 1 178 5 view .LVU89
 383 0062 1A20     		movs	r0, #26
 384 0064 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 385              	.LVL28:
 386 0068 D9E7     		b	.L17
 387              	.LVL29:
 388              	.L24:
 189:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM15 interrupt Init */
 389              		.loc 1 189 5 view .LVU90
 390              	.LBB7:
 189:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM15 interrupt Init */
 391              		.loc 1 189 5 view .LVU91
 189:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM15 interrupt Init */
 392              		.loc 1 189 5 view .LVU92
 393 006a 204B     		ldr	r3, .L27+16
 394 006c 9A69     		ldr	r2, [r3, #24]
 395 006e 42F48032 		orr	r2, r2, #65536
 396 0072 9A61     		str	r2, [r3, #24]
 189:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM15 interrupt Init */
 397              		.loc 1 189 5 view .LVU93
 398 0074 9B69     		ldr	r3, [r3, #24]
 399 0076 03F48033 		and	r3, r3, #65536
 400 007a 0193     		str	r3, [sp, #4]
 189:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM15 interrupt Init */
 401              		.loc 1 189 5 view .LVU94
 402 007c 019B     		ldr	r3, [sp, #4]
 403              	.LBE7:
 189:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM15 interrupt Init */
 404              		.loc 1 189 5 view .LVU95
 191:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 405              		.loc 1 191 5 view .LVU96
 406 007e 0022     		movs	r2, #0
 407 0080 1146     		mov	r1, r2
 408 0082 1820     		movs	r0, #24
 409              	.LVL30:
 191:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
ARM GAS  /tmp/ccqIfCvP.s 			page 13


 410              		.loc 1 191 5 is_stmt 0 view .LVU97
 411 0084 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 412              	.LVL31:
 192:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 413              		.loc 1 192 5 is_stmt 1 view .LVU98
 414 0088 1820     		movs	r0, #24
 415 008a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 416              	.LVL32:
 417 008e C6E7     		b	.L17
 418              	.LVL33:
 419              	.L25:
 203:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM16 interrupt Init */
 420              		.loc 1 203 5 view .LVU99
 421              	.LBB8:
 203:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM16 interrupt Init */
 422              		.loc 1 203 5 view .LVU100
 203:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM16 interrupt Init */
 423              		.loc 1 203 5 view .LVU101
 424 0090 164B     		ldr	r3, .L27+16
 425 0092 9A69     		ldr	r2, [r3, #24]
 426 0094 42F40032 		orr	r2, r2, #131072
 427 0098 9A61     		str	r2, [r3, #24]
 203:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM16 interrupt Init */
 428              		.loc 1 203 5 view .LVU102
 429 009a 9B69     		ldr	r3, [r3, #24]
 430 009c 03F40033 		and	r3, r3, #131072
 431 00a0 0293     		str	r3, [sp, #8]
 203:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM16 interrupt Init */
 432              		.loc 1 203 5 view .LVU103
 433 00a2 029B     		ldr	r3, [sp, #8]
 434              	.LBE8:
 203:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM16 interrupt Init */
 435              		.loc 1 203 5 view .LVU104
 205:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 436              		.loc 1 205 5 view .LVU105
 437 00a4 0022     		movs	r2, #0
 438 00a6 1146     		mov	r1, r2
 439 00a8 1920     		movs	r0, #25
 440              	.LVL34:
 205:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 441              		.loc 1 205 5 is_stmt 0 view .LVU106
 442 00aa FFF7FEFF 		bl	HAL_NVIC_SetPriority
 443              	.LVL35:
 206:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 444              		.loc 1 206 5 is_stmt 1 view .LVU107
 445 00ae 1920     		movs	r0, #25
 446 00b0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 447              	.LVL36:
 448 00b4 B3E7     		b	.L17
 449              	.LVL37:
 450              	.L26:
 217:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 interrupt Init */
 451              		.loc 1 217 5 view .LVU108
 452              	.LBB9:
 217:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 interrupt Init */
 453              		.loc 1 217 5 view .LVU109
 217:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 interrupt Init */
ARM GAS  /tmp/ccqIfCvP.s 			page 14


 454              		.loc 1 217 5 view .LVU110
 455 00b6 0D4B     		ldr	r3, .L27+16
 456 00b8 9A69     		ldr	r2, [r3, #24]
 457 00ba 42F48022 		orr	r2, r2, #262144
 458 00be 9A61     		str	r2, [r3, #24]
 217:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 interrupt Init */
 459              		.loc 1 217 5 view .LVU111
 460 00c0 9B69     		ldr	r3, [r3, #24]
 461 00c2 03F48023 		and	r3, r3, #262144
 462 00c6 0393     		str	r3, [sp, #12]
 217:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 interrupt Init */
 463              		.loc 1 217 5 view .LVU112
 464 00c8 039B     		ldr	r3, [sp, #12]
 465              	.LBE9:
 217:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 interrupt Init */
 466              		.loc 1 217 5 view .LVU113
 219:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 467              		.loc 1 219 5 view .LVU114
 468 00ca 0022     		movs	r2, #0
 469 00cc 1146     		mov	r1, r2
 470 00ce 1A20     		movs	r0, #26
 471              	.LVL38:
 219:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 472              		.loc 1 219 5 is_stmt 0 view .LVU115
 473 00d0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 474              	.LVL39:
 220:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 475              		.loc 1 220 5 is_stmt 1 view .LVU116
 476 00d4 1A20     		movs	r0, #26
 477 00d6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 478              	.LVL40:
 479              		.loc 1 226 1 is_stmt 0 view .LVU117
 480 00da A0E7     		b	.L17
 481              	.L28:
 482              		.align	2
 483              	.L27:
 484 00dc 002C0140 		.word	1073818624
 485 00e0 00400140 		.word	1073823744
 486 00e4 00440140 		.word	1073824768
 487 00e8 00480140 		.word	1073825792
 488 00ec 00100240 		.word	1073876992
 489              		.cfi_endproc
 490              	.LFE487:
 492              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 493              		.align	1
 494              		.global	HAL_TIM_MspPostInit
 495              		.syntax unified
 496              		.thumb
 497              		.thumb_func
 499              	HAL_TIM_MspPostInit:
 500              	.LVL41:
 501              	.LFB488:
 227:Core/Src/stm32f3xx_hal_msp.c **** 
 228:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 229:Core/Src/stm32f3xx_hal_msp.c **** {
 502              		.loc 1 229 1 is_stmt 1 view -0
 503              		.cfi_startproc
ARM GAS  /tmp/ccqIfCvP.s 			page 15


 504              		@ args = 0, pretend = 0, frame = 32
 505              		@ frame_needed = 0, uses_anonymous_args = 0
 506              		.loc 1 229 1 is_stmt 0 view .LVU119
 507 0000 00B5     		push	{lr}
 508              		.cfi_def_cfa_offset 4
 509              		.cfi_offset 14, -4
 510 0002 89B0     		sub	sp, sp, #36
 511              		.cfi_def_cfa_offset 40
 230:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 512              		.loc 1 230 3 is_stmt 1 view .LVU120
 513              		.loc 1 230 20 is_stmt 0 view .LVU121
 514 0004 0023     		movs	r3, #0
 515 0006 0393     		str	r3, [sp, #12]
 516 0008 0493     		str	r3, [sp, #16]
 517 000a 0593     		str	r3, [sp, #20]
 518 000c 0693     		str	r3, [sp, #24]
 519 000e 0793     		str	r3, [sp, #28]
 231:Core/Src/stm32f3xx_hal_msp.c ****   if(htim->Instance==TIM15)
 520              		.loc 1 231 3 is_stmt 1 view .LVU122
 521              		.loc 1 231 10 is_stmt 0 view .LVU123
 522 0010 0368     		ldr	r3, [r0]
 523              		.loc 1 231 5 view .LVU124
 524 0012 264A     		ldr	r2, .L37
 525 0014 9342     		cmp	r3, r2
 526 0016 08D0     		beq	.L34
 232:Core/Src/stm32f3xx_hal_msp.c ****   {
 233:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspPostInit 0 */
 234:Core/Src/stm32f3xx_hal_msp.c **** 
 235:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM15_MspPostInit 0 */
 236:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 237:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 238:Core/Src/stm32f3xx_hal_msp.c ****     PA1     ------> TIM15_CH1N
 239:Core/Src/stm32f3xx_hal_msp.c ****     */
 240:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = ASB_SERVO_PWM_CMD_Pin;
 241:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 242:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 243:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 244:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM15;
 245:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(ASB_SERVO_PWM_CMD_GPIO_Port, &GPIO_InitStruct);
 246:Core/Src/stm32f3xx_hal_msp.c **** 
 247:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspPostInit 1 */
 248:Core/Src/stm32f3xx_hal_msp.c **** 
 249:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM15_MspPostInit 1 */
 250:Core/Src/stm32f3xx_hal_msp.c ****   }
 251:Core/Src/stm32f3xx_hal_msp.c ****   else if(htim->Instance==TIM16)
 527              		.loc 1 251 8 is_stmt 1 view .LVU125
 528              		.loc 1 251 10 is_stmt 0 view .LVU126
 529 0018 254A     		ldr	r2, .L37+4
 530 001a 9342     		cmp	r3, r2
 531 001c 1AD0     		beq	.L35
 252:Core/Src/stm32f3xx_hal_msp.c ****   {
 253:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspPostInit 0 */
 254:Core/Src/stm32f3xx_hal_msp.c **** 
 255:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM16_MspPostInit 0 */
 256:Core/Src/stm32f3xx_hal_msp.c **** 
 257:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 258:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM16 GPIO Configuration
ARM GAS  /tmp/ccqIfCvP.s 			page 16


 259:Core/Src/stm32f3xx_hal_msp.c ****     PB8     ------> TIM16_CH1
 260:Core/Src/stm32f3xx_hal_msp.c ****     */
 261:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = BAT_FAN_PWM_CMD_Pin;
 262:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 263:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 264:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 265:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 266:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(BAT_FAN_PWM_CMD_GPIO_Port, &GPIO_InitStruct);
 267:Core/Src/stm32f3xx_hal_msp.c **** 
 268:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspPostInit 1 */
 269:Core/Src/stm32f3xx_hal_msp.c **** 
 270:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM16_MspPostInit 1 */
 271:Core/Src/stm32f3xx_hal_msp.c ****   }
 272:Core/Src/stm32f3xx_hal_msp.c ****   else if(htim->Instance==TIM17)
 532              		.loc 1 272 8 is_stmt 1 view .LVU127
 533              		.loc 1 272 10 is_stmt 0 view .LVU128
 534 001e 254A     		ldr	r2, .L37+8
 535 0020 9342     		cmp	r3, r2
 536 0022 2DD0     		beq	.L36
 537              	.LVL42:
 538              	.L29:
 273:Core/Src/stm32f3xx_hal_msp.c ****   {
 274:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspPostInit 0 */
 275:Core/Src/stm32f3xx_hal_msp.c **** 
 276:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspPostInit 0 */
 277:Core/Src/stm32f3xx_hal_msp.c **** 
 278:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 279:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM17 GPIO Configuration
 280:Core/Src/stm32f3xx_hal_msp.c ****     PB9     ------> TIM17_CH1
 281:Core/Src/stm32f3xx_hal_msp.c ****     */
 282:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = RADIATOR_FANS_PWM_CMD_Pin;
 283:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 284:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 285:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 286:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 287:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(RADIATOR_FANS_PWM_CMD_GPIO_Port, &GPIO_InitStruct);
 288:Core/Src/stm32f3xx_hal_msp.c **** 
 289:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspPostInit 1 */
 290:Core/Src/stm32f3xx_hal_msp.c **** 
 291:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspPostInit 1 */
 292:Core/Src/stm32f3xx_hal_msp.c ****   }
 293:Core/Src/stm32f3xx_hal_msp.c **** 
 294:Core/Src/stm32f3xx_hal_msp.c **** }
 539              		.loc 1 294 1 view .LVU129
 540 0024 09B0     		add	sp, sp, #36
 541              		.cfi_remember_state
 542              		.cfi_def_cfa_offset 4
 543              		@ sp needed
 544 0026 5DF804FB 		ldr	pc, [sp], #4
 545              	.LVL43:
 546              	.L34:
 547              		.cfi_restore_state
 236:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 548              		.loc 1 236 5 is_stmt 1 view .LVU130
 549              	.LBB10:
 236:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 550              		.loc 1 236 5 view .LVU131
ARM GAS  /tmp/ccqIfCvP.s 			page 17


 236:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 551              		.loc 1 236 5 view .LVU132
 552 002a 234B     		ldr	r3, .L37+12
 553 002c 5A69     		ldr	r2, [r3, #20]
 554 002e 42F40032 		orr	r2, r2, #131072
 555 0032 5A61     		str	r2, [r3, #20]
 236:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 556              		.loc 1 236 5 view .LVU133
 557 0034 5B69     		ldr	r3, [r3, #20]
 558 0036 03F40033 		and	r3, r3, #131072
 559 003a 0093     		str	r3, [sp]
 236:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 560              		.loc 1 236 5 view .LVU134
 561 003c 009B     		ldr	r3, [sp]
 562              	.LBE10:
 236:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 563              		.loc 1 236 5 view .LVU135
 240:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 564              		.loc 1 240 5 view .LVU136
 240:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 565              		.loc 1 240 25 is_stmt 0 view .LVU137
 566 003e 0223     		movs	r3, #2
 567 0040 0393     		str	r3, [sp, #12]
 241:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 568              		.loc 1 241 5 is_stmt 1 view .LVU138
 241:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 569              		.loc 1 241 26 is_stmt 0 view .LVU139
 570 0042 0493     		str	r3, [sp, #16]
 242:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 571              		.loc 1 242 5 is_stmt 1 view .LVU140
 243:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM15;
 572              		.loc 1 243 5 view .LVU141
 244:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(ASB_SERVO_PWM_CMD_GPIO_Port, &GPIO_InitStruct);
 573              		.loc 1 244 5 view .LVU142
 244:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(ASB_SERVO_PWM_CMD_GPIO_Port, &GPIO_InitStruct);
 574              		.loc 1 244 31 is_stmt 0 view .LVU143
 575 0044 0923     		movs	r3, #9
 576 0046 0793     		str	r3, [sp, #28]
 245:Core/Src/stm32f3xx_hal_msp.c **** 
 577              		.loc 1 245 5 is_stmt 1 view .LVU144
 578 0048 03A9     		add	r1, sp, #12
 579 004a 4FF09040 		mov	r0, #1207959552
 580              	.LVL44:
 245:Core/Src/stm32f3xx_hal_msp.c **** 
 581              		.loc 1 245 5 is_stmt 0 view .LVU145
 582 004e FFF7FEFF 		bl	HAL_GPIO_Init
 583              	.LVL45:
 584 0052 E7E7     		b	.L29
 585              	.LVL46:
 586              	.L35:
 257:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 587              		.loc 1 257 5 is_stmt 1 view .LVU146
 588              	.LBB11:
 257:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 589              		.loc 1 257 5 view .LVU147
 257:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 590              		.loc 1 257 5 view .LVU148
ARM GAS  /tmp/ccqIfCvP.s 			page 18


 591 0054 184B     		ldr	r3, .L37+12
 592 0056 5A69     		ldr	r2, [r3, #20]
 593 0058 42F48022 		orr	r2, r2, #262144
 594 005c 5A61     		str	r2, [r3, #20]
 257:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 595              		.loc 1 257 5 view .LVU149
 596 005e 5B69     		ldr	r3, [r3, #20]
 597 0060 03F48023 		and	r3, r3, #262144
 598 0064 0193     		str	r3, [sp, #4]
 257:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 599              		.loc 1 257 5 view .LVU150
 600 0066 019B     		ldr	r3, [sp, #4]
 601              	.LBE11:
 257:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM16 GPIO Configuration
 602              		.loc 1 257 5 view .LVU151
 261:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 603              		.loc 1 261 5 view .LVU152
 261:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 604              		.loc 1 261 25 is_stmt 0 view .LVU153
 605 0068 4FF48073 		mov	r3, #256
 606 006c 0393     		str	r3, [sp, #12]
 262:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 607              		.loc 1 262 5 is_stmt 1 view .LVU154
 262:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 608              		.loc 1 262 26 is_stmt 0 view .LVU155
 609 006e 0223     		movs	r3, #2
 610 0070 0493     		str	r3, [sp, #16]
 263:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 611              		.loc 1 263 5 is_stmt 1 view .LVU156
 264:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 612              		.loc 1 264 5 view .LVU157
 265:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(BAT_FAN_PWM_CMD_GPIO_Port, &GPIO_InitStruct);
 613              		.loc 1 265 5 view .LVU158
 265:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(BAT_FAN_PWM_CMD_GPIO_Port, &GPIO_InitStruct);
 614              		.loc 1 265 31 is_stmt 0 view .LVU159
 615 0072 0123     		movs	r3, #1
 616 0074 0793     		str	r3, [sp, #28]
 266:Core/Src/stm32f3xx_hal_msp.c **** 
 617              		.loc 1 266 5 is_stmt 1 view .LVU160
 618 0076 03A9     		add	r1, sp, #12
 619 0078 1048     		ldr	r0, .L37+16
 620              	.LVL47:
 266:Core/Src/stm32f3xx_hal_msp.c **** 
 621              		.loc 1 266 5 is_stmt 0 view .LVU161
 622 007a FFF7FEFF 		bl	HAL_GPIO_Init
 623              	.LVL48:
 624 007e D1E7     		b	.L29
 625              	.LVL49:
 626              	.L36:
 278:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM17 GPIO Configuration
 627              		.loc 1 278 5 is_stmt 1 view .LVU162
 628              	.LBB12:
 278:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM17 GPIO Configuration
 629              		.loc 1 278 5 view .LVU163
 278:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM17 GPIO Configuration
 630              		.loc 1 278 5 view .LVU164
 631 0080 0D4B     		ldr	r3, .L37+12
ARM GAS  /tmp/ccqIfCvP.s 			page 19


 632 0082 5A69     		ldr	r2, [r3, #20]
 633 0084 42F48022 		orr	r2, r2, #262144
 634 0088 5A61     		str	r2, [r3, #20]
 278:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM17 GPIO Configuration
 635              		.loc 1 278 5 view .LVU165
 636 008a 5B69     		ldr	r3, [r3, #20]
 637 008c 03F48023 		and	r3, r3, #262144
 638 0090 0293     		str	r3, [sp, #8]
 278:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM17 GPIO Configuration
 639              		.loc 1 278 5 view .LVU166
 640 0092 029B     		ldr	r3, [sp, #8]
 641              	.LBE12:
 278:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM17 GPIO Configuration
 642              		.loc 1 278 5 view .LVU167
 282:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 643              		.loc 1 282 5 view .LVU168
 282:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 644              		.loc 1 282 25 is_stmt 0 view .LVU169
 645 0094 4FF40073 		mov	r3, #512
 646 0098 0393     		str	r3, [sp, #12]
 283:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 647              		.loc 1 283 5 is_stmt 1 view .LVU170
 283:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 648              		.loc 1 283 26 is_stmt 0 view .LVU171
 649 009a 0223     		movs	r3, #2
 650 009c 0493     		str	r3, [sp, #16]
 284:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 651              		.loc 1 284 5 is_stmt 1 view .LVU172
 285:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 652              		.loc 1 285 5 view .LVU173
 286:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(RADIATOR_FANS_PWM_CMD_GPIO_Port, &GPIO_InitStruct);
 653              		.loc 1 286 5 view .LVU174
 286:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(RADIATOR_FANS_PWM_CMD_GPIO_Port, &GPIO_InitStruct);
 654              		.loc 1 286 31 is_stmt 0 view .LVU175
 655 009e 0123     		movs	r3, #1
 656 00a0 0793     		str	r3, [sp, #28]
 287:Core/Src/stm32f3xx_hal_msp.c **** 
 657              		.loc 1 287 5 is_stmt 1 view .LVU176
 658 00a2 03A9     		add	r1, sp, #12
 659 00a4 0548     		ldr	r0, .L37+16
 660              	.LVL50:
 287:Core/Src/stm32f3xx_hal_msp.c **** 
 661              		.loc 1 287 5 is_stmt 0 view .LVU177
 662 00a6 FFF7FEFF 		bl	HAL_GPIO_Init
 663              	.LVL51:
 664              		.loc 1 294 1 view .LVU178
 665 00aa BBE7     		b	.L29
 666              	.L38:
 667              		.align	2
 668              	.L37:
 669 00ac 00400140 		.word	1073823744
 670 00b0 00440140 		.word	1073824768
 671 00b4 00480140 		.word	1073825792
 672 00b8 00100240 		.word	1073876992
 673 00bc 00040048 		.word	1207960576
 674              		.cfi_endproc
 675              	.LFE488:
ARM GAS  /tmp/ccqIfCvP.s 			page 20


 677              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 678              		.align	1
 679              		.global	HAL_TIM_Base_MspDeInit
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 684              	HAL_TIM_Base_MspDeInit:
 685              	.LVL52:
 686              	.LFB489:
 295:Core/Src/stm32f3xx_hal_msp.c **** /**
 296:Core/Src/stm32f3xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 297:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 298:Core/Src/stm32f3xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 299:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 300:Core/Src/stm32f3xx_hal_msp.c **** */
 301:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 302:Core/Src/stm32f3xx_hal_msp.c **** {
 687              		.loc 1 302 1 is_stmt 1 view -0
 688              		.cfi_startproc
 689              		@ args = 0, pretend = 0, frame = 0
 690              		@ frame_needed = 0, uses_anonymous_args = 0
 691              		@ link register save eliminated.
 303:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 692              		.loc 1 303 3 view .LVU180
 693              		.loc 1 303 15 is_stmt 0 view .LVU181
 694 0000 0368     		ldr	r3, [r0]
 695              		.loc 1 303 5 view .LVU182
 696 0002 144A     		ldr	r2, .L48
 697 0004 9342     		cmp	r3, r2
 698 0006 09D0     		beq	.L44
 304:Core/Src/stm32f3xx_hal_msp.c ****   {
 305:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 306:Core/Src/stm32f3xx_hal_msp.c **** 
 307:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 308:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 309:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 310:Core/Src/stm32f3xx_hal_msp.c **** 
 311:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 312:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1:TIM1_BRK_TIM15_IRQn disable */
 313:Core/Src/stm32f3xx_hal_msp.c ****     /**
 314:Core/Src/stm32f3xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM1_BRK_TIM15_IRQn" interrupt
 315:Core/Src/stm32f3xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 316:Core/Src/stm32f3xx_hal_msp.c ****     */
 317:Core/Src/stm32f3xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM1_BRK_TIM15_IRQn); */
 318:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1:TIM1_BRK_TIM15_IRQn disable */
 319:Core/Src/stm32f3xx_hal_msp.c **** 
 320:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1:TIM1_UP_TIM16_IRQn disable */
 321:Core/Src/stm32f3xx_hal_msp.c ****     /**
 322:Core/Src/stm32f3xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM1_UP_TIM16_IRQn" interrupt
 323:Core/Src/stm32f3xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 324:Core/Src/stm32f3xx_hal_msp.c ****     */
 325:Core/Src/stm32f3xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn); */
 326:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1:TIM1_UP_TIM16_IRQn disable */
 327:Core/Src/stm32f3xx_hal_msp.c **** 
 328:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1:TIM1_TRG_COM_TIM17_IRQn disable */
 329:Core/Src/stm32f3xx_hal_msp.c ****     /**
 330:Core/Src/stm32f3xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM1_TRG_COM_TIM17_IRQn" interrupt
ARM GAS  /tmp/ccqIfCvP.s 			page 21


 331:Core/Src/stm32f3xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 332:Core/Src/stm32f3xx_hal_msp.c ****     */
 333:Core/Src/stm32f3xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM17_IRQn); */
 334:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1:TIM1_TRG_COM_TIM17_IRQn disable */
 335:Core/Src/stm32f3xx_hal_msp.c **** 
 336:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 337:Core/Src/stm32f3xx_hal_msp.c **** 
 338:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 339:Core/Src/stm32f3xx_hal_msp.c ****   }
 340:Core/Src/stm32f3xx_hal_msp.c ****   else if(htim_base->Instance==TIM15)
 699              		.loc 1 340 8 is_stmt 1 view .LVU183
 700              		.loc 1 340 10 is_stmt 0 view .LVU184
 701 0008 134A     		ldr	r2, .L48+4
 702 000a 9342     		cmp	r3, r2
 703 000c 0DD0     		beq	.L45
 341:Core/Src/stm32f3xx_hal_msp.c ****   {
 342:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 0 */
 343:Core/Src/stm32f3xx_hal_msp.c **** 
 344:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 0 */
 345:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 346:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_DISABLE();
 347:Core/Src/stm32f3xx_hal_msp.c **** 
 348:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM15 interrupt DeInit */
 349:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM15:TIM1_BRK_TIM15_IRQn disable */
 350:Core/Src/stm32f3xx_hal_msp.c ****     /**
 351:Core/Src/stm32f3xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM1_BRK_TIM15_IRQn" interrupt
 352:Core/Src/stm32f3xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 353:Core/Src/stm32f3xx_hal_msp.c ****     */
 354:Core/Src/stm32f3xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM1_BRK_TIM15_IRQn); */
 355:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM15:TIM1_BRK_TIM15_IRQn disable */
 356:Core/Src/stm32f3xx_hal_msp.c **** 
 357:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 358:Core/Src/stm32f3xx_hal_msp.c **** 
 359:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 1 */
 360:Core/Src/stm32f3xx_hal_msp.c ****   }
 361:Core/Src/stm32f3xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 704              		.loc 1 361 8 is_stmt 1 view .LVU185
 705              		.loc 1 361 10 is_stmt 0 view .LVU186
 706 000e 134A     		ldr	r2, .L48+8
 707 0010 9342     		cmp	r3, r2
 708 0012 11D0     		beq	.L46
 362:Core/Src/stm32f3xx_hal_msp.c ****   {
 363:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 364:Core/Src/stm32f3xx_hal_msp.c **** 
 365:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 366:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 367:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 368:Core/Src/stm32f3xx_hal_msp.c **** 
 369:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM16 interrupt DeInit */
 370:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16:TIM1_UP_TIM16_IRQn disable */
 371:Core/Src/stm32f3xx_hal_msp.c ****     /**
 372:Core/Src/stm32f3xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM1_UP_TIM16_IRQn" interrupt
 373:Core/Src/stm32f3xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 374:Core/Src/stm32f3xx_hal_msp.c ****     */
 375:Core/Src/stm32f3xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn); */
 376:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM16:TIM1_UP_TIM16_IRQn disable */
 377:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/ccqIfCvP.s 			page 22


 378:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 379:Core/Src/stm32f3xx_hal_msp.c **** 
 380:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 381:Core/Src/stm32f3xx_hal_msp.c ****   }
 382:Core/Src/stm32f3xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 709              		.loc 1 382 8 is_stmt 1 view .LVU187
 710              		.loc 1 382 10 is_stmt 0 view .LVU188
 711 0014 124A     		ldr	r2, .L48+12
 712 0016 9342     		cmp	r3, r2
 713 0018 15D0     		beq	.L47
 714              	.L39:
 383:Core/Src/stm32f3xx_hal_msp.c ****   {
 384:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 385:Core/Src/stm32f3xx_hal_msp.c **** 
 386:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 387:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 388:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 389:Core/Src/stm32f3xx_hal_msp.c **** 
 390:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 interrupt DeInit */
 391:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17:TIM1_TRG_COM_TIM17_IRQn disable */
 392:Core/Src/stm32f3xx_hal_msp.c ****     /**
 393:Core/Src/stm32f3xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM1_TRG_COM_TIM17_IRQn" interrupt
 394:Core/Src/stm32f3xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 395:Core/Src/stm32f3xx_hal_msp.c ****     */
 396:Core/Src/stm32f3xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM17_IRQn); */
 397:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17:TIM1_TRG_COM_TIM17_IRQn disable */
 398:Core/Src/stm32f3xx_hal_msp.c **** 
 399:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 400:Core/Src/stm32f3xx_hal_msp.c **** 
 401:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 402:Core/Src/stm32f3xx_hal_msp.c ****   }
 403:Core/Src/stm32f3xx_hal_msp.c **** 
 404:Core/Src/stm32f3xx_hal_msp.c **** }
 715              		.loc 1 404 1 view .LVU189
 716 001a 7047     		bx	lr
 717              	.L44:
 309:Core/Src/stm32f3xx_hal_msp.c **** 
 718              		.loc 1 309 5 is_stmt 1 view .LVU190
 719 001c 02F56442 		add	r2, r2, #58368
 720 0020 9369     		ldr	r3, [r2, #24]
 721 0022 23F40063 		bic	r3, r3, #2048
 722 0026 9361     		str	r3, [r2, #24]
 723 0028 7047     		bx	lr
 724              	.L45:
 346:Core/Src/stm32f3xx_hal_msp.c **** 
 725              		.loc 1 346 5 view .LVU191
 726 002a 02F55042 		add	r2, r2, #53248
 727 002e 9369     		ldr	r3, [r2, #24]
 728 0030 23F48033 		bic	r3, r3, #65536
 729 0034 9361     		str	r3, [r2, #24]
 730 0036 7047     		bx	lr
 731              	.L46:
 367:Core/Src/stm32f3xx_hal_msp.c **** 
 732              		.loc 1 367 5 view .LVU192
 733 0038 02F54C42 		add	r2, r2, #52224
 734 003c 9369     		ldr	r3, [r2, #24]
 735 003e 23F40033 		bic	r3, r3, #131072
ARM GAS  /tmp/ccqIfCvP.s 			page 23


 736 0042 9361     		str	r3, [r2, #24]
 737 0044 7047     		bx	lr
 738              	.L47:
 388:Core/Src/stm32f3xx_hal_msp.c **** 
 739              		.loc 1 388 5 view .LVU193
 740 0046 02F54842 		add	r2, r2, #51200
 741 004a 9369     		ldr	r3, [r2, #24]
 742 004c 23F48023 		bic	r3, r3, #262144
 743 0050 9361     		str	r3, [r2, #24]
 744              		.loc 1 404 1 is_stmt 0 view .LVU194
 745 0052 E2E7     		b	.L39
 746              	.L49:
 747              		.align	2
 748              	.L48:
 749 0054 002C0140 		.word	1073818624
 750 0058 00400140 		.word	1073823744
 751 005c 00440140 		.word	1073824768
 752 0060 00480140 		.word	1073825792
 753              		.cfi_endproc
 754              	.LFE489:
 756              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 757              		.align	1
 758              		.global	HAL_UART_MspInit
 759              		.syntax unified
 760              		.thumb
 761              		.thumb_func
 763              	HAL_UART_MspInit:
 764              	.LVL53:
 765              	.LFB490:
 405:Core/Src/stm32f3xx_hal_msp.c **** 
 406:Core/Src/stm32f3xx_hal_msp.c **** /**
 407:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP Initialization
 408:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 409:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
 410:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 411:Core/Src/stm32f3xx_hal_msp.c **** */
 412:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 413:Core/Src/stm32f3xx_hal_msp.c **** {
 766              		.loc 1 413 1 is_stmt 1 view -0
 767              		.cfi_startproc
 768              		@ args = 0, pretend = 0, frame = 32
 769              		@ frame_needed = 0, uses_anonymous_args = 0
 770              		.loc 1 413 1 is_stmt 0 view .LVU196
 771 0000 00B5     		push	{lr}
 772              		.cfi_def_cfa_offset 4
 773              		.cfi_offset 14, -4
 774 0002 89B0     		sub	sp, sp, #36
 775              		.cfi_def_cfa_offset 40
 414:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 776              		.loc 1 414 3 is_stmt 1 view .LVU197
 777              		.loc 1 414 20 is_stmt 0 view .LVU198
 778 0004 0023     		movs	r3, #0
 779 0006 0393     		str	r3, [sp, #12]
 780 0008 0493     		str	r3, [sp, #16]
 781 000a 0593     		str	r3, [sp, #20]
 782 000c 0693     		str	r3, [sp, #24]
 783 000e 0793     		str	r3, [sp, #28]
ARM GAS  /tmp/ccqIfCvP.s 			page 24


 415:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART1)
 784              		.loc 1 415 3 is_stmt 1 view .LVU199
 785              		.loc 1 415 11 is_stmt 0 view .LVU200
 786 0010 0268     		ldr	r2, [r0]
 787              		.loc 1 415 5 view .LVU201
 788 0012 144B     		ldr	r3, .L54
 789 0014 9A42     		cmp	r2, r3
 790 0016 02D0     		beq	.L53
 791              	.LVL54:
 792              	.L50:
 416:Core/Src/stm32f3xx_hal_msp.c ****   {
 417:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 418:Core/Src/stm32f3xx_hal_msp.c **** 
 419:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 420:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 421:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 422:Core/Src/stm32f3xx_hal_msp.c **** 
 423:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 424:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 425:Core/Src/stm32f3xx_hal_msp.c ****     PA9     ------> USART1_TX
 426:Core/Src/stm32f3xx_hal_msp.c ****     PA10     ------> USART1_RX
 427:Core/Src/stm32f3xx_hal_msp.c ****     */
 428:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 429:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 430:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 431:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 432:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 433:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 434:Core/Src/stm32f3xx_hal_msp.c **** 
 435:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 436:Core/Src/stm32f3xx_hal_msp.c **** 
 437:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 438:Core/Src/stm32f3xx_hal_msp.c ****   }
 439:Core/Src/stm32f3xx_hal_msp.c **** 
 440:Core/Src/stm32f3xx_hal_msp.c **** }
 793              		.loc 1 440 1 view .LVU202
 794 0018 09B0     		add	sp, sp, #36
 795              		.cfi_remember_state
 796              		.cfi_def_cfa_offset 4
 797              		@ sp needed
 798 001a 5DF804FB 		ldr	pc, [sp], #4
 799              	.LVL55:
 800              	.L53:
 801              		.cfi_restore_state
 421:Core/Src/stm32f3xx_hal_msp.c **** 
 802              		.loc 1 421 5 is_stmt 1 view .LVU203
 803              	.LBB13:
 421:Core/Src/stm32f3xx_hal_msp.c **** 
 804              		.loc 1 421 5 view .LVU204
 421:Core/Src/stm32f3xx_hal_msp.c **** 
 805              		.loc 1 421 5 view .LVU205
 806 001e 03F55843 		add	r3, r3, #55296
 807 0022 9A69     		ldr	r2, [r3, #24]
 808 0024 42F48042 		orr	r2, r2, #16384
 809 0028 9A61     		str	r2, [r3, #24]
 421:Core/Src/stm32f3xx_hal_msp.c **** 
 810              		.loc 1 421 5 view .LVU206
ARM GAS  /tmp/ccqIfCvP.s 			page 25


 811 002a 9A69     		ldr	r2, [r3, #24]
 812 002c 02F48042 		and	r2, r2, #16384
 813 0030 0192     		str	r2, [sp, #4]
 421:Core/Src/stm32f3xx_hal_msp.c **** 
 814              		.loc 1 421 5 view .LVU207
 815 0032 019A     		ldr	r2, [sp, #4]
 816              	.LBE13:
 421:Core/Src/stm32f3xx_hal_msp.c **** 
 817              		.loc 1 421 5 view .LVU208
 423:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 818              		.loc 1 423 5 view .LVU209
 819              	.LBB14:
 423:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 820              		.loc 1 423 5 view .LVU210
 423:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 821              		.loc 1 423 5 view .LVU211
 822 0034 5A69     		ldr	r2, [r3, #20]
 823 0036 42F40032 		orr	r2, r2, #131072
 824 003a 5A61     		str	r2, [r3, #20]
 423:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 825              		.loc 1 423 5 view .LVU212
 826 003c 5B69     		ldr	r3, [r3, #20]
 827 003e 03F40033 		and	r3, r3, #131072
 828 0042 0293     		str	r3, [sp, #8]
 423:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 829              		.loc 1 423 5 view .LVU213
 830 0044 029B     		ldr	r3, [sp, #8]
 831              	.LBE14:
 423:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 832              		.loc 1 423 5 view .LVU214
 428:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 833              		.loc 1 428 5 view .LVU215
 428:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 834              		.loc 1 428 25 is_stmt 0 view .LVU216
 835 0046 4FF4C063 		mov	r3, #1536
 836 004a 0393     		str	r3, [sp, #12]
 429:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 837              		.loc 1 429 5 is_stmt 1 view .LVU217
 429:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 838              		.loc 1 429 26 is_stmt 0 view .LVU218
 839 004c 0223     		movs	r3, #2
 840 004e 0493     		str	r3, [sp, #16]
 430:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 841              		.loc 1 430 5 is_stmt 1 view .LVU219
 431:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 842              		.loc 1 431 5 view .LVU220
 431:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 843              		.loc 1 431 27 is_stmt 0 view .LVU221
 844 0050 0323     		movs	r3, #3
 845 0052 0693     		str	r3, [sp, #24]
 432:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 846              		.loc 1 432 5 is_stmt 1 view .LVU222
 432:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 847              		.loc 1 432 31 is_stmt 0 view .LVU223
 848 0054 0723     		movs	r3, #7
 849 0056 0793     		str	r3, [sp, #28]
 433:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/ccqIfCvP.s 			page 26


 850              		.loc 1 433 5 is_stmt 1 view .LVU224
 851 0058 03A9     		add	r1, sp, #12
 852 005a 4FF09040 		mov	r0, #1207959552
 853              	.LVL56:
 433:Core/Src/stm32f3xx_hal_msp.c **** 
 854              		.loc 1 433 5 is_stmt 0 view .LVU225
 855 005e FFF7FEFF 		bl	HAL_GPIO_Init
 856              	.LVL57:
 857              		.loc 1 440 1 view .LVU226
 858 0062 D9E7     		b	.L50
 859              	.L55:
 860              		.align	2
 861              	.L54:
 862 0064 00380140 		.word	1073821696
 863              		.cfi_endproc
 864              	.LFE490:
 866              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 867              		.align	1
 868              		.global	HAL_UART_MspDeInit
 869              		.syntax unified
 870              		.thumb
 871              		.thumb_func
 873              	HAL_UART_MspDeInit:
 874              	.LVL58:
 875              	.LFB491:
 441:Core/Src/stm32f3xx_hal_msp.c **** 
 442:Core/Src/stm32f3xx_hal_msp.c **** /**
 443:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP De-Initialization
 444:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 445:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
 446:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 447:Core/Src/stm32f3xx_hal_msp.c **** */
 448:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 449:Core/Src/stm32f3xx_hal_msp.c **** {
 876              		.loc 1 449 1 is_stmt 1 view -0
 877              		.cfi_startproc
 878              		@ args = 0, pretend = 0, frame = 0
 879              		@ frame_needed = 0, uses_anonymous_args = 0
 880              		.loc 1 449 1 is_stmt 0 view .LVU228
 881 0000 08B5     		push	{r3, lr}
 882              		.cfi_def_cfa_offset 8
 883              		.cfi_offset 3, -8
 884              		.cfi_offset 14, -4
 450:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART1)
 885              		.loc 1 450 3 is_stmt 1 view .LVU229
 886              		.loc 1 450 11 is_stmt 0 view .LVU230
 887 0002 0268     		ldr	r2, [r0]
 888              		.loc 1 450 5 view .LVU231
 889 0004 074B     		ldr	r3, .L60
 890 0006 9A42     		cmp	r2, r3
 891 0008 00D0     		beq	.L59
 892              	.LVL59:
 893              	.L56:
 451:Core/Src/stm32f3xx_hal_msp.c ****   {
 452:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 453:Core/Src/stm32f3xx_hal_msp.c **** 
 454:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
ARM GAS  /tmp/ccqIfCvP.s 			page 27


 455:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 456:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 457:Core/Src/stm32f3xx_hal_msp.c **** 
 458:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 459:Core/Src/stm32f3xx_hal_msp.c ****     PA9     ------> USART1_TX
 460:Core/Src/stm32f3xx_hal_msp.c ****     PA10     ------> USART1_RX
 461:Core/Src/stm32f3xx_hal_msp.c ****     */
 462:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 463:Core/Src/stm32f3xx_hal_msp.c **** 
 464:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 465:Core/Src/stm32f3xx_hal_msp.c **** 
 466:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 467:Core/Src/stm32f3xx_hal_msp.c ****   }
 468:Core/Src/stm32f3xx_hal_msp.c **** 
 469:Core/Src/stm32f3xx_hal_msp.c **** }
 894              		.loc 1 469 1 view .LVU232
 895 000a 08BD     		pop	{r3, pc}
 896              	.LVL60:
 897              	.L59:
 456:Core/Src/stm32f3xx_hal_msp.c **** 
 898              		.loc 1 456 5 is_stmt 1 view .LVU233
 899 000c 064A     		ldr	r2, .L60+4
 900 000e 9369     		ldr	r3, [r2, #24]
 901 0010 23F48043 		bic	r3, r3, #16384
 902 0014 9361     		str	r3, [r2, #24]
 462:Core/Src/stm32f3xx_hal_msp.c **** 
 903              		.loc 1 462 5 view .LVU234
 904 0016 4FF4C061 		mov	r1, #1536
 905 001a 4FF09040 		mov	r0, #1207959552
 906              	.LVL61:
 462:Core/Src/stm32f3xx_hal_msp.c **** 
 907              		.loc 1 462 5 is_stmt 0 view .LVU235
 908 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 909              	.LVL62:
 910              		.loc 1 469 1 view .LVU236
 911 0022 F2E7     		b	.L56
 912              	.L61:
 913              		.align	2
 914              	.L60:
 915 0024 00380140 		.word	1073821696
 916 0028 00100240 		.word	1073876992
 917              		.cfi_endproc
 918              	.LFE491:
 920              		.text
 921              	.Letext0:
 922              		.file 2 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f302x8.h"
 923              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 924              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 925              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 926              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 927              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 928              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 929              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_can.h"
 930              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 931              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 932              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 933              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h"
ARM GAS  /tmp/ccqIfCvP.s 			page 28


ARM GAS  /tmp/ccqIfCvP.s 			page 29


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_msp.c
     /tmp/ccqIfCvP.s:21     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccqIfCvP.s:27     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccqIfCvP.s:75     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccqIfCvP.s:80     .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/ccqIfCvP.s:86     .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/ccqIfCvP.s:215    .text.HAL_CAN_MspInit:0000000000000094 $d
     /tmp/ccqIfCvP.s:220    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/ccqIfCvP.s:226    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/ccqIfCvP.s:280    .text.HAL_CAN_MspDeInit:0000000000000038 $d
     /tmp/ccqIfCvP.s:286    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccqIfCvP.s:292    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccqIfCvP.s:484    .text.HAL_TIM_Base_MspInit:00000000000000dc $d
     /tmp/ccqIfCvP.s:493    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccqIfCvP.s:499    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccqIfCvP.s:669    .text.HAL_TIM_MspPostInit:00000000000000ac $d
     /tmp/ccqIfCvP.s:678    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccqIfCvP.s:684    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccqIfCvP.s:749    .text.HAL_TIM_Base_MspDeInit:0000000000000054 $d
     /tmp/ccqIfCvP.s:757    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccqIfCvP.s:763    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccqIfCvP.s:862    .text.HAL_UART_MspInit:0000000000000064 $d
     /tmp/ccqIfCvP.s:867    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccqIfCvP.s:873    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccqIfCvP.s:915    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
