---
title: "UTB_FET"
date: "2019-08-28T23:40:32.169Z"
template: "post"
draft: false
slug: "/posts/UTB_FET"
category: "Nano Physics"
tags: 
 - "Ballistic"
 - "UTB FET"
 - "NEGF-Possion"
 - "MPI"
description: "UTB FET ÏÜåÏûê ÏÑ±Îä• Î∞è ÌäπÏÑ± Î∂ÑÏÑùÏö© SW Manual"
---
##UTB MOSFET ÏÜåÏûê ÏãúÎÆ¨Î†àÏù¥ÏÖò Contents Î∞è SW Manual
## Table of Contents
####Ultra Thin Body (UTB)
- Ultra Thin Body (UTB) FET
- Single / Double Gate UTB-FET
####Discretized $k\cdot p$ Hamiltonian
- Real / k / Mode-space Hamiltonian
####Short Channel Effect (SCE)
####Gate Configuration Dependent $I_D-V_G$ Characteristics
####UTB FET SW Manual
- Input Parameters
- Output Files

## Ultra Thin Body (UTB)
###Ultra Thin Body (UTB)
![Aspect ratio](/media/POST/000065/0.jpg)

- 2-D quantum well structure
- Basic structure of UTB Field Effect Transistor

###Two-types of Gate Configuration in UTB-FET
- Single Gate UTB-FET
![Aspect ratio](/media/POST/000065/1.jpg)

- Double Gate UTB-FET
![Aspect ratio](/media/POST/000065/2.jpg)

##Discretized $k\cdot p$ Hamiltonian
###Real-space Hamiltonian
(See 'Brand Structure Calculation' part of Nanowire FET Contents & Manual for the details)

![Aspect ratio](/media/POST/000065/3.jpg)

![Aspect ratio](/media/POST/000065/4.jpg)

- $H_R$ : Hamiltonian for each cross-sectional planes
- $W_R$ : Coupling Hamiltonian
- $N_x$ : # of cross-sectional planes in the transport direction (x)
- $H_R$ & $W_R$ : $nN_z$ * $nN_z$ matrix

($N_z$ : # of real space grid points in the $z$ direction)

###ùíå-space Hamiltonian
The size of discretized k-space Hamiltonian can be much smaller than the size of its counterpart in the real space

Real-space H can be transformed to k-space via a unitary transformation

![Aspect ratio](/media/POST/000065/5.jpg)

Details in: M.Shin, J. Appl. Phys. 106, 054505 (2009)

###Mode-space Hamiltonian
k-space Hamiltonian is still too big to handle $\rightarrow$ Mode-space Hamiltonian 

"Mode" in the $i^{th}$ cross-sectional plane

$[H_k(i) + W_K + W_K^\dagger]|\Psi_m(i)\rangle = E_m(i)|\Psi_m(i)\rangle$, $m^{th}$ eigenfuction $|\Psi_m(i)$ represents the "$m^{th}$ mode" $\rightarrow$ $U_M(i) = (|\Psi_1(i)\rangle|\Psi_2(i)\rangle\cdots|{\Psi_N}_M(i)\rangle)$

![Aspect ratio](/media/POST/000065/6.jpg)

Details in: M.Shin, J. Appl. Phys. 106, 054505 (2009)

## Short Channel Effect (SCE)
###Drain-induced Barrier Lowering (DIBL)
- Reduction of threshold voltage at high drain bias

![Aspect ratio](/media/POST/000065/7.jpg)

- Channel length decreases ‚Üí Barrier lowering by drain bias ‚Üí More electrons surmount from source to drain ‚Üí Lower threshold voltage
- $DIBL = \frac{V_{TH}^{DD}-V_{TH}^{low}}{V_{DD}-V_{D}^{low}}$

($V_{TH}^{DD}$) : measured $V_{TH}$, $V_{TH}^{low}$ : measured $V_{TH}$ at very low drain bias, $V_{DD}$ : supply voltage, $V_{D}^{low}$ : low drain voltage)

###Hot Carrier Effects
Transistors dimensions have been scaled down, but no scaling down in power supply
‚Üí Electric field increases 
‚Üí Electrons energy increases (Hot electrons!) 
‚Üí Tunneling is available from the channel into the gate oxide
‚Üí Oxide trapped charge occurs
‚Üí Threshold voltage shift

![Aspect ratio](/media/POST/000065/8.jpg)

## Gate Configuration Dependent $I_D-V_G$ Characteristics

![Aspect ratio](/media/POST/000065/9.jpg)
- Higher on-current (ION) for double gate 
- Lower off-current (IOFF) for double gate

$\implies$ Better gate controllability for double gate than single gate

## SW Manual
![Aspect ratio](/media/POST/000065/10.jpg)

![Aspect ratio](/media/POST/000065/11.jpg)

![Aspect ratio](/media/POST/000065/12.jpg)

![Aspect ratio](/media/POST/000065/13.jpg)

![Aspect ratio](/media/POST/000065/14.jpg)


### Input Parameters
####1. DeviceType: 
MOSFET or Schottky Barrier MOSFET

####2. Temperature: 
Temperature of Simulation, in unit of (K)

####3. Channel Material:
 Material of channel (Si, Ge, GaAs, Manual)

####4. Oxide Material:
 Material of gate oxide (SiO2, HfO2, Manual

####5. Valley:
 Considered valley in the simulation (Gamma, Delta, Lambda)

####6. Longitudinal efffective mass:
 Longitudinal effective mass of channel material 

####7. Transverse efffective mass:
 Transverse effective mass of channel material

####8. Channel Band gap:
 Band gap energy of channel material, in unit of (eV)

####9. Channel dielectric constant:
 Dielectric constatn of channel material
 - Option 5, 6, 7, 8, 9 are valid only when option 3 is Manual

####10. Band gap of oxide:
 Band gap of gate oxide material, in unit of (eV) 

####11. Oxide dielectric constant:
 Dielectric constant of gate oxide material
- Option 10, 11 are valid only when option 4 is Manual

####12. Source Schottky Barrier Height:
 Source Schottky barrier height, in unit of (eV) 

####13. Drain Schottky Barrier Height:
 Drain Schottky barrier height, in unit of (eV)
- Option 12, 13 are valid only when option 1 is SBTT (Schottky Barrier MOSFET)

####14. Transport Direction:
 Transport direction (100, 110, 111, Manual) 

####15. ~17. x, y, z:
 Transport direction vector in each direction

* Option 15, 16, 17 are valid only when option 14 is Manual

####18. Source Doping Density:
 Source doping density, in unit of ($cm^3$) 

####19. Drain Doping Density:
 Drain doping density, in unit of ($cm^3$)

####20. Channel Doping Type:
 Channel doping type (p (p-type), i (intrinsic), n (n-type)) 

####21. Channel Doping Density:
 Channel doping density, in unit of (cm-3)

####22. Source/Drain Length:
 Length of source and drain, in unit of (nm)

####23. Channel Length:
 Length of channel, in unit of (nm)

####24. Gate Length:
 Length of gate, in unit of (nm)

####25. Mesh size transport direction:
 Mesh size in the transport direction, in unit of (nm) 

####26. Channel Thickness:
 Channel thickness, in unit of (nm)

####27. Oxide Thickness:
 Oxide thickness, in unit of (nm)

####28. Mesh size confinement direction:
 Mesh size in the confinement direction, in unit of (nm)

####29. Number of Modes:
 Channel doping type (p (p-type), i (intrinsic), n (n-type))

####30. Gate Configuration:
 Channel doping density, in unit of ($cm^3$)

####31. Sweep Voltage:

(1) Gate Bias: Gate bias ‚Üí Sweep, Drain Bias ‚Üí Fixed

(2) Drain Bias: Gate bias ‚Üí Fixed, Drain Bias ‚Üí Sweep

####32. Fixed Voltage:

(1) Fixed Drain bias voltage (in case of Option 31 is Gate Bias), in unit of (V) 

(2) Fixed Gate bias voltage (in case of Option 31 is Drain Bias), in unit of (V)

####33. Sweep From:
 Initial bias point of the sweep bias, in unit of (V)

####34. Sweep To:
 Final bias point of the sweep bias, in unit of (V)

####35. Sweep increment:
 Increment of the sweep bias, in unit of (V)
- e.g. drain bias (1V), gate bias (-1V ~ 1V with 0.5V sweep increment)

 ‚Üí Opt.19: Gate Bias, Opt.20: 1.0, Opt.21:-1.0, Opt.22: 1.0, Opt.23: 0.5

 ‚Üí Simulator calculates the properties for 5 cases: 
- Vd=1.0V, Vg=-1.0V 
- Vd=1.0V, Vg=-0.5V 
- Vd=1.0V, Vg=0.0V
- Vd=1.0V, Vg=0.5V 
- Vd=1.0V, Vg=1.0V

### Output Files
####1. cb-Vd#-Vg#.oneD:
Conduction band (eV) ‚Äì Position (nm) at specific Vd and Vg

####2. vb-Vd#-Vg#.oneD:
Valence band (eV) ‚Äì Position (nm) at specific Vd and Vg

####3. nq-Vd#-Vg#.oneD:
Total charge density (m-1) ‚Äì Position (nm) at specific Vd and Vg

####4. Je-Vd#-Vg#.oneD:
Energy resolved current density (A/eV) ‚Äì Energy (eV) at specific Vd and Vg

####5. iv.oneD:
Current (A) ‚Äì Volatge (V) (I-V characteristics)