{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741283189872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741283189872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  6 10:46:29 2025 " "Processing started: Thu Mar  6 10:46:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741283189872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283189872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RTF -c RTF " "Command: quartus_map --read_settings_files=on --write_settings_files=off RTF -c RTF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283189872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741283190111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741283190111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/contador_bt_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/contador_bt_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_bt_clear-secuencial " "Found design unit 1: contador_bt_clear-secuencial" {  } { { "../FIR_filter/src/contador_bt_clear.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/contador_bt_clear.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196777 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_bt_clear " "Found entity 1: contador_bt_clear" {  } { { "../FIR_filter/src/contador_bt_clear.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/contador_bt_clear.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/mux_51a1_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/mux_51a1_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_51a1_n-combinacional " "Found design unit 1: mux_51a1_n-combinacional" {  } { { "../FIR_filter/src/FIR/mux_51a1_n.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/mux_51a1_n.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196779 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_51a1_n " "Found entity 1: mux_51a1_n" {  } { { "../FIR_filter/src/FIR/mux_51a1_n.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/mux_51a1_n.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/adc/ad9201.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/adc/ad9201.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD9201-fsm " "Found design unit 1: AD9201-fsm" {  } { { "../FIR_filter/src/ADC/AD9201.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/ADC/AD9201.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196780 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD9201 " "Found entity 1: AD9201" {  } { { "../FIR_filter/src/ADC/AD9201.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/ADC/AD9201.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/dac/spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/dac/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-behavioural " "Found design unit 1: spi_master-behavioural" {  } { { "../FIR_filter/src/DAC/spi_master.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/DAC/spi_master.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196781 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "../FIR_filter/src/DAC/spi_master.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/DAC/spi_master.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/dac/dac7564.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/dac/dac7564.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC7564-fsm " "Found design unit 1: DAC7564-fsm" {  } { { "../FIR_filter/src/DAC/DAC7564.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/DAC/DAC7564.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196783 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC7564 " "Found entity 1: DAC7564" {  } { { "../FIR_filter/src/DAC/DAC7564.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/DAC/DAC7564.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/mac/sumador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/mac/sumador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_n-aritmetica " "Found design unit 1: sumador_n-aritmetica" {  } { { "../FIR_filter/src/FIR/MAC/sumador_n.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/sumador_n.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196784 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_n " "Found entity 1: sumador_n" {  } { { "../FIR_filter/src/FIR/MAC/sumador_n.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/sumador_n.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/mac/registro_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/mac/registro_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_r-simple " "Found design unit 1: registro_r-simple" {  } { { "../FIR_filter/src/FIR/MAC/registro_r.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/registro_r.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196785 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_r " "Found entity 1: registro_r" {  } { { "../FIR_filter/src/FIR/MAC/registro_r.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/registro_r.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/mac/registro_ac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/mac/registro_ac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_ac-simple " "Found design unit 1: registro_ac-simple" {  } { { "../FIR_filter/src/FIR/MAC/registro_ac.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/registro_ac.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196786 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_ac " "Found entity 1: registro_ac" {  } { { "../FIR_filter/src/FIR/MAC/registro_ac.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/registro_ac.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/mac/multiplicador_n_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/mac/multiplicador_n_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador_n_m-aritmetica " "Found design unit 1: multiplicador_n_m-aritmetica" {  } { { "../FIR_filter/src/FIR/MAC/multiplicador_n_m.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/multiplicador_n_m.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196787 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador_n_m " "Found entity 1: multiplicador_n_m" {  } { { "../FIR_filter/src/FIR/MAC/multiplicador_n_m.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/multiplicador_n_m.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/mac/mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/mac/mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC-Bloques " "Found design unit 1: MAC-Bloques" {  } { { "../FIR_filter/src/FIR/MAC/MAC.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/MAC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196788 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "../FIR_filter/src/FIR/MAC/MAC.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/MAC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/mac/fsm_mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/mac/fsm_mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_MAC-fsm " "Found design unit 1: FSM_MAC-fsm" {  } { { "../FIR_filter/src/FIR/MAC/FSM_MAC.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/FSM_MAC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196790 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_MAC " "Found entity 1: FSM_MAC" {  } { { "../FIR_filter/src/FIR/MAC/FSM_MAC.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/FSM_MAC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/mac/contador_cdhb_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/mac/contador_cdhb_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_cdhb_n-simple " "Found design unit 1: contador_cdhb_n-simple" {  } { { "../FIR_filter/src/FIR/MAC/contador_cdhb_n.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/contador_cdhb_n.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196791 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_cdhb_n " "Found entity 1: contador_cdhb_n" {  } { { "../FIR_filter/src/FIR/MAC/contador_cdhb_n.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/contador_cdhb_n.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/registro_paralelo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/registro_paralelo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_paralelo-simple " "Found design unit 1: registro_paralelo-simple" {  } { { "../FIR_filter/src/FIR/registro_paralelo.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/registro_paralelo.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196792 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_paralelo " "Found entity 1: registro_paralelo" {  } { { "../FIR_filter/src/FIR/registro_paralelo.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/registro_paralelo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUT-tabla " "Found design unit 1: LUT-tabla" {  } { { "../FIR_filter/src/FIR/LUT.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/LUT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196793 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../FIR_filter/src/FIR/LUT.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/LUT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/fir_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fir/fir_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_filter-fsm " "Found design unit 1: FIR_filter-fsm" {  } { { "../FIR_filter/src/FIR/FIR_filter.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/FIR_filter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196795 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_filter " "Found entity 1: FIR_filter" {  } { { "../FIR_filter/src/FIR/FIR_filter.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/FIR_filter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/rtf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/rtf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RTF-fsm " "Found design unit 1: RTF-fsm" {  } { { "../FIR_filter/src/RTF.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/RTF.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196796 ""} { "Info" "ISGN_ENTITY_NAME" "1 RTF " "Found entity 1: RTF" {  } { { "../FIR_filter/src/RTF.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/RTF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fsm_rtf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lampranthus/documents/master/segundo_semestre/digital_design/fir_filter/fir_filter/fir_filter/src/fsm_rtf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_RTF-fsm " "Found design unit 1: FSM_RTF-fsm" {  } { { "../FIR_filter/src/FSM_RTF.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FSM_RTF.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196797 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_RTF " "Found entity 1: FSM_RTF" {  } { { "../FIR_filter/src/FSM_RTF.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FSM_RTF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196799 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RTF " "Elaborating entity \"RTF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741283196844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_filter FIR_filter:sc0 " "Elaborating entity \"FIR_filter\" for hierarchy \"FIR_filter:sc0\"" {  } { { "../FIR_filter/src/RTF.vhd" "sc0" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/RTF.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_51a1_n FIR_filter:sc0\|mux_51a1_n:sc0 " "Elaborating entity \"mux_51a1_n\" for hierarchy \"FIR_filter:sc0\|mux_51a1_n:sc0\"" {  } { { "../FIR_filter/src/FIR/FIR_filter.vhd" "sc0" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/FIR_filter.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT FIR_filter:sc0\|LUT:sc1 " "Elaborating entity \"LUT\" for hierarchy \"FIR_filter:sc0\|LUT:sc1\"" {  } { { "../FIR_filter/src/FIR/FIR_filter.vhd" "sc1" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/FIR_filter.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC FIR_filter:sc0\|MAC:sc2 " "Elaborating entity \"MAC\" for hierarchy \"FIR_filter:sc0\|MAC:sc2\"" {  } { { "../FIR_filter/src/FIR/FIR_filter.vhd" "sc2" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/FIR_filter.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador_n_m FIR_filter:sc0\|MAC:sc2\|multiplicador_n_m:Bloque_1 " "Elaborating entity \"multiplicador_n_m\" for hierarchy \"FIR_filter:sc0\|MAC:sc2\|multiplicador_n_m:Bloque_1\"" {  } { { "../FIR_filter/src/FIR/MAC/MAC.vhd" "Bloque_1" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/MAC.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_n FIR_filter:sc0\|MAC:sc2\|sumador_n:Bloque_2 " "Elaborating entity \"sumador_n\" for hierarchy \"FIR_filter:sc0\|MAC:sc2\|sumador_n:Bloque_2\"" {  } { { "../FIR_filter/src/FIR/MAC/MAC.vhd" "Bloque_2" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/MAC.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_ac FIR_filter:sc0\|MAC:sc2\|registro_ac:Bloque_3 " "Elaborating entity \"registro_ac\" for hierarchy \"FIR_filter:sc0\|MAC:sc2\|registro_ac:Bloque_3\"" {  } { { "../FIR_filter/src/FIR/MAC/MAC.vhd" "Bloque_3" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/MAC.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_r FIR_filter:sc0\|MAC:sc2\|registro_r:Bloque_4 " "Elaborating entity \"registro_r\" for hierarchy \"FIR_filter:sc0\|MAC:sc2\|registro_r:Bloque_4\"" {  } { { "../FIR_filter/src/FIR/MAC/MAC.vhd" "Bloque_4" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/MAC.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cdhb_n FIR_filter:sc0\|MAC:sc2\|contador_cdhb_n:Bloque_5 " "Elaborating entity \"contador_cdhb_n\" for hierarchy \"FIR_filter:sc0\|MAC:sc2\|contador_cdhb_n:Bloque_5\"" {  } { { "../FIR_filter/src/FIR/MAC/MAC.vhd" "Bloque_5" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/MAC.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_MAC FIR_filter:sc0\|MAC:sc2\|FSM_MAC:Bloque_6 " "Elaborating entity \"FSM_MAC\" for hierarchy \"FIR_filter:sc0\|MAC:sc2\|FSM_MAC:Bloque_6\"" {  } { { "../FIR_filter/src/FIR/MAC/MAC.vhd" "Bloque_6" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/MAC/MAC.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_paralelo FIR_filter:sc0\|registro_paralelo:sc3 " "Elaborating entity \"registro_paralelo\" for hierarchy \"FIR_filter:sc0\|registro_paralelo:sc3\"" {  } { { "../FIR_filter/src/FIR/FIR_filter.vhd" "sc3" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/FIR/FIR_filter.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD9201 AD9201:sc1 " "Elaborating entity \"AD9201\" for hierarchy \"AD9201:sc1\"" {  } { { "../FIR_filter/src/RTF.vhd" "sc1" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/RTF.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC7564 DAC7564:sc2 " "Elaborating entity \"DAC7564\" for hierarchy \"DAC7564:sc2\"" {  } { { "../FIR_filter/src/RTF.vhd" "sc2" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/RTF.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master DAC7564:sc2\|spi_master:sc0 " "Elaborating entity \"spi_master\" for hierarchy \"DAC7564:sc2\|spi_master:sc0\"" {  } { { "../FIR_filter/src/DAC/DAC7564.vhd" "sc0" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/DAC/DAC7564.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_RTF FSM_RTF:sc4 " "Elaborating entity \"FSM_RTF\" for hierarchy \"FSM_RTF:sc4\"" {  } { { "../FIR_filter/src/RTF.vhd" "sc4" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/RTF.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:sc5 " "Elaborating entity \"PLL\" for hierarchy \"PLL:sc5\"" {  } { { "../FIR_filter/src/RTF.vhd" "sc5" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/RTF.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:sc5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:sc5\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/PLL.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:sc5\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:sc5\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/PLL.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:sc5\|altpll:altpll_component " "Instantiated megafunction \"PLL:sc5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283196920 ""}  } { { "PLL.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/PLL.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741283196920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283196961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283196961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:sc5\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:sc5\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_bt_clear contador_bt_clear:sc6 " "Elaborating entity \"contador_bt_clear\" for hierarchy \"contador_bt_clear:sc6\"" {  } { { "../FIR_filter/src/RTF.vhd" "sc6" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/RTF.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283196964 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_filter:sc0\|MAC:sc2\|multiplicador_n_m:Bloque_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_filter:sc0\|MAC:sc2\|multiplicador_n_m:Bloque_1\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 651 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741283197413 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1741283197413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_filter:sc0\|MAC:sc2\|multiplicador_n_m:Bloque_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_filter:sc0\|MAC:sc2\|multiplicador_n_m:Bloque_1\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 651 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283197443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_filter:sc0\|MAC:sc2\|multiplicador_n_m:Bloque_1\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_filter:sc0\|MAC:sc2\|multiplicador_n_m:Bloque_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283197443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283197443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283197443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283197443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283197443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283197443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283197443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283197443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741283197443 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/23.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 651 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741283197443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l4t " "Found entity 1: mult_l4t" {  } { { "db/mult_l4t.tdf" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/db/mult_l4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741283197480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283197480 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../FIR_filter/src/DAC/spi_master.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/DAC/spi_master.vhd" 47 -1 0 } } { "../FIR_filter/src/DAC/spi_master.vhd" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/FIR_filter/src/DAC/spi_master.vhd" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1741283197755 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1741283197755 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741283198014 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741283199416 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741283199553 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741283199553 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1058 " "Implemented 1058 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741283199631 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741283199631 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1038 " "Implemented 1038 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741283199631 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1741283199631 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1741283199631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741283199631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741283199647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  6 10:46:39 2025 " "Processing ended: Thu Mar  6 10:46:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741283199647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741283199647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741283199647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741283199647 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1741283201071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741283201072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  6 10:46:40 2025 " "Processing started: Thu Mar  6 10:46:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741283201072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1741283201072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RTF -c RTF " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RTF -c RTF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1741283201072 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1741283201148 ""}
{ "Info" "0" "" "Project  = RTF" {  } {  } 0 0 "Project  = RTF" 0 0 "Fitter" 0 0 1741283201149 ""}
{ "Info" "0" "" "Revision = RTF" {  } {  } 0 0 "Revision = RTF" 0 0 "Fitter" 0 0 1741283201149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1741283201406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1741283201406 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RTF EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"RTF\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1741283201416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741283201459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1741283201459 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:sc5\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:sc5\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:sc5\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:sc5\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1741283201521 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1741283201521 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1741283201772 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1741283201776 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741283201858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741283201858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741283201858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741283201858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741283201858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741283201858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741283201858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741283201858 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1741283201858 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1741283201858 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/" { { 0 { 0 ""} 0 1475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741283201862 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/" { { 0 { 0 ""} 0 1477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741283201862 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/" { { 0 { 0 ""} 0 1479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741283201862 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/" { { 0 { 0 ""} 0 1481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741283201862 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/" { { 0 { 0 ""} 0 1483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1741283201862 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1741283201862 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1741283201863 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RTF.sdc " "Synopsys Design Constraints File file not found: 'RTF.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1741283202886 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1741283202886 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1741283202890 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1741283202891 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1741283202902 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1741283202902 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1741283202903 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:sc5\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:sc5\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1741283202987 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1741283202987 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1741283203260 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1741283203263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1741283203263 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1741283203266 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1741283203270 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1741283203274 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1741283203339 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1741283203341 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1741283203341 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741283203502 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1741283203507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1741283206431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741283206680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1741283206722 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1741283216342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741283216342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1741283216622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X69_Y24 X80_Y36 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36" {  } { { "loc" "" { Generic "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36"} { { 12 { 0 ""} 69 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1741283219820 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1741283219820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1741283223836 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1741283223836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741283223843 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.95 " "Total time spent on timing analysis during the Fitter is 0.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1741283223977 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1741283224006 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1741283224226 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1741283224227 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1741283224425 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1741283224863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/output_files/RTF.fit.smsg " "Generated suppressed messages file C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/output_files/RTF.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1741283225302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6415 " "Peak virtual memory: 6415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741283225628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  6 10:47:05 2025 " "Processing ended: Thu Mar  6 10:47:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741283225628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741283225628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741283225628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1741283225628 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1741283226658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741283226658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  6 10:47:06 2025 " "Processing started: Thu Mar  6 10:47:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741283226658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1741283226658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RTF -c RTF " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RTF -c RTF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1741283226658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1741283226895 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1741283229102 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1741283229199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741283229409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  6 10:47:09 2025 " "Processing ended: Thu Mar  6 10:47:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741283229409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741283229409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741283229409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1741283229409 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1741283230088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1741283230543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741283230543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  6 10:47:10 2025 " "Processing started: Thu Mar  6 10:47:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741283230543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1741283230543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RTF -c RTF " "Command: quartus_sta RTF -c RTF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1741283230543 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1741283230610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1741283230719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1741283230719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741283230763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741283230763 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RTF.sdc " "Synopsys Design Constraints File file not found: 'RTF.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1741283231181 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1741283231182 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1741283231184 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sc5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sc5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1741283231184 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741283231184 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1741283231184 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1741283231185 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1741283231191 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741283231191 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1741283231192 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1741283231201 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1741283231243 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741283231243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.451 " "Worst-case setup slack is -2.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.451             -52.241 sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.451             -52.241 sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741283231244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.389 " "Worst-case hold slack is 0.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.389               0.000 sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741283231250 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741283231252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741283231254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.695 " "Worst-case minimum pulse width slack is 4.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.695               0.000 sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.695               0.000 sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.891               0.000 CLK  " "    9.891               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741283231256 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1741283231318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1741283231342 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1741283231573 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741283231630 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1741283231645 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1741283231645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.223 " "Worst-case setup slack is -1.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.223             -15.925 sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.223             -15.925 sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741283231648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.349               0.000 sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741283231654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741283231657 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741283231660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.689 " "Worst-case minimum pulse width slack is 4.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.689               0.000 sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.689               0.000 sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.887               0.000 CLK  " "    9.887               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741283231662 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1741283231725 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1741283231804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.059 " "Worst-case setup slack is 3.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.059               0.000 sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.059               0.000 sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741283231811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.179               0.000 sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741283231817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741283231821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1741283231824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.775 " "Worst-case minimum pulse width slack is 4.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.775               0.000 sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.775               0.000 sc5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.574               0.000 CLK  " "    9.574               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1741283231827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1741283231827 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1741283232177 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1741283232178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4965 " "Peak virtual memory: 4965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741283232221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  6 10:47:12 2025 " "Processing ended: Thu Mar  6 10:47:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741283232221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741283232221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741283232221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1741283232221 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1741283233269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741283233269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  6 10:47:13 2025 " "Processing started: Thu Mar  6 10:47:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741283233269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1741283233269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RTF -c RTF " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RTF -c RTF" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1741283233269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1741283233588 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RTF.vho C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/simulation/questa/ simulation " "Generated file RTF.vho in folder \"C:/Users/Lampranthus/Documents/Master/Segundo_Semestre/Digital_Design/FIR_filter/FIR_filter/quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1741283233714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741283233740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  6 10:47:13 2025 " "Processing ended: Thu Mar  6 10:47:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741283233740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741283233740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741283233740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1741283233740 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus Prime Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1741283234405 ""}
