Qflow static timing analysis logfile created on Wed 16 Apr 2025 02:37:50 AM PDT
Running vesta static timing analysis
vesta --long atm_fsm.rtlnopwr.v /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Parsing module "atm_fsm"
Lib read /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib:  Processed 6637 lines.
Verilog netlist read:  Processed 308 lines.
Number of paths analyzed:  44

Top 20 maximum delay paths:
Path DFFSR_5/CLK to DFFSR_22/D delay 3210.59 ps
      0.0 ps    clk_bF_buf2:  CLKBUF1_4/Y ->    DFFSR_5/CLK
    476.5 ps          _181_:    DFFSR_5/Q ->    BUFX4_7/A
    782.0 ps  _181__bF_buf3:    BUFX4_7/Y ->    INVX8_1/A
    861.3 ps          _169_:    INVX8_1/Y ->   BUFX4_14/A
   1056.2 ps  _169__bF_buf0:   BUFX4_14/Y ->  NOR2X1_15/B
   1144.5 ps           _33_:  NOR2X1_15/Y ->  NAND2X1_7/B
   1241.8 ps           _34_:  NAND2X1_7/Y ->  NOR2X1_16/B
   1323.7 ps           _35_:  NOR2X1_16/Y ->   AND2X2_3/A
   1475.7 ps           _36_:   AND2X2_3/Y ->  NAND2X1_8/A
   2343.9 ps           _37_:  NAND2X1_8/Y ->    INVX2_5/A
   2696.7 ps           _75_:    INVX2_5/Y -> NAND2X1_18/A
   2892.3 ps           _95_: NAND2X1_18/Y -> OAI21X1_23/B
   3006.0 ps        _2__14_: OAI21X1_23/Y ->   DFFSR_22/D

   clock skew at destination = 3.28261
   setup at destination = 201.259

Path DFFSR_5/CLK to DFFSR_23/D delay 3210.59 ps
      0.0 ps    clk_bF_buf2:  CLKBUF1_4/Y ->    DFFSR_5/CLK
    476.5 ps          _181_:    DFFSR_5/Q ->    BUFX4_7/A
    782.0 ps  _181__bF_buf3:    BUFX4_7/Y ->    INVX8_1/A
    861.3 ps          _169_:    INVX8_1/Y ->   BUFX4_14/A
   1056.2 ps  _169__bF_buf0:   BUFX4_14/Y ->  NOR2X1_15/B
   1144.5 ps           _33_:  NOR2X1_15/Y ->  NAND2X1_7/B
   1241.8 ps           _34_:  NAND2X1_7/Y ->  NOR2X1_16/B
   1323.7 ps           _35_:  NOR2X1_16/Y ->   AND2X2_3/A
   1475.7 ps           _36_:   AND2X2_3/Y ->  NAND2X1_8/A
   2343.9 ps           _37_:  NAND2X1_8/Y ->    INVX2_5/A
   2696.7 ps           _75_:    INVX2_5/Y -> NAND2X1_19/A
   2892.3 ps           _99_: NAND2X1_19/Y -> OAI21X1_24/B
   3006.0 ps        _2__15_: OAI21X1_24/Y ->   DFFSR_23/D

   clock skew at destination = 3.28261
   setup at destination = 201.259

Path DFFSR_5/CLK to DFFSR_20/D delay 3200.32 ps
      0.0 ps    clk_bF_buf2:  CLKBUF1_4/Y ->    DFFSR_5/CLK
    476.5 ps          _181_:    DFFSR_5/Q ->    BUFX4_7/A
    782.0 ps  _181__bF_buf3:    BUFX4_7/Y ->    INVX8_1/A
    861.3 ps          _169_:    INVX8_1/Y ->   BUFX4_14/A
   1056.2 ps  _169__bF_buf0:   BUFX4_14/Y ->  NOR2X1_15/B
   1144.5 ps           _33_:  NOR2X1_15/Y ->  NAND2X1_7/B
   1241.8 ps           _34_:  NAND2X1_7/Y ->  NOR2X1_16/B
   1323.7 ps           _35_:  NOR2X1_16/Y ->   AND2X2_3/A
   1475.7 ps           _36_:   AND2X2_3/Y ->  NAND2X1_8/A
   2343.9 ps           _37_:  NAND2X1_8/Y ->    INVX2_5/A
   2696.7 ps           _75_:    INVX2_5/Y -> OAI21X1_19/C
   2877.5 ps           _84_: OAI21X1_19/Y -> OAI21X1_20/B
   2995.1 ps        _2__12_: OAI21X1_20/Y ->   DFFSR_20/D

   clock skew at destination = 3.28261
   setup at destination = 201.89

Path DFFSR_5/CLK to DFFSR_18/D delay 3195.44 ps
      0.0 ps    clk_bF_buf2:  CLKBUF1_4/Y ->    DFFSR_5/CLK
    476.5 ps          _181_:    DFFSR_5/Q ->    BUFX4_7/A
    782.0 ps  _181__bF_buf3:    BUFX4_7/Y ->    INVX8_1/A
    861.3 ps          _169_:    INVX8_1/Y ->   BUFX4_14/A
   1056.2 ps  _169__bF_buf0:   BUFX4_14/Y ->  NOR2X1_15/B
   1144.5 ps           _33_:  NOR2X1_15/Y ->  NAND2X1_7/B
   1241.8 ps           _34_:  NAND2X1_7/Y ->  NOR2X1_16/B
   1323.7 ps           _35_:  NOR2X1_16/Y ->   AND2X2_3/A
   1475.7 ps           _36_:   AND2X2_3/Y ->  NAND2X1_8/A
   2343.9 ps           _37_:  NAND2X1_8/Y ->    INVX2_5/A
   2696.7 ps           _75_:    INVX2_5/Y -> OAI21X1_16/C
   2877.5 ps           _76_: OAI21X1_16/Y -> OAI21X1_17/B
   2995.1 ps        _2__10_: OAI21X1_17/Y ->   DFFSR_18/D

   clock skew at destination = -3.12198
   setup at destination = 203.422

Path DFFSR_5/CLK to DFFSR_19/D delay 3180.42 ps
      0.0 ps    clk_bF_buf2:  CLKBUF1_4/Y ->    DFFSR_5/CLK
    476.5 ps          _181_:    DFFSR_5/Q ->    BUFX4_7/A
    782.0 ps  _181__bF_buf3:    BUFX4_7/Y ->    INVX8_1/A
    861.3 ps          _169_:    INVX8_1/Y ->   BUFX4_14/A
   1056.2 ps  _169__bF_buf0:   BUFX4_14/Y ->  NOR2X1_15/B
   1144.5 ps           _33_:  NOR2X1_15/Y ->  NAND2X1_7/B
   1241.8 ps           _34_:  NAND2X1_7/Y ->  NOR2X1_16/B
   1323.7 ps           _35_:  NOR2X1_16/Y ->   AND2X2_3/A
   1475.7 ps           _36_:   AND2X2_3/Y ->  NAND2X1_8/A
   2343.9 ps           _37_:  NAND2X1_8/Y ->    INVX2_5/A
   2696.7 ps           _75_:    INVX2_5/Y -> NAND2X1_17/B
   2866.3 ps           _80_: NAND2X1_17/Y -> OAI21X1_18/B
   2976.4 ps        _2__11_: OAI21X1_18/Y ->   DFFSR_19/D

   clock skew at destination = 3.28261
   setup at destination = 200.695

Path DFFSR_8/CLK to DFFSR_21/D delay 3059.47 ps
      0.0 ps      clk_bF_buf3:  CLKBUF1_3/Y ->    DFFSR_8/CLK
    529.3 ps  freeze_timer_0_:    DFFSR_8/Q ->  NAND3X1_6/A
    922.6 ps             _46_:  NAND3X1_6/Y ->   NOR3X1_1/C
   1154.7 ps             _51_:   NOR3X1_1/Y -> NAND3X1_11/C
   1505.2 ps             _62_: NAND3X1_11/Y ->   NOR3X1_2/C
   1797.7 ps             _68_:   NOR3X1_2/Y -> NAND3X1_16/C
   2217.5 ps             _79_: NAND3X1_16/Y ->   NOR3X1_3/C
   2550.0 ps             _89_:   NOR3X1_3/Y ->    OR2X2_2/A
   2759.2 ps             _90_:    OR2X2_2/Y -> OAI21X1_22/B
   2852.3 ps          _2__13_: OAI21X1_22/Y ->   DFFSR_21/D

   clock skew at destination = 9.14701
   setup at destination = 197.98

Path DFFSR_8/CLK to DFFSR_24/D delay 3046.81 ps
      0.0 ps      clk_bF_buf3:  CLKBUF1_3/Y ->    DFFSR_8/CLK
    529.3 ps  freeze_timer_0_:    DFFSR_8/Q ->  NAND3X1_6/A
    922.6 ps             _46_:  NAND3X1_6/Y ->   NOR3X1_1/C
   1154.7 ps             _51_:   NOR3X1_1/Y -> NAND3X1_11/C
   1505.2 ps             _62_: NAND3X1_11/Y ->   NOR3X1_2/C
   1797.7 ps             _68_:   NOR3X1_2/Y -> NAND3X1_16/C
   2217.5 ps             _79_: NAND3X1_16/Y ->   NOR3X1_3/C
   2550.0 ps             _89_:   NOR3X1_3/Y ->  AOI21X1_4/A
   2716.7 ps            _101_:  AOI21X1_4/Y -> OAI21X1_25/B
   2835.6 ps          _2__16_: OAI21X1_25/Y ->   DFFSR_24/D

   clock skew at destination = 9.14701
   setup at destination = 202.08

Path DFFSR_5/CLK to DFFSR_7/D delay 2985.76 ps
      0.0 ps    clk_bF_buf2:  CLKBUF1_4/Y ->    DFFSR_5/CLK
    476.5 ps          _181_:    DFFSR_5/Q ->    BUFX4_7/A
    782.0 ps  _181__bF_buf3:    BUFX4_7/Y ->    INVX8_1/A
    861.3 ps          _169_:    INVX8_1/Y ->   BUFX4_14/A
   1056.2 ps  _169__bF_buf0:   BUFX4_14/Y ->  NOR2X1_15/B
   1144.5 ps           _33_:  NOR2X1_15/Y ->  NAND2X1_7/B
   1241.8 ps           _34_:  NAND2X1_7/Y ->  NOR2X1_16/B
   1323.7 ps           _35_:  NOR2X1_16/Y ->   AND2X2_3/A
   1475.7 ps           _36_:   AND2X2_3/Y ->  NAND2X1_8/A
   2343.9 ps           _37_:  NAND2X1_8/Y -> OAI21X1_43/B
   2680.1 ps         _4__1_: OAI21X1_43/Y ->    DFFSR_7/D

   clock skew at destination = -3.12198
   setup at destination = 308.781

Path DFFSR_5/CLK to DFFSR_6/D delay 2951.32 ps
      0.0 ps    clk_bF_buf2: CLKBUF1_4/Y ->   DFFSR_5/CLK
    476.5 ps          _181_:   DFFSR_5/Q ->   BUFX4_7/A
    782.0 ps  _181__bF_buf3:   BUFX4_7/Y ->   INVX8_1/A
    861.3 ps          _169_:   INVX8_1/Y ->  BUFX4_14/A
   1056.2 ps  _169__bF_buf0:  BUFX4_14/Y -> NOR2X1_15/B
   1144.5 ps           _33_: NOR2X1_15/Y -> NAND2X1_7/B
   1241.8 ps           _34_: NAND2X1_7/Y -> NOR2X1_16/B
   1323.7 ps           _35_: NOR2X1_16/Y ->  AND2X2_3/A
   1475.7 ps           _36_:  AND2X2_3/Y -> NAND2X1_8/A
   2343.9 ps           _37_: NAND2X1_8/Y -> OAI22X1_1/D
   2622.0 ps         _4__0_: OAI22X1_1/Y ->   DFFSR_6/D

   clock skew at destination = 3.28261
   setup at destination = 326.005

Path DFFSR_7/CLK to DFFSR_11/D delay 2944.73 ps
      0.0 ps           clk_bF_buf5: CLKBUF1_1/Y ->   DFFSR_7/CLK
    398.1 ps  wrong_pin_counter_1_:   DFFSR_7/Q ->   INVX1_3/A
    595.2 ps                 _175_:   INVX1_3/Y ->  NOR2X1_2/B
    799.8 ps                 _176_:  NOR2X1_2/Y -> NAND2X1_2/B
   1727.8 ps                 _177_: NAND2X1_2/Y ->  NOR2X1_3/B
   2227.1 ps                 _178_:  NOR2X1_3/Y ->   INVX8_2/A
   2344.7 ps                 _179_:   INVX8_2/Y ->   BUFX2_1/A
   2550.5 ps         _179__bF_buf1:   BUFX2_1/Y -> NAND3X1_5/C
   2661.8 ps                  _44_: NAND3X1_5/Y -> OAI21X1_6/C
   2743.6 ps                _2__3_: OAI21X1_6/Y ->  DFFSR_11/D

   clock skew at destination = 2.74241
   setup at destination = 198.352

Path DFFSR_7/CLK to DFFSR_12/D delay 2944.73 ps
      0.0 ps           clk_bF_buf5: CLKBUF1_1/Y ->   DFFSR_7/CLK
    398.1 ps  wrong_pin_counter_1_:   DFFSR_7/Q ->   INVX1_3/A
    595.2 ps                 _175_:   INVX1_3/Y ->  NOR2X1_2/B
    799.8 ps                 _176_:  NOR2X1_2/Y -> NAND2X1_2/B
   1727.8 ps                 _177_: NAND2X1_2/Y ->  NOR2X1_3/B
   2227.1 ps                 _178_:  NOR2X1_3/Y ->   INVX8_2/A
   2344.7 ps                 _179_:   INVX8_2/Y ->   BUFX2_1/A
   2550.5 ps         _179__bF_buf1:   BUFX2_1/Y -> NAND3X1_7/C
   2661.8 ps                  _48_: NAND3X1_7/Y -> OAI21X1_8/C
   2743.6 ps                _2__4_: OAI21X1_8/Y ->  DFFSR_12/D

   clock skew at destination = 2.74241
   setup at destination = 198.352

Path DFFSR_7/CLK to DFFSR_13/D delay 2944.73 ps
      0.0 ps           clk_bF_buf5: CLKBUF1_1/Y ->   DFFSR_7/CLK
    398.1 ps  wrong_pin_counter_1_:   DFFSR_7/Q ->   INVX1_3/A
    595.2 ps                 _175_:   INVX1_3/Y ->  NOR2X1_2/B
    799.8 ps                 _176_:  NOR2X1_2/Y -> NAND2X1_2/B
   1727.8 ps                 _177_: NAND2X1_2/Y ->  NOR2X1_3/B
   2227.1 ps                 _178_:  NOR2X1_3/Y ->   INVX8_2/A
   2344.7 ps                 _179_:   INVX8_2/Y ->   BUFX2_1/A
   2550.5 ps         _179__bF_buf1:   BUFX2_1/Y -> NAND3X1_8/C
   2661.8 ps                  _54_: NAND3X1_8/Y -> OAI21X1_9/C
   2743.6 ps                _2__5_: OAI21X1_9/Y ->  DFFSR_13/D

   clock skew at destination = 2.74241
   setup at destination = 198.352

Path DFFSR_7/CLK to DFFSR_14/D delay 2944.73 ps
      0.0 ps           clk_bF_buf5:  CLKBUF1_1/Y ->    DFFSR_7/CLK
    398.1 ps  wrong_pin_counter_1_:    DFFSR_7/Q ->    INVX1_3/A
    595.2 ps                 _175_:    INVX1_3/Y ->   NOR2X1_2/B
    799.8 ps                 _176_:   NOR2X1_2/Y ->  NAND2X1_2/B
   1727.8 ps                 _177_:  NAND2X1_2/Y ->   NOR2X1_3/B
   2227.1 ps                 _178_:   NOR2X1_3/Y ->    INVX8_2/A
   2344.7 ps                 _179_:    INVX8_2/Y ->    BUFX2_1/A
   2550.5 ps         _179__bF_buf1:    BUFX2_1/Y ->  NAND3X1_9/C
   2661.8 ps                  _59_:  NAND3X1_9/Y -> OAI21X1_10/C
   2743.6 ps                _2__6_: OAI21X1_10/Y ->   DFFSR_14/D

   clock skew at destination = 2.74241
   setup at destination = 198.352

Path DFFSR_7/CLK to DFFSR_17/D delay 2924.21 ps
      0.0 ps           clk_bF_buf5:  CLKBUF1_1/Y ->    DFFSR_7/CLK
    398.1 ps  wrong_pin_counter_1_:    DFFSR_7/Q ->    INVX1_3/A
    595.2 ps                 _175_:    INVX1_3/Y ->   NOR2X1_2/B
    799.8 ps                 _176_:   NOR2X1_2/Y ->  NAND2X1_2/B
   1727.8 ps                 _177_:  NAND2X1_2/Y ->   NOR2X1_3/B
   2227.1 ps                 _178_:   NOR2X1_3/Y ->    INVX8_2/A
   2344.7 ps                 _179_:    INVX8_2/Y ->    BUFX4_1/A
   2538.7 ps         _179__bF_buf3:    BUFX4_1/Y -> NAND3X1_13/C
   2638.6 ps                  _67_: NAND3X1_13/Y -> OAI21X1_15/C
   2718.5 ps                _2__9_: OAI21X1_15/Y ->   DFFSR_17/D

   clock skew at destination = 9.14701
   setup at destination = 196.526

Path DFFSR_7/CLK to DFFSR_16/D delay 2924.21 ps
      0.0 ps           clk_bF_buf5:  CLKBUF1_1/Y ->    DFFSR_7/CLK
    398.1 ps  wrong_pin_counter_1_:    DFFSR_7/Q ->    INVX1_3/A
    595.2 ps                 _175_:    INVX1_3/Y ->   NOR2X1_2/B
    799.8 ps                 _176_:   NOR2X1_2/Y ->  NAND2X1_2/B
   1727.8 ps                 _177_:  NAND2X1_2/Y ->   NOR2X1_3/B
   2227.1 ps                 _178_:   NOR2X1_3/Y ->    INVX8_2/A
   2344.7 ps                 _179_:    INVX8_2/Y ->    BUFX4_2/A
   2538.7 ps         _179__bF_buf2:    BUFX4_2/Y -> NAND3X1_12/C
   2638.6 ps                  _65_: NAND3X1_12/Y -> OAI21X1_13/C
   2718.5 ps                _2__8_: OAI21X1_13/Y ->   DFFSR_16/D

   clock skew at destination = 9.14701
   setup at destination = 196.526

Path DFFSR_7/CLK to DFFSR_8/D delay 2919.37 ps
      0.0 ps           clk_bF_buf5: CLKBUF1_1/Y ->   DFFSR_7/CLK
    398.1 ps  wrong_pin_counter_1_:   DFFSR_7/Q ->   INVX1_3/A
    595.2 ps                 _175_:   INVX1_3/Y ->  NOR2X1_2/B
    799.8 ps                 _176_:  NOR2X1_2/Y -> NAND2X1_2/B
   1727.8 ps                 _177_: NAND2X1_2/Y ->  NOR2X1_3/B
   2227.1 ps                 _178_:  NOR2X1_3/Y ->   INVX8_2/A
   2344.7 ps                 _179_:   INVX8_2/Y ->   BUFX4_2/A
   2538.7 ps         _179__bF_buf2:   BUFX4_2/Y -> NAND3X1_1/C
   2638.6 ps                   _6_: NAND3X1_1/Y -> OAI21X1_3/C
   2718.5 ps                _2__0_: OAI21X1_3/Y ->   DFFSR_8/D

   clock skew at destination = 2.74241
   setup at destination = 198.087

Path DFFSR_7/CLK to DFFSR_9/D delay 2919.37 ps
      0.0 ps           clk_bF_buf5: CLKBUF1_1/Y ->   DFFSR_7/CLK
    398.1 ps  wrong_pin_counter_1_:   DFFSR_7/Q ->   INVX1_3/A
    595.2 ps                 _175_:   INVX1_3/Y ->  NOR2X1_2/B
    799.8 ps                 _176_:  NOR2X1_2/Y -> NAND2X1_2/B
   1727.8 ps                 _177_: NAND2X1_2/Y ->  NOR2X1_3/B
   2227.1 ps                 _178_:  NOR2X1_3/Y ->   INVX8_2/A
   2344.7 ps                 _179_:   INVX8_2/Y ->   BUFX4_2/A
   2538.7 ps         _179__bF_buf2:   BUFX4_2/Y -> NAND3X1_3/C
   2638.6 ps                  _38_: NAND3X1_3/Y -> OAI21X1_4/C
   2718.5 ps                _2__1_: OAI21X1_4/Y ->   DFFSR_9/D

   clock skew at destination = 2.74241
   setup at destination = 198.087

Path DFFSR_7/CLK to DFFSR_10/D delay 2919.37 ps
      0.0 ps           clk_bF_buf5: CLKBUF1_1/Y ->   DFFSR_7/CLK
    398.1 ps  wrong_pin_counter_1_:   DFFSR_7/Q ->   INVX1_3/A
    595.2 ps                 _175_:   INVX1_3/Y ->  NOR2X1_2/B
    799.8 ps                 _176_:  NOR2X1_2/Y -> NAND2X1_2/B
   1727.8 ps                 _177_: NAND2X1_2/Y ->  NOR2X1_3/B
   2227.1 ps                 _178_:  NOR2X1_3/Y ->   INVX8_2/A
   2344.7 ps                 _179_:   INVX8_2/Y ->   BUFX4_2/A
   2538.7 ps         _179__bF_buf2:   BUFX4_2/Y -> NAND3X1_4/C
   2638.6 ps                  _42_: NAND3X1_4/Y -> OAI21X1_5/C
   2718.5 ps                _2__2_: OAI21X1_5/Y ->  DFFSR_10/D

   clock skew at destination = 2.74241
   setup at destination = 198.087

Path DFFSR_7/CLK to DFFSR_15/D delay 2919.37 ps
      0.0 ps           clk_bF_buf5:  CLKBUF1_1/Y ->    DFFSR_7/CLK
    398.1 ps  wrong_pin_counter_1_:    DFFSR_7/Q ->    INVX1_3/A
    595.2 ps                 _175_:    INVX1_3/Y ->   NOR2X1_2/B
    799.8 ps                 _176_:   NOR2X1_2/Y ->  NAND2X1_2/B
   1727.8 ps                 _177_:  NAND2X1_2/Y ->   NOR2X1_3/B
   2227.1 ps                 _178_:   NOR2X1_3/Y ->    INVX8_2/A
   2344.7 ps                 _179_:    INVX8_2/Y ->    BUFX4_2/A
   2538.7 ps         _179__bF_buf2:    BUFX4_2/Y -> NAND3X1_10/C
   2638.6 ps                  _61_: NAND3X1_10/Y -> OAI21X1_12/C
   2718.5 ps                _2__7_: OAI21X1_12/Y ->   DFFSR_15/D

   clock skew at destination = 2.74241
   setup at destination = 198.087

Path DFFSR_7/CLK to DFFSR_5/D delay 2878.08 ps
      0.0 ps           clk_bF_buf5:  CLKBUF1_1/Y ->    DFFSR_7/CLK
    398.1 ps  wrong_pin_counter_1_:    DFFSR_7/Q ->    INVX1_3/A
    595.2 ps                 _175_:    INVX1_3/Y ->   NOR2X1_2/B
    799.8 ps                 _176_:   NOR2X1_2/Y ->  NAND2X1_2/B
   1727.8 ps                 _177_:  NAND2X1_2/Y ->   NOR2X1_3/B
   2227.1 ps                 _178_:   NOR2X1_3/Y ->    INVX8_2/A
   2344.7 ps                 _179_:    INVX8_2/Y ->    BUFX2_2/A
   2554.9 ps         _179__bF_buf0:    BUFX2_2/Y -> OAI21X1_44/B
   2667.8 ps                   _1_: OAI21X1_44/Y ->    DFFSR_5/D

   clock skew at destination = 9.14701
   setup at destination = 201.129

Computed maximum clock frequency (zero margin) = 311.47 MHz
-----------------------------------------

Number of paths analyzed:  44

Top 20 minimum delay paths:
Path DFFSR_4/CLK to output pin auth_success delay 472.527 ps
      0.0 ps   clk_bF_buf5: CLKBUF1_1/Y -> DFFSR_4/CLK
    364.9 ps         _180_:   DFFSR_4/Q -> BUFX2_3/A
    472.5 ps  auth_success:   BUFX2_3/Y -> auth_success

Path DFFSR_4/CLK to DFFSR_4/D delay 526.863 ps
      0.0 ps  clk_bF_buf5: CLKBUF1_1/Y ->   DFFSR_4/CLK
    364.9 ps        _180_:   DFFSR_4/Q ->  INVX1_14/A
    454.0 ps        _126_:  INVX1_14/Y -> AOI22X1_1/C
    522.3 ps          _0_: AOI22X1_1/Y ->   DFFSR_4/D

   clock skew at destination = 0
   hold at destination = 4.55224

Path DFFSR_1/CLK to output pin state[0] delay 545.68 ps
      0.0 ps  clk_bF_buf4: CLKBUF1_2/Y -> DFFSR_1/CLK
    426.5 ps     _182__0_:   DFFSR_1/Q -> BUFX2_5/A
    545.7 ps     state[0]:   BUFX2_5/Y -> state[0]

Path DFFSR_37/CLK to DFFSR_37/D delay 582.839 ps
      0.0 ps       clk_bF_buf5:  CLKBUF1_1/Y ->   DFFSR_37/CLK
    390.5 ps  freeze_timer_29_:   DFFSR_37/Q -> OAI21X1_38/C
    498.6 ps             _114_: OAI21X1_38/Y ->  NOR2X1_32/B
    570.5 ps           _2__29_:  NOR2X1_32/Y ->   DFFSR_37/D

   clock skew at destination = 0
   hold at destination = 12.3371

Path DFFSR_39/CLK to DFFSR_39/D delay 582.839 ps
      0.0 ps       clk_bF_buf4:  CLKBUF1_2/Y ->   DFFSR_39/CLK
    390.5 ps  freeze_timer_31_:   DFFSR_39/Q -> OAI21X1_40/C
    498.6 ps             _116_: OAI21X1_40/Y ->  NOR2X1_34/B
    570.5 ps           _2__31_:  NOR2X1_34/Y ->   DFFSR_39/D

   clock skew at destination = 0
   hold at destination = 12.3371

Path DFFSR_29/CLK to DFFSR_29/D delay 582.839 ps
      0.0 ps       clk_bF_buf4:  CLKBUF1_2/Y ->   DFFSR_29/CLK
    390.5 ps  freeze_timer_21_:   DFFSR_29/Q -> OAI21X1_30/C
    498.6 ps             _106_: OAI21X1_30/Y ->  NOR2X1_24/B
    570.5 ps           _2__21_:  NOR2X1_24/Y ->   DFFSR_29/D

   clock skew at destination = 0
   hold at destination = 12.3371

Path DFFSR_27/CLK to DFFSR_27/D delay 582.839 ps
      0.0 ps       clk_bF_buf1:  CLKBUF1_5/Y ->   DFFSR_27/CLK
    390.5 ps  freeze_timer_19_:   DFFSR_27/Q -> OAI21X1_28/C
    498.6 ps             _104_: OAI21X1_28/Y ->  NOR2X1_22/B
    570.5 ps           _2__19_:  NOR2X1_22/Y ->   DFFSR_27/D

   clock skew at destination = 0
   hold at destination = 12.3371

Path DFFSR_25/CLK to DFFSR_25/D delay 582.839 ps
      0.0 ps       clk_bF_buf1:  CLKBUF1_5/Y ->   DFFSR_25/CLK
    390.5 ps  freeze_timer_17_:   DFFSR_25/Q -> OAI21X1_26/C
    498.6 ps             _102_: OAI21X1_26/Y ->  NOR2X1_20/B
    570.5 ps           _2__17_:  NOR2X1_20/Y ->   DFFSR_25/D

   clock skew at destination = 0
   hold at destination = 12.3371

Path DFFSR_35/CLK to DFFSR_35/D delay 582.839 ps
      0.0 ps       clk_bF_buf1:  CLKBUF1_5/Y ->   DFFSR_35/CLK
    390.5 ps  freeze_timer_27_:   DFFSR_35/Q -> OAI21X1_36/C
    498.6 ps             _112_: OAI21X1_36/Y ->  NOR2X1_30/B
    570.5 ps           _2__27_:  NOR2X1_30/Y ->   DFFSR_35/D

   clock skew at destination = 0
   hold at destination = 12.3371

Path DFFSR_33/CLK to DFFSR_33/D delay 582.839 ps
      0.0 ps       clk_bF_buf1:  CLKBUF1_5/Y ->   DFFSR_33/CLK
    390.5 ps  freeze_timer_25_:   DFFSR_33/Q -> OAI21X1_34/C
    498.6 ps             _110_: OAI21X1_34/Y ->  NOR2X1_28/B
    570.5 ps           _2__25_:  NOR2X1_28/Y ->   DFFSR_33/D

   clock skew at destination = 0
   hold at destination = 12.3371

Path DFFSR_31/CLK to DFFSR_31/D delay 582.839 ps
      0.0 ps       clk_bF_buf4:  CLKBUF1_2/Y ->   DFFSR_31/CLK
    390.5 ps  freeze_timer_23_:   DFFSR_31/Q -> OAI21X1_32/C
    498.6 ps             _108_: OAI21X1_32/Y ->  NOR2X1_26/B
    570.5 ps           _2__23_:  NOR2X1_26/Y ->   DFFSR_31/D

   clock skew at destination = 0
   hold at destination = 12.3371

Path DFFSR_38/CLK to DFFSR_38/D delay 584.711 ps
      0.0 ps       clk_bF_buf5:  CLKBUF1_1/Y ->   DFFSR_38/CLK
    392.0 ps  freeze_timer_30_:   DFFSR_38/Q -> OAI21X1_39/C
    500.5 ps             _115_: OAI21X1_39/Y ->  NOR2X1_33/B
    572.4 ps           _2__30_:  NOR2X1_33/Y ->   DFFSR_38/D

   clock skew at destination = 0
   hold at destination = 12.3137

Path DFFSR_36/CLK to DFFSR_36/D delay 584.711 ps
      0.0 ps       clk_bF_buf4:  CLKBUF1_2/Y ->   DFFSR_36/CLK
    392.0 ps  freeze_timer_28_:   DFFSR_36/Q -> OAI21X1_37/C
    500.5 ps             _113_: OAI21X1_37/Y ->  NOR2X1_31/B
    572.4 ps           _2__28_:  NOR2X1_31/Y ->   DFFSR_36/D

   clock skew at destination = 0
   hold at destination = 12.3137

Path DFFSR_28/CLK to DFFSR_28/D delay 584.711 ps
      0.0 ps       clk_bF_buf4:  CLKBUF1_2/Y ->   DFFSR_28/CLK
    392.0 ps  freeze_timer_20_:   DFFSR_28/Q -> OAI21X1_29/C
    500.5 ps             _105_: OAI21X1_29/Y ->  NOR2X1_23/B
    572.4 ps           _2__20_:  NOR2X1_23/Y ->   DFFSR_28/D

   clock skew at destination = 0
   hold at destination = 12.3137

Path DFFSR_30/CLK to DFFSR_30/D delay 584.711 ps
      0.0 ps       clk_bF_buf2:  CLKBUF1_4/Y ->   DFFSR_30/CLK
    392.0 ps  freeze_timer_22_:   DFFSR_30/Q -> OAI21X1_31/C
    500.5 ps             _107_: OAI21X1_31/Y ->  NOR2X1_25/B
    572.4 ps           _2__22_:  NOR2X1_25/Y ->   DFFSR_30/D

   clock skew at destination = 0
   hold at destination = 12.3137

Path DFFSR_26/CLK to DFFSR_26/D delay 584.711 ps
      0.0 ps       clk_bF_buf0:  CLKBUF1_6/Y ->   DFFSR_26/CLK
    392.0 ps  freeze_timer_18_:   DFFSR_26/Q -> OAI21X1_27/C
    500.5 ps             _103_: OAI21X1_27/Y ->  NOR2X1_21/B
    572.4 ps           _2__18_:  NOR2X1_21/Y ->   DFFSR_26/D

   clock skew at destination = 0
   hold at destination = 12.3137

Path DFFSR_34/CLK to DFFSR_34/D delay 584.711 ps
      0.0 ps       clk_bF_buf1:  CLKBUF1_5/Y ->   DFFSR_34/CLK
    392.0 ps  freeze_timer_26_:   DFFSR_34/Q -> OAI21X1_35/C
    500.5 ps             _111_: OAI21X1_35/Y ->  NOR2X1_29/B
    572.4 ps           _2__26_:  NOR2X1_29/Y ->   DFFSR_34/D

   clock skew at destination = 0
   hold at destination = 12.3137

Path DFFSR_32/CLK to DFFSR_32/D delay 584.711 ps
      0.0 ps       clk_bF_buf1:  CLKBUF1_5/Y ->   DFFSR_32/CLK
    392.0 ps  freeze_timer_24_:   DFFSR_32/Q -> OAI21X1_33/C
    500.5 ps             _109_: OAI21X1_33/Y ->  NOR2X1_27/B
    572.4 ps           _2__24_:  NOR2X1_27/Y ->   DFFSR_32/D

   clock skew at destination = 0
   hold at destination = 12.3137

Path DFFSR_12/CLK to DFFSR_12/D delay 596.117 ps
      0.0 ps      clk_bF_buf5: CLKBUF1_1/Y ->  DFFSR_12/CLK
    382.1 ps  freeze_timer_4_:  DFFSR_12/Q -> NAND3X1_7/A
    527.1 ps             _48_: NAND3X1_7/Y -> OAI21X1_8/C
    596.9 ps           _2__4_: OAI21X1_8/Y ->  DFFSR_12/D

   clock skew at destination = 0
   hold at destination = -0.765259

Path DFFSR_15/CLK to DFFSR_15/D delay 596.117 ps
      0.0 ps      clk_bF_buf3:  CLKBUF1_3/Y ->   DFFSR_15/CLK
    382.1 ps  freeze_timer_7_:   DFFSR_15/Q -> NAND3X1_10/A
    527.1 ps             _61_: NAND3X1_10/Y -> OAI21X1_12/C
    596.9 ps           _2__7_: OAI21X1_12/Y ->   DFFSR_15/D

   clock skew at destination = 0
   hold at destination = -0.765259

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  117

Top 20 maximum delay paths:
Path input pin correct_pin to DFFSR_18/D delay 2210.22 ps
      0.0 ps    correct_pin:              ->    INVX1_2/A
     80.8 ps          _174_:    INVX1_2/Y ->  NAND2X1_2/A
    984.0 ps          _177_:  NAND2X1_2/Y ->   NOR2X1_3/B
   1487.3 ps          _178_:   NOR2X1_3/Y ->    INVX8_2/A
   1605.3 ps          _179_:    INVX8_2/Y ->    BUFX2_2/A
   1832.5 ps  _179__bF_buf0:    BUFX2_2/Y -> NAND3X1_14/C
   1945.7 ps           _72_: NAND3X1_14/Y -> OAI21X1_17/C
   2027.5 ps        _2__10_: OAI21X1_17/Y ->   DFFSR_18/D

   setup at destination = 182.772

Path input pin correct_pin to DFFSR_19/D delay 2210.22 ps
      0.0 ps    correct_pin:              ->    INVX1_2/A
     80.8 ps          _174_:    INVX1_2/Y ->  NAND2X1_2/A
    984.0 ps          _177_:  NAND2X1_2/Y ->   NOR2X1_3/B
   1487.3 ps          _178_:   NOR2X1_3/Y ->    INVX8_2/A
   1605.3 ps          _179_:    INVX8_2/Y ->    BUFX2_2/A
   1832.5 ps  _179__bF_buf0:    BUFX2_2/Y -> NAND3X1_15/C
   1945.7 ps           _77_: NAND3X1_15/Y -> OAI21X1_18/C
   2027.5 ps        _2__11_: OAI21X1_18/Y ->   DFFSR_19/D

   setup at destination = 182.772

Path input pin correct_pin to DFFSR_21/D delay 2210.22 ps
      0.0 ps    correct_pin:              ->    INVX1_2/A
     80.8 ps          _174_:    INVX1_2/Y ->  NAND2X1_2/A
    984.0 ps          _177_:  NAND2X1_2/Y ->   NOR2X1_3/B
   1487.3 ps          _178_:   NOR2X1_3/Y ->    INVX8_2/A
   1605.3 ps          _179_:    INVX8_2/Y ->    BUFX2_2/A
   1832.5 ps  _179__bF_buf0:    BUFX2_2/Y -> NAND3X1_18/C
   1945.7 ps           _85_: NAND3X1_18/Y -> OAI21X1_22/C
   2027.5 ps        _2__13_: OAI21X1_22/Y ->   DFFSR_21/D

   setup at destination = 182.772

Path input pin correct_pin to DFFSR_11/D delay 2203.97 ps
      0.0 ps    correct_pin:             ->   INVX1_2/A
     80.8 ps          _174_:   INVX1_2/Y -> NAND2X1_2/A
    984.0 ps          _177_: NAND2X1_2/Y ->  NOR2X1_3/B
   1487.3 ps          _178_:  NOR2X1_3/Y ->   INVX8_2/A
   1605.3 ps          _179_:   INVX8_2/Y ->   BUFX2_1/A
   1828.5 ps  _179__bF_buf1:   BUFX2_1/Y -> NAND3X1_5/C
   1939.7 ps           _44_: NAND3X1_5/Y -> OAI21X1_6/C
   2021.2 ps         _2__3_: OAI21X1_6/Y ->  DFFSR_11/D

   setup at destination = 182.732

Path input pin correct_pin to DFFSR_12/D delay 2203.97 ps
      0.0 ps    correct_pin:             ->   INVX1_2/A
     80.8 ps          _174_:   INVX1_2/Y -> NAND2X1_2/A
    984.0 ps          _177_: NAND2X1_2/Y ->  NOR2X1_3/B
   1487.3 ps          _178_:  NOR2X1_3/Y ->   INVX8_2/A
   1605.3 ps          _179_:   INVX8_2/Y ->   BUFX2_1/A
   1828.5 ps  _179__bF_buf1:   BUFX2_1/Y -> NAND3X1_7/C
   1939.7 ps           _48_: NAND3X1_7/Y -> OAI21X1_8/C
   2021.2 ps         _2__4_: OAI21X1_8/Y ->  DFFSR_12/D

   setup at destination = 182.732

Path input pin correct_pin to DFFSR_13/D delay 2203.97 ps
      0.0 ps    correct_pin:             ->   INVX1_2/A
     80.8 ps          _174_:   INVX1_2/Y -> NAND2X1_2/A
    984.0 ps          _177_: NAND2X1_2/Y ->  NOR2X1_3/B
   1487.3 ps          _178_:  NOR2X1_3/Y ->   INVX8_2/A
   1605.3 ps          _179_:   INVX8_2/Y ->   BUFX2_1/A
   1828.5 ps  _179__bF_buf1:   BUFX2_1/Y -> NAND3X1_8/C
   1939.7 ps           _54_: NAND3X1_8/Y -> OAI21X1_9/C
   2021.2 ps         _2__5_: OAI21X1_9/Y ->  DFFSR_13/D

   setup at destination = 182.732

Path input pin correct_pin to DFFSR_14/D delay 2203.97 ps
      0.0 ps    correct_pin:              ->    INVX1_2/A
     80.8 ps          _174_:    INVX1_2/Y ->  NAND2X1_2/A
    984.0 ps          _177_:  NAND2X1_2/Y ->   NOR2X1_3/B
   1487.3 ps          _178_:   NOR2X1_3/Y ->    INVX8_2/A
   1605.3 ps          _179_:    INVX8_2/Y ->    BUFX2_1/A
   1828.5 ps  _179__bF_buf1:    BUFX2_1/Y ->  NAND3X1_9/C
   1939.7 ps           _59_:  NAND3X1_9/Y -> OAI21X1_10/C
   2021.2 ps         _2__6_: OAI21X1_10/Y ->   DFFSR_14/D

   setup at destination = 182.732

Path input pin correct_pin to DFFSR_17/D delay 2179.73 ps
      0.0 ps    correct_pin:              ->    INVX1_2/A
     80.8 ps          _174_:    INVX1_2/Y ->  NAND2X1_2/A
    984.0 ps          _177_:  NAND2X1_2/Y ->   NOR2X1_3/B
   1487.3 ps          _178_:   NOR2X1_3/Y ->    INVX8_2/A
   1605.3 ps          _179_:    INVX8_2/Y ->    BUFX4_1/A
   1817.4 ps  _179__bF_buf3:    BUFX4_1/Y -> NAND3X1_13/C
   1917.3 ps           _67_: NAND3X1_13/Y -> OAI21X1_15/C
   1997.2 ps         _2__9_: OAI21X1_15/Y ->   DFFSR_17/D

   setup at destination = 182.502

Path input pin correct_pin to DFFSR_20/D delay 2179.73 ps
      0.0 ps    correct_pin:              ->    INVX1_2/A
     80.8 ps          _174_:    INVX1_2/Y ->  NAND2X1_2/A
    984.0 ps          _177_:  NAND2X1_2/Y ->   NOR2X1_3/B
   1487.3 ps          _178_:   NOR2X1_3/Y ->    INVX8_2/A
   1605.3 ps          _179_:    INVX8_2/Y ->    BUFX4_1/A
   1817.4 ps  _179__bF_buf3:    BUFX4_1/Y -> NAND3X1_17/C
   1917.3 ps           _81_: NAND3X1_17/Y -> OAI21X1_20/C
   1997.2 ps        _2__12_: OAI21X1_20/Y ->   DFFSR_20/D

   setup at destination = 182.502

Path input pin correct_pin to DFFSR_22/D delay 2179.73 ps
      0.0 ps    correct_pin:              ->    INVX1_2/A
     80.8 ps          _174_:    INVX1_2/Y ->  NAND2X1_2/A
    984.0 ps          _177_:  NAND2X1_2/Y ->   NOR2X1_3/B
   1487.3 ps          _178_:   NOR2X1_3/Y ->    INVX8_2/A
   1605.3 ps          _179_:    INVX8_2/Y ->    BUFX4_1/A
   1817.4 ps  _179__bF_buf3:    BUFX4_1/Y -> NAND3X1_19/C
   1917.3 ps           _91_: NAND3X1_19/Y -> OAI21X1_23/C
   1997.2 ps        _2__14_: OAI21X1_23/Y ->   DFFSR_22/D

   setup at destination = 182.502

Path input pin correct_pin to DFFSR_23/D delay 2179.73 ps
      0.0 ps    correct_pin:              ->    INVX1_2/A
     80.8 ps          _174_:    INVX1_2/Y ->  NAND2X1_2/A
    984.0 ps          _177_:  NAND2X1_2/Y ->   NOR2X1_3/B
   1487.3 ps          _178_:   NOR2X1_3/Y ->    INVX8_2/A
   1605.3 ps          _179_:    INVX8_2/Y ->    BUFX4_1/A
   1817.4 ps  _179__bF_buf3:    BUFX4_1/Y -> NAND3X1_21/C
   1917.3 ps           _96_: NAND3X1_21/Y -> OAI21X1_24/C
   1997.2 ps        _2__15_: OAI21X1_24/Y ->   DFFSR_23/D

   setup at destination = 182.502

Path input pin correct_pin to DFFSR_24/D delay 2179.73 ps
      0.0 ps    correct_pin:              ->    INVX1_2/A
     80.8 ps          _174_:    INVX1_2/Y ->  NAND2X1_2/A
    984.0 ps          _177_:  NAND2X1_2/Y ->   NOR2X1_3/B
   1487.3 ps          _178_:   NOR2X1_3/Y ->    INVX8_2/A
   1605.3 ps          _179_:    INVX8_2/Y ->    BUFX4_1/A
   1817.4 ps  _179__bF_buf3:    BUFX4_1/Y -> NAND3X1_23/C
   1917.3 ps          _100_: NAND3X1_23/Y -> OAI21X1_25/C
   1997.2 ps        _2__16_: OAI21X1_25/Y ->   DFFSR_24/D

   setup at destination = 182.502

Path input pin correct_pin to DFFSR_8/D delay 2179.73 ps
      0.0 ps    correct_pin:             ->   INVX1_2/A
     80.8 ps          _174_:   INVX1_2/Y -> NAND2X1_2/A
    984.0 ps          _177_: NAND2X1_2/Y ->  NOR2X1_3/B
   1487.3 ps          _178_:  NOR2X1_3/Y ->   INVX8_2/A
   1605.3 ps          _179_:   INVX8_2/Y ->   BUFX4_2/A
   1817.4 ps  _179__bF_buf2:   BUFX4_2/Y -> NAND3X1_1/C
   1917.3 ps            _6_: NAND3X1_1/Y -> OAI21X1_3/C
   1997.2 ps         _2__0_: OAI21X1_3/Y ->   DFFSR_8/D

   setup at destination = 182.502

Path input pin correct_pin to DFFSR_9/D delay 2179.73 ps
      0.0 ps    correct_pin:             ->   INVX1_2/A
     80.8 ps          _174_:   INVX1_2/Y -> NAND2X1_2/A
    984.0 ps          _177_: NAND2X1_2/Y ->  NOR2X1_3/B
   1487.3 ps          _178_:  NOR2X1_3/Y ->   INVX8_2/A
   1605.3 ps          _179_:   INVX8_2/Y ->   BUFX4_2/A
   1817.4 ps  _179__bF_buf2:   BUFX4_2/Y -> NAND3X1_3/C
   1917.3 ps           _38_: NAND3X1_3/Y -> OAI21X1_4/C
   1997.2 ps         _2__1_: OAI21X1_4/Y ->   DFFSR_9/D

   setup at destination = 182.502

Path input pin correct_pin to DFFSR_10/D delay 2179.73 ps
      0.0 ps    correct_pin:             ->   INVX1_2/A
     80.8 ps          _174_:   INVX1_2/Y -> NAND2X1_2/A
    984.0 ps          _177_: NAND2X1_2/Y ->  NOR2X1_3/B
   1487.3 ps          _178_:  NOR2X1_3/Y ->   INVX8_2/A
   1605.3 ps          _179_:   INVX8_2/Y ->   BUFX4_2/A
   1817.4 ps  _179__bF_buf2:   BUFX4_2/Y -> NAND3X1_4/C
   1917.3 ps           _42_: NAND3X1_4/Y -> OAI21X1_5/C
   1997.2 ps         _2__2_: OAI21X1_5/Y ->  DFFSR_10/D

   setup at destination = 182.502

Path input pin correct_pin to DFFSR_15/D delay 2179.73 ps
      0.0 ps    correct_pin:              ->    INVX1_2/A
     80.8 ps          _174_:    INVX1_2/Y ->  NAND2X1_2/A
    984.0 ps          _177_:  NAND2X1_2/Y ->   NOR2X1_3/B
   1487.3 ps          _178_:   NOR2X1_3/Y ->    INVX8_2/A
   1605.3 ps          _179_:    INVX8_2/Y ->    BUFX4_2/A
   1817.4 ps  _179__bF_buf2:    BUFX4_2/Y -> NAND3X1_10/C
   1917.3 ps           _61_: NAND3X1_10/Y -> OAI21X1_12/C
   1997.2 ps         _2__7_: OAI21X1_12/Y ->   DFFSR_15/D

   setup at destination = 182.502

Path input pin correct_pin to DFFSR_16/D delay 2179.73 ps
      0.0 ps    correct_pin:              ->    INVX1_2/A
     80.8 ps          _174_:    INVX1_2/Y ->  NAND2X1_2/A
    984.0 ps          _177_:  NAND2X1_2/Y ->   NOR2X1_3/B
   1487.3 ps          _178_:   NOR2X1_3/Y ->    INVX8_2/A
   1605.3 ps          _179_:    INVX8_2/Y ->    BUFX4_2/A
   1817.4 ps  _179__bF_buf2:    BUFX4_2/Y -> NAND3X1_12/C
   1917.3 ps           _65_: NAND3X1_12/Y -> OAI21X1_13/C
   1997.2 ps         _2__8_: OAI21X1_13/Y ->   DFFSR_16/D

   setup at destination = 182.502

Path input pin correct_pin to DFFSR_5/D delay 2132.7 ps
      0.0 ps    correct_pin:              ->    INVX1_2/A
     80.8 ps          _174_:    INVX1_2/Y ->  NAND2X1_2/A
    984.0 ps          _177_:  NAND2X1_2/Y ->   NOR2X1_3/B
   1487.3 ps          _178_:   NOR2X1_3/Y ->    INVX8_2/A
   1605.3 ps          _179_:    INVX8_2/Y ->    BUFX2_2/A
   1832.5 ps  _179__bF_buf0:    BUFX2_2/Y -> OAI21X1_44/B
   1945.4 ps            _1_: OAI21X1_44/Y ->    DFFSR_5/D

   setup at destination = 187.327

Path input pin correct_pin to DFFSR_25/D delay 1645.96 ps
      0.0 ps  correct_pin:              ->    INVX1_2/A
     80.8 ps        _174_:    INVX1_2/Y ->  NAND2X1_2/A
    984.0 ps        _177_:  NAND2X1_2/Y -> OAI21X1_26/B
   1357.0 ps        _102_: OAI21X1_26/Y ->  NOR2X1_20/B
   1457.4 ps      _2__17_:  NOR2X1_20/Y ->   DFFSR_25/D

   setup at destination = 188.512

Path input pin correct_pin to DFFSR_26/D delay 1645.96 ps
      0.0 ps  correct_pin:              ->    INVX1_2/A
     80.8 ps        _174_:    INVX1_2/Y ->  NAND2X1_2/A
    984.0 ps        _177_:  NAND2X1_2/Y -> OAI21X1_27/B
   1357.0 ps        _103_: OAI21X1_27/Y ->  NOR2X1_21/B
   1457.4 ps      _2__18_:  NOR2X1_21/Y ->   DFFSR_26/D

   setup at destination = 188.512

-----------------------------------------

Number of paths analyzed:  117

Top 20 minimum delay paths:
Path input pin correct_pin to DFFSR_2/D delay 191.711 ps
      0.0 ps  correct_pin:             -> AOI22X1_2/A
    121.5 ps        _153_: AOI22X1_2/Y -> AOI22X1_3/C
    191.8 ps       _3__1_: AOI22X1_3/Y ->   DFFSR_2/D

   hold at destination = -0.117623

Path input pin correct_pin to DFFSR_4/D delay 206.158 ps
      0.0 ps  correct_pin:              -> NAND3X1_24/A
    129.7 ps        _130_: NAND3X1_24/Y ->  AOI22X1_1/D
    210.7 ps          _0_:  AOI22X1_1/Y ->    DFFSR_4/D

   hold at destination = -4.57034

Path input pin clk to DFFSR_26/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_6/A
    208.6 ps  clk_bF_buf0: CLKBUF1_6/Y ->  DFFSR_26/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_24/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_6/A
    208.6 ps  clk_bF_buf0: CLKBUF1_6/Y ->  DFFSR_24/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_23/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_6/A
    208.6 ps  clk_bF_buf0: CLKBUF1_6/Y ->  DFFSR_23/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_22/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_6/A
    208.6 ps  clk_bF_buf0: CLKBUF1_6/Y ->  DFFSR_22/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_21/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_6/A
    208.6 ps  clk_bF_buf0: CLKBUF1_6/Y ->  DFFSR_21/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_19/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_6/A
    208.6 ps  clk_bF_buf0: CLKBUF1_6/Y ->  DFFSR_19/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_35/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_5/A
    208.6 ps  clk_bF_buf1: CLKBUF1_5/Y ->  DFFSR_35/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_34/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_5/A
    208.6 ps  clk_bF_buf1: CLKBUF1_5/Y ->  DFFSR_34/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_33/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_5/A
    208.6 ps  clk_bF_buf1: CLKBUF1_5/Y ->  DFFSR_33/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_32/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_5/A
    208.6 ps  clk_bF_buf1: CLKBUF1_5/Y ->  DFFSR_32/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_27/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_5/A
    208.6 ps  clk_bF_buf1: CLKBUF1_5/Y ->  DFFSR_27/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_25/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_5/A
    208.6 ps  clk_bF_buf1: CLKBUF1_5/Y ->  DFFSR_25/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_30/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_4/A
    208.6 ps  clk_bF_buf2: CLKBUF1_4/Y ->  DFFSR_30/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_20/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_4/A
    208.6 ps  clk_bF_buf2: CLKBUF1_4/Y ->  DFFSR_20/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_17/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_4/A
    208.6 ps  clk_bF_buf2: CLKBUF1_4/Y ->  DFFSR_17/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_16/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_4/A
    208.6 ps  clk_bF_buf2: CLKBUF1_4/Y ->  DFFSR_16/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_6/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_4/A
    208.6 ps  clk_bF_buf2: CLKBUF1_4/Y ->   DFFSR_6/CLK

   hold at destination = 21.9448

Path input pin clk to DFFSR_5/CLK delay 230.577 ps
      0.0 ps          clk:             -> CLKBUF1_4/A
    208.6 ps  clk_bF_buf2: CLKBUF1_4/Y ->   DFFSR_5/CLK

   hold at destination = 21.9448

-----------------------------------------

