digraph "CFG for 'vec_erfinvf' function" {
	label="CFG for 'vec_erfinvf' function";

	Node0x4ab56d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = add i32 %11, %4\l  %13 = sext i32 %12 to i64\l  %14 = icmp ult i64 %13, %0\l  br i1 %14, label %15, label %96\l|{<s0>T|<s1>F}}"];
	Node0x4ab56d0:s0 -> Node0x4ab6470;
	Node0x4ab56d0:s1 -> Node0x4ab76e0;
	Node0x4ab6470 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%15:\l15:                                               \l  %16 = getelementptr inbounds float, float addrspace(1)* %2, i64 %13\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %18 = tail call float @llvm.fabs.f32(float %17)\l  %19 = fcmp olt float %18, 3.750000e-01\l  br i1 %19, label %20, label %28\l|{<s0>T|<s1>F}}"];
	Node0x4ab6470:s0 -> Node0x4ab8df0;
	Node0x4ab6470:s1 -> Node0x4ab8e80;
	Node0x4ab8df0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%20:\l20:                                               \l  %21 = fmul float %17, %17\l  %22 = tail call float @llvm.fmuladd.f32(float %21, float 0x3FC48B6CA0000000,\l... float 0xBF9A2930A0000000)\l  %23 = tail call float @llvm.fmuladd.f32(float %21, float %22, float\l... 0x3FB65B0B40000000)\l  %24 = tail call float @llvm.fmuladd.f32(float %21, float %23, float\l... 0x3FB5581AE0000000)\l  %25 = tail call float @llvm.fmuladd.f32(float %21, float %24, float\l... 0x3FC05AA560000000)\l  %26 = tail call float @llvm.fmuladd.f32(float %21, float %25, float\l... 0x3FCDB27480000000)\l  %27 = tail call float @llvm.fmuladd.f32(float %21, float %26, float\l... 0x3FEC5BF8A0000000)\l  br label %87\l}"];
	Node0x4ab8df0 -> Node0x4ab9ae0;
	Node0x4ab8e80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%28:\l28:                                               \l  %29 = fneg float %18\l  %30 = tail call float @llvm.fma.f32(float %29, float %18, float 1.000000e+00)\l  %31 = tail call i1 @llvm.amdgcn.class.f32(float %30, i32 144)\l  %32 = select i1 %31, float 0x41F0000000000000, float 1.000000e+00\l  %33 = fmul float %30, %32\l  %34 = tail call float @llvm.log2.f32(float %33)\l  %35 = fmul float %34, 0x3FE62E42E0000000\l  %36 = tail call i1 @llvm.amdgcn.class.f32(float %34, i32 519)\l  %37 = fneg float %35\l  %38 = tail call float @llvm.fma.f32(float %34, float 0x3FE62E42E0000000,\l... float %37)\l  %39 = tail call float @llvm.fma.f32(float %34, float 0x3E6EFA39E0000000,\l... float %38)\l  %40 = fadd float %35, %39\l  %41 = select i1 %36, float %34, float %40\l  %42 = select i1 %31, float 0x40362E4300000000, float 0.000000e+00\l  %43 = fsub float %41, %42\l  %44 = fcmp ogt float %43, -5.000000e+00\l  br i1 %44, label %45, label %55\l|{<s0>T|<s1>F}}"];
	Node0x4ab8e80:s0 -> Node0x4abaec0;
	Node0x4ab8e80:s1 -> Node0x4abaf50;
	Node0x4abaec0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%45:\l45:                                               \l  %46 = fsub float -2.500000e+00, %43\l  %47 = tail call float @llvm.fmuladd.f32(float %46, float 0x3E5E2CB100000000,\l... float 0x3E970966C0000000)\l  %48 = tail call float @llvm.fmuladd.f32(float %46, float %47, float\l... 0xBECD8E6AE0000000)\l  %49 = tail call float @llvm.fmuladd.f32(float %46, float %48, float\l... 0xBED26B5820000000)\l  %50 = tail call float @llvm.fmuladd.f32(float %46, float %49, float\l... 0x3F2CA65B60000000)\l  %51 = tail call float @llvm.fmuladd.f32(float %46, float %50, float\l... 0xBF548A8100000000)\l  %52 = tail call float @llvm.fmuladd.f32(float %46, float %51, float\l... 0xBF711C9DE0000000)\l  %53 = tail call float @llvm.fmuladd.f32(float %46, float %52, float\l... 0x3FCF91EC60000000)\l  %54 = tail call float @llvm.fmuladd.f32(float %46, float %53, float\l... 0x3FF805C5E0000000)\l  br label %87\l}"];
	Node0x4abaec0 -> Node0x4ab9ae0;
	Node0x4abaf50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%55:\l55:                                               \l  %56 = fneg float %43\l  %57 = fcmp ogt float %43, 0xB9F0000000000000\l  %58 = select i1 %57, float 0x41F0000000000000, float 1.000000e+00\l  %59 = fmul float %58, %56\l  %60 = tail call float @llvm.sqrt.f32(float %59)\l  %61 = bitcast float %60 to i32\l  %62 = add nsw i32 %61, -1\l  %63 = bitcast i32 %62 to float\l  %64 = add nsw i32 %61, 1\l  %65 = bitcast i32 %64 to float\l  %66 = fneg float %65\l  %67 = tail call float @llvm.fma.f32(float %66, float %60, float %59)\l  %68 = fcmp ogt float %67, 0.000000e+00\l  %69 = fneg float %63\l  %70 = tail call float @llvm.fma.f32(float %69, float %60, float %59)\l  %71 = fcmp ole float %70, 0.000000e+00\l  %72 = select i1 %71, float %63, float %60\l  %73 = select i1 %68, float %65, float %72\l  %74 = select i1 %57, float 0x3EF0000000000000, float 1.000000e+00\l  %75 = fmul float %74, %73\l  %76 = tail call i1 @llvm.amdgcn.class.f32(float %59, i32 608)\l  %77 = select i1 %76, float %59, float %75\l  %78 = fadd float %77, -3.000000e+00\l  %79 = tail call float @llvm.fmuladd.f32(float %78, float 0xBF2A3E1360000000,\l... float 0x3F1A76AD60000000)\l  %80 = tail call float @llvm.fmuladd.f32(float %78, float %79, float\l... 0x3F561B8E40000000)\l  %81 = tail call float @llvm.fmuladd.f32(float %78, float %80, float\l... 0xBF6E17BCE0000000)\l  %82 = tail call float @llvm.fmuladd.f32(float %78, float %81, float\l... 0x3F77824F60000000)\l  %83 = tail call float @llvm.fmuladd.f32(float %78, float %82, float\l... 0xBF7F38BAE0000000)\l  %84 = tail call float @llvm.fmuladd.f32(float %78, float %83, float\l... 0x3F8354AFC0000000)\l  %85 = tail call float @llvm.fmuladd.f32(float %78, float %84, float\l... 0x3FF006DB60000000)\l  %86 = tail call float @llvm.fmuladd.f32(float %78, float %85, float\l... 0x4006A9EFC0000000)\l  br label %87\l}"];
	Node0x4abaf50 -> Node0x4ab9ae0;
	Node0x4ab9ae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%87:\l87:                                               \l  %88 = phi float [ %27, %20 ], [ %54, %45 ], [ %86, %55 ]\l  %89 = fmul float %18, %88\l  %90 = fcmp ogt float %18, 1.000000e+00\l  %91 = select i1 %90, float 0x7FF8000000000000, float %89\l  %92 = fcmp oeq float %18, 1.000000e+00\l  %93 = select i1 %92, float 0x7FF0000000000000, float %91\l  %94 = tail call float @llvm.copysign.f32(float %93, float %17)\l  %95 = getelementptr inbounds float, float addrspace(1)* %1, i64 %13\l  store float %94, float addrspace(1)* %95, align 4, !tbaa !7\l  br label %96\l}"];
	Node0x4ab9ae0 -> Node0x4ab76e0;
	Node0x4ab76e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%96:\l96:                                               \l  ret void\l}"];
}
