EESchema Schematic File Version 4
LIBS:control-cache
EELAYER 29 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 6 14
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2700 1600 1450 1100
U 5E56AD99
F0 "Opcode 6" 50
F1 "latch.sch" 50
F2 "Q" I R 4150 1850 50 
F3 "~Q" I R 4150 2200 50 
F4 "D" I L 2700 1950 50 
F5 "WE" I L 2700 2400 50 
$EndSheet
Text GLabel 2700 1950 0    50   Input ~ 0
DBUS15_IN
Text GLabel 4150 1850 2    50   Input ~ 0
OP6
Text GLabel 2700 2400 0    50   Input ~ 0
WRO
Text GLabel 3900 5350 2    50   Input ~ 0
OP0
Text GLabel 3600 5350 0    50   Input ~ 0
DBUS9_IN
Wire Wire Line
	3600 5350 3900 5350
Text Notes 3250 5500 0    50   ~ 0
Don't need to latch OP0, since it is only used in STATE_FETCH.
$Sheet
S 5100 1600 1450 1100
U 5E58EBD0
F0 "Opcode 5" 50
F1 "latch.sch" 50
F2 "Q" I R 6550 1850 50 
F3 "~Q" I R 6550 2200 50 
F4 "D" I L 5100 1950 50 
F5 "WE" I L 5100 2300 50 
$EndSheet
Text GLabel 5100 1950 0    50   Input ~ 0
DBUS14_IN
Text GLabel 6550 1850 2    50   Input ~ 0
OP5
Text GLabel 5100 2300 0    50   Input ~ 0
WRO
$Sheet
S 7450 1550 1450 1100
U 5E58ED92
F0 "Opcode 4" 50
F1 "latch.sch" 50
F2 "Q" I R 8900 1800 50 
F3 "~Q" I R 8900 2150 50 
F4 "D" I L 7450 1900 50 
F5 "WE" I L 7450 2250 50 
$EndSheet
Text GLabel 7450 1900 0    50   Input ~ 0
DBUS13_IN
Text GLabel 8900 1800 2    50   Input ~ 0
OP4
Text GLabel 7450 2250 0    50   Input ~ 0
WRO
$Sheet
S 2650 3400 1450 1100
U 5E58EF94
F0 "Opcode 3" 50
F1 "latch.sch" 50
F2 "Q" I R 4100 3650 50 
F3 "~Q" I R 4100 4000 50 
F4 "D" I L 2650 3750 50 
F5 "WE" I L 2650 4100 50 
$EndSheet
Text GLabel 2650 3750 0    50   Input ~ 0
DBUS12_IN
Text GLabel 4100 3650 2    50   Input ~ 0
OP3
Text GLabel 2650 4100 0    50   Input ~ 0
WRO
$Sheet
S 5100 3450 1450 1100
U 5E58F0CE
F0 "Opcode 2" 50
F1 "latch.sch" 50
F2 "~Q" I R 6550 4050 50 
F3 "D" I L 5100 3800 50 
F4 "Q" I R 6550 3700 50 
F5 "WE" I L 5100 4150 50 
$EndSheet
Text GLabel 5100 3800 0    50   Input ~ 0
DBUS11_IN
Text GLabel 5100 4150 0    50   Input ~ 0
WRO
$Sheet
S 7550 3450 1450 1100
U 5E58F138
F0 "Opcode 1" 50
F1 "latch.sch" 50
F2 "~Q" I R 9000 4050 50 
F3 "D" I L 7550 3800 50 
F4 "Q" I R 9000 3700 50 
F5 "WE" I L 7550 4150 50 
$EndSheet
Text GLabel 7550 3800 0    50   Input ~ 0
DBUS10_IN
Text GLabel 7550 4150 0    50   Input ~ 0
WRO
Text GLabel 4150 2200 2    50   Input ~ 0
~OP6
Text GLabel 6550 2200 2    50   Input ~ 0
~OP5
Text GLabel 8900 2150 2    50   Input ~ 0
~OP4
Text GLabel 9000 4050 2    50   Input ~ 0
~OP1
Text GLabel 6550 4050 2    50   Input ~ 0
~OP2
Text GLabel 4100 4000 2    50   Input ~ 0
~OP3
$Comp
L Transistor_FET:2N7002 Q?
U 1 1 5E7B8AC6
P 3850 6550
AR Path="/5E49A150/5E49A1A7/5E7B8AC6" Ref="Q?"  Part="1" 
AR Path="/5E49A150/5E53BE82/5E7B8AC6" Ref="Q?"  Part="1" 
AR Path="/5E49A150/5E53BF7B/5E7B8AC6" Ref="Q?"  Part="1" 
AR Path="/5E49A150/5E559E0D/5E7B8AC6" Ref="Q?"  Part="1" 
AR Path="/5E49A150/5E55ABB7/5E7B8AC6" Ref="Q?"  Part="1" 
AR Path="/5E56A2DD/5E56A7B9/5E7B8AC6" Ref="Q?"  Part="1" 
AR Path="/5E56A2DD/5E56AD99/5E7B8AC6" Ref="Q?"  Part="1" 
AR Path="/5E56A2DD/5E58EBD0/5E7B8AC6" Ref="Q?"  Part="1" 
AR Path="/5E56A2DD/5E58ED92/5E7B8AC6" Ref="Q?"  Part="1" 
AR Path="/5E56A2DD/5E58EF94/5E7B8AC6" Ref="Q?"  Part="1" 
AR Path="/5E56A2DD/5E58F0CE/5E7B8AC6" Ref="Q?"  Part="1" 
AR Path="/5E56A2DD/5E58F138/5E7B8AC6" Ref="Q?"  Part="1" 
AR Path="/5E56A2DD/5E7B8AC6" Ref="Q62"  Part="1" 
F 0 "Q62" H 4056 6596 50  0000 L CNN
F 1 "2N7002" H 4056 6505 50  0000 L CNN
F 2 "Package_TO_SOT_SMD:SOT-23" H 4050 6475 50  0001 L CIN
F 3 "https://www.fairchildsemi.com/datasheets/2N/2N7002.pdf" H 3850 6550 50  0001 L CNN
	1    3850 6550
	1    0    0    -1  
$EndComp
$Comp
L Device:R R?
U 1 1 5E7B8ACC
P 3950 6050
AR Path="/5E49A150/5E49A1A7/5E7B8ACC" Ref="R?"  Part="1" 
AR Path="/5E49A150/5E53BE82/5E7B8ACC" Ref="R?"  Part="1" 
AR Path="/5E49A150/5E53BF7B/5E7B8ACC" Ref="R?"  Part="1" 
AR Path="/5E49A150/5E559E0D/5E7B8ACC" Ref="R?"  Part="1" 
AR Path="/5E49A150/5E55ABB7/5E7B8ACC" Ref="R?"  Part="1" 
AR Path="/5E56A2DD/5E56A7B9/5E7B8ACC" Ref="R?"  Part="1" 
AR Path="/5E56A2DD/5E56AD99/5E7B8ACC" Ref="R?"  Part="1" 
AR Path="/5E56A2DD/5E58EBD0/5E7B8ACC" Ref="R?"  Part="1" 
AR Path="/5E56A2DD/5E58ED92/5E7B8ACC" Ref="R?"  Part="1" 
AR Path="/5E56A2DD/5E58EF94/5E7B8ACC" Ref="R?"  Part="1" 
AR Path="/5E56A2DD/5E58F0CE/5E7B8ACC" Ref="R?"  Part="1" 
AR Path="/5E56A2DD/5E58F138/5E7B8ACC" Ref="R?"  Part="1" 
AR Path="/5E56A2DD/5E7B8ACC" Ref="R35"  Part="1" 
F 0 "R35" H 4020 6096 50  0000 L CNN
F 1 "R" H 4020 6005 50  0000 L CNN
F 2 "Resistor_SMD:R_0805_2012Metric_Pad1.15x1.40mm_HandSolder" V 3880 6050 50  0001 C CNN
F 3 "~" H 3950 6050 50  0001 C CNN
	1    3950 6050
	1    0    0    -1  
$EndComp
$Comp
L power:VCC #PWR?
U 1 1 5E7B8AD2
P 3950 5900
AR Path="/5E49A150/5E49A1A7/5E7B8AD2" Ref="#PWR?"  Part="1" 
AR Path="/5E49A150/5E53BE82/5E7B8AD2" Ref="#PWR?"  Part="1" 
AR Path="/5E49A150/5E53BF7B/5E7B8AD2" Ref="#PWR?"  Part="1" 
AR Path="/5E49A150/5E559E0D/5E7B8AD2" Ref="#PWR?"  Part="1" 
AR Path="/5E49A150/5E55ABB7/5E7B8AD2" Ref="#PWR?"  Part="1" 
AR Path="/5E56A2DD/5E56A7B9/5E7B8AD2" Ref="#PWR?"  Part="1" 
AR Path="/5E56A2DD/5E56AD99/5E7B8AD2" Ref="#PWR?"  Part="1" 
AR Path="/5E56A2DD/5E58EBD0/5E7B8AD2" Ref="#PWR?"  Part="1" 
AR Path="/5E56A2DD/5E58ED92/5E7B8AD2" Ref="#PWR?"  Part="1" 
AR Path="/5E56A2DD/5E58EF94/5E7B8AD2" Ref="#PWR?"  Part="1" 
AR Path="/5E56A2DD/5E58F0CE/5E7B8AD2" Ref="#PWR?"  Part="1" 
AR Path="/5E56A2DD/5E58F138/5E7B8AD2" Ref="#PWR?"  Part="1" 
AR Path="/5E56A2DD/5E7B8AD2" Ref="#PWR075"  Part="1" 
F 0 "#PWR075" H 3950 5750 50  0001 C CNN
F 1 "VCC" H 3967 6073 50  0000 C CNN
F 2 "" H 3950 5900 50  0001 C CNN
F 3 "" H 3950 5900 50  0001 C CNN
	1    3950 5900
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 5E7B8AD8
P 3950 6750
AR Path="/5E49A150/5E49A1A7/5E7B8AD8" Ref="#PWR?"  Part="1" 
AR Path="/5E49A150/5E53BE82/5E7B8AD8" Ref="#PWR?"  Part="1" 
AR Path="/5E49A150/5E53BF7B/5E7B8AD8" Ref="#PWR?"  Part="1" 
AR Path="/5E49A150/5E559E0D/5E7B8AD8" Ref="#PWR?"  Part="1" 
AR Path="/5E49A150/5E55ABB7/5E7B8AD8" Ref="#PWR?"  Part="1" 
AR Path="/5E56A2DD/5E56A7B9/5E7B8AD8" Ref="#PWR?"  Part="1" 
AR Path="/5E56A2DD/5E56AD99/5E7B8AD8" Ref="#PWR?"  Part="1" 
AR Path="/5E56A2DD/5E58EBD0/5E7B8AD8" Ref="#PWR?"  Part="1" 
AR Path="/5E56A2DD/5E58ED92/5E7B8AD8" Ref="#PWR?"  Part="1" 
AR Path="/5E56A2DD/5E58EF94/5E7B8AD8" Ref="#PWR?"  Part="1" 
AR Path="/5E56A2DD/5E58F0CE/5E7B8AD8" Ref="#PWR?"  Part="1" 
AR Path="/5E56A2DD/5E58F138/5E7B8AD8" Ref="#PWR?"  Part="1" 
AR Path="/5E56A2DD/5E7B8AD8" Ref="#PWR076"  Part="1" 
F 0 "#PWR076" H 3950 6500 50  0001 C CNN
F 1 "GND" H 3955 6577 50  0000 C CNN
F 2 "" H 3950 6750 50  0001 C CNN
F 3 "" H 3950 6750 50  0001 C CNN
	1    3950 6750
	1    0    0    -1  
$EndComp
Wire Wire Line
	3950 6200 3950 6250
Text GLabel 3650 6550 0    50   Input ~ 0
OP0
Text GLabel 4100 6250 2    50   Input ~ 0
~OP0
Wire Wire Line
	4100 6250 3950 6250
Connection ~ 3950 6250
Wire Wire Line
	3950 6250 3950 6350
$EndSCHEMATC
