Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 11 16:08:06 2019
| Host         : LAPTOP-683OQKA0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: M1/mux_clk_div/clk_div_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display_clk_div/temp_clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.313        0.000                      0                  383        0.121        0.000                      0                  383        4.500        0.000                       0                   331  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.313        0.000                      0                  383        0.121        0.000                      0                  383        4.500        0.000                       0                   331  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 up_deb/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_down_selection/temp_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 3.935ns (58.974%)  route 2.737ns (41.026%))
  Logic Levels:           20  (CARRY4=18 LUT3=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.629     5.150    up_deb/CLK
    SLICE_X60Y16         FDRE                                         r  up_deb/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  up_deb/temp_reg[0]/Q
                         net (fo=2, routed)           1.089     6.757    up_deb/temp[1]
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.881 r  up_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.881    up_deb/output0_carry_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.413 r  up_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.413    up_deb/output0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  up_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.527    up_deb/output0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  up_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.650    up_deb/output0_carry__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  up_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.764    up_deb/output0_carry__2_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  up_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.878    up_deb/output0_carry__3_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  up_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.992    up_deb/output0_carry__4_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  up_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.106    up_deb/output0_carry__5_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  up_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.220    up_deb/output0_carry__6_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  up_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.334    up_deb/output0_carry__7_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  up_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.448    up_deb/output0_carry__8_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.676 r  up_deb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.631    10.307    up_down_selection/CO[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.313    10.620 r  up_down_selection/temp_out[5]_i_8/O
                         net (fo=1, routed)           0.000    10.620    up_down_selection/temp_out[5]_i_8_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.021 r  up_down_selection/temp_out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.021    up_down_selection/temp_out_reg[5]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.135 r  up_down_selection/temp_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.144    up_down_selection/temp_out_reg[9]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  up_down_selection/temp_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.258    up_down_selection/temp_out_reg[13]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  up_down_selection/temp_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.372    up_down_selection/temp_out_reg[17]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  up_down_selection/temp_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.486    up_down_selection/temp_out_reg[21]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.600 r  up_down_selection/temp_out_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.600    up_down_selection/temp_out_reg[25]_i_1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.823 r  up_down_selection/temp_out_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.823    up_down_selection/temp_out_reg[29]_i_1_n_7
    SLICE_X62Y29         FDRE                                         r  up_down_selection/temp_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.508    14.849    up_down_selection/CLK
    SLICE_X62Y29         FDRE                                         r  up_down_selection/temp_out_reg[29]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDRE (Setup_fdre_C_D)        0.062    15.136    up_down_selection/temp_out_reg[29]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -11.823    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 up_deb/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_down_selection/temp_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 3.932ns (58.956%)  route 2.737ns (41.044%))
  Logic Levels:           19  (CARRY4=17 LUT3=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.629     5.150    up_deb/CLK
    SLICE_X60Y16         FDRE                                         r  up_deb/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  up_deb/temp_reg[0]/Q
                         net (fo=2, routed)           1.089     6.757    up_deb/temp[1]
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.881 r  up_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.881    up_deb/output0_carry_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.413 r  up_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.413    up_deb/output0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  up_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.527    up_deb/output0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  up_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.650    up_deb/output0_carry__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  up_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.764    up_deb/output0_carry__2_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  up_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.878    up_deb/output0_carry__3_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  up_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.992    up_deb/output0_carry__4_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  up_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.106    up_deb/output0_carry__5_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  up_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.220    up_deb/output0_carry__6_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  up_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.334    up_deb/output0_carry__7_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  up_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.448    up_deb/output0_carry__8_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.676 r  up_deb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.631    10.307    up_down_selection/CO[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.313    10.620 r  up_down_selection/temp_out[5]_i_8/O
                         net (fo=1, routed)           0.000    10.620    up_down_selection/temp_out[5]_i_8_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.021 r  up_down_selection/temp_out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.021    up_down_selection/temp_out_reg[5]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.135 r  up_down_selection/temp_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.144    up_down_selection/temp_out_reg[9]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  up_down_selection/temp_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.258    up_down_selection/temp_out_reg[13]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  up_down_selection/temp_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.372    up_down_selection/temp_out_reg[17]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  up_down_selection/temp_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.486    up_down_selection/temp_out_reg[21]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.820 r  up_down_selection/temp_out_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.820    up_down_selection/temp_out_reg[25]_i_1_n_6
    SLICE_X62Y28         FDRE                                         r  up_down_selection/temp_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.507    14.848    up_down_selection/CLK
    SLICE_X62Y28         FDRE                                         r  up_down_selection/temp_out_reg[26]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)        0.062    15.135    up_down_selection/temp_out_reg[26]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -11.820    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.336ns  (required time - arrival time)
  Source:                 up_deb/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_down_selection/temp_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 3.911ns (58.826%)  route 2.737ns (41.174%))
  Logic Levels:           19  (CARRY4=17 LUT3=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.629     5.150    up_deb/CLK
    SLICE_X60Y16         FDRE                                         r  up_deb/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  up_deb/temp_reg[0]/Q
                         net (fo=2, routed)           1.089     6.757    up_deb/temp[1]
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.881 r  up_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.881    up_deb/output0_carry_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.413 r  up_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.413    up_deb/output0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  up_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.527    up_deb/output0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  up_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.650    up_deb/output0_carry__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  up_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.764    up_deb/output0_carry__2_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  up_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.878    up_deb/output0_carry__3_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  up_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.992    up_deb/output0_carry__4_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  up_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.106    up_deb/output0_carry__5_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  up_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.220    up_deb/output0_carry__6_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  up_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.334    up_deb/output0_carry__7_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  up_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.448    up_deb/output0_carry__8_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.676 r  up_deb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.631    10.307    up_down_selection/CO[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.313    10.620 r  up_down_selection/temp_out[5]_i_8/O
                         net (fo=1, routed)           0.000    10.620    up_down_selection/temp_out[5]_i_8_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.021 r  up_down_selection/temp_out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.021    up_down_selection/temp_out_reg[5]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.135 r  up_down_selection/temp_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.144    up_down_selection/temp_out_reg[9]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  up_down_selection/temp_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.258    up_down_selection/temp_out_reg[13]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  up_down_selection/temp_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.372    up_down_selection/temp_out_reg[17]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  up_down_selection/temp_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.486    up_down_selection/temp_out_reg[21]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.799 r  up_down_selection/temp_out_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.799    up_down_selection/temp_out_reg[25]_i_1_n_4
    SLICE_X62Y28         FDRE                                         r  up_down_selection/temp_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.507    14.848    up_down_selection/CLK
    SLICE_X62Y28         FDRE                                         r  up_down_selection/temp_out_reg[28]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)        0.062    15.135    up_down_selection/temp_out_reg[28]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -11.799    
  -------------------------------------------------------------------
                         slack                                  3.336    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 up_deb/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_down_selection/temp_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 3.837ns (58.363%)  route 2.737ns (41.637%))
  Logic Levels:           19  (CARRY4=17 LUT3=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.629     5.150    up_deb/CLK
    SLICE_X60Y16         FDRE                                         r  up_deb/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  up_deb/temp_reg[0]/Q
                         net (fo=2, routed)           1.089     6.757    up_deb/temp[1]
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.881 r  up_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.881    up_deb/output0_carry_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.413 r  up_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.413    up_deb/output0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  up_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.527    up_deb/output0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  up_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.650    up_deb/output0_carry__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  up_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.764    up_deb/output0_carry__2_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  up_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.878    up_deb/output0_carry__3_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  up_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.992    up_deb/output0_carry__4_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  up_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.106    up_deb/output0_carry__5_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  up_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.220    up_deb/output0_carry__6_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  up_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.334    up_deb/output0_carry__7_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  up_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.448    up_deb/output0_carry__8_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.676 r  up_deb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.631    10.307    up_down_selection/CO[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.313    10.620 r  up_down_selection/temp_out[5]_i_8/O
                         net (fo=1, routed)           0.000    10.620    up_down_selection/temp_out[5]_i_8_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.021 r  up_down_selection/temp_out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.021    up_down_selection/temp_out_reg[5]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.135 r  up_down_selection/temp_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.144    up_down_selection/temp_out_reg[9]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  up_down_selection/temp_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.258    up_down_selection/temp_out_reg[13]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  up_down_selection/temp_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.372    up_down_selection/temp_out_reg[17]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  up_down_selection/temp_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.486    up_down_selection/temp_out_reg[21]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.725 r  up_down_selection/temp_out_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.725    up_down_selection/temp_out_reg[25]_i_1_n_5
    SLICE_X62Y28         FDRE                                         r  up_down_selection/temp_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.507    14.848    up_down_selection/CLK
    SLICE_X62Y28         FDRE                                         r  up_down_selection/temp_out_reg[27]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)        0.062    15.135    up_down_selection/temp_out_reg[27]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -11.725    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 up_deb/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_down_selection/temp_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 3.821ns (58.261%)  route 2.737ns (41.739%))
  Logic Levels:           19  (CARRY4=17 LUT3=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.629     5.150    up_deb/CLK
    SLICE_X60Y16         FDRE                                         r  up_deb/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  up_deb/temp_reg[0]/Q
                         net (fo=2, routed)           1.089     6.757    up_deb/temp[1]
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.881 r  up_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.881    up_deb/output0_carry_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.413 r  up_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.413    up_deb/output0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  up_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.527    up_deb/output0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  up_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.650    up_deb/output0_carry__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  up_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.764    up_deb/output0_carry__2_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  up_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.878    up_deb/output0_carry__3_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  up_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.992    up_deb/output0_carry__4_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  up_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.106    up_deb/output0_carry__5_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  up_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.220    up_deb/output0_carry__6_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  up_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.334    up_deb/output0_carry__7_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  up_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.448    up_deb/output0_carry__8_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.676 r  up_deb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.631    10.307    up_down_selection/CO[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.313    10.620 r  up_down_selection/temp_out[5]_i_8/O
                         net (fo=1, routed)           0.000    10.620    up_down_selection/temp_out[5]_i_8_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.021 r  up_down_selection/temp_out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.021    up_down_selection/temp_out_reg[5]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.135 r  up_down_selection/temp_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.144    up_down_selection/temp_out_reg[9]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  up_down_selection/temp_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.258    up_down_selection/temp_out_reg[13]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  up_down_selection/temp_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.372    up_down_selection/temp_out_reg[17]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  up_down_selection/temp_out_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.486    up_down_selection/temp_out_reg[21]_i_1_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.709 r  up_down_selection/temp_out_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.709    up_down_selection/temp_out_reg[25]_i_1_n_7
    SLICE_X62Y28         FDRE                                         r  up_down_selection/temp_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.507    14.848    up_down_selection/CLK
    SLICE_X62Y28         FDRE                                         r  up_down_selection/temp_out_reg[25]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)        0.062    15.135    up_down_selection/temp_out_reg[25]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 up_deb/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_down_selection/temp_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 3.818ns (58.242%)  route 2.737ns (41.758%))
  Logic Levels:           18  (CARRY4=16 LUT3=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.629     5.150    up_deb/CLK
    SLICE_X60Y16         FDRE                                         r  up_deb/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  up_deb/temp_reg[0]/Q
                         net (fo=2, routed)           1.089     6.757    up_deb/temp[1]
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.881 r  up_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.881    up_deb/output0_carry_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.413 r  up_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.413    up_deb/output0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  up_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.527    up_deb/output0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  up_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.650    up_deb/output0_carry__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  up_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.764    up_deb/output0_carry__2_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  up_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.878    up_deb/output0_carry__3_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  up_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.992    up_deb/output0_carry__4_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  up_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.106    up_deb/output0_carry__5_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  up_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.220    up_deb/output0_carry__6_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  up_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.334    up_deb/output0_carry__7_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  up_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.448    up_deb/output0_carry__8_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.676 r  up_deb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.631    10.307    up_down_selection/CO[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.313    10.620 r  up_down_selection/temp_out[5]_i_8/O
                         net (fo=1, routed)           0.000    10.620    up_down_selection/temp_out[5]_i_8_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.021 r  up_down_selection/temp_out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.021    up_down_selection/temp_out_reg[5]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.135 r  up_down_selection/temp_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.144    up_down_selection/temp_out_reg[9]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  up_down_selection/temp_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.258    up_down_selection/temp_out_reg[13]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  up_down_selection/temp_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.372    up_down_selection/temp_out_reg[17]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.706 r  up_down_selection/temp_out_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.706    up_down_selection/temp_out_reg[21]_i_1_n_6
    SLICE_X62Y27         FDRE                                         r  up_down_selection/temp_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.505    14.846    up_down_selection/CLK
    SLICE_X62Y27         FDRE                                         r  up_down_selection/temp_out_reg[22]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_D)        0.062    15.133    up_down_selection/temp_out_reg[22]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 up_deb/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_down_selection/temp_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 3.797ns (58.108%)  route 2.737ns (41.892%))
  Logic Levels:           18  (CARRY4=16 LUT3=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.629     5.150    up_deb/CLK
    SLICE_X60Y16         FDRE                                         r  up_deb/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  up_deb/temp_reg[0]/Q
                         net (fo=2, routed)           1.089     6.757    up_deb/temp[1]
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.881 r  up_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.881    up_deb/output0_carry_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.413 r  up_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.413    up_deb/output0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  up_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.527    up_deb/output0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  up_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.650    up_deb/output0_carry__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  up_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.764    up_deb/output0_carry__2_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  up_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.878    up_deb/output0_carry__3_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  up_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.992    up_deb/output0_carry__4_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  up_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.106    up_deb/output0_carry__5_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  up_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.220    up_deb/output0_carry__6_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  up_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.334    up_deb/output0_carry__7_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  up_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.448    up_deb/output0_carry__8_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.676 r  up_deb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.631    10.307    up_down_selection/CO[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.313    10.620 r  up_down_selection/temp_out[5]_i_8/O
                         net (fo=1, routed)           0.000    10.620    up_down_selection/temp_out[5]_i_8_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.021 r  up_down_selection/temp_out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.021    up_down_selection/temp_out_reg[5]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.135 r  up_down_selection/temp_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.144    up_down_selection/temp_out_reg[9]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  up_down_selection/temp_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.258    up_down_selection/temp_out_reg[13]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  up_down_selection/temp_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.372    up_down_selection/temp_out_reg[17]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.685 r  up_down_selection/temp_out_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.685    up_down_selection/temp_out_reg[21]_i_1_n_4
    SLICE_X62Y27         FDRE                                         r  up_down_selection/temp_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.505    14.846    up_down_selection/CLK
    SLICE_X62Y27         FDRE                                         r  up_down_selection/temp_out_reg[24]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_D)        0.062    15.133    up_down_selection/temp_out_reg[24]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 up_deb/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_down_selection/temp_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 3.723ns (57.628%)  route 2.737ns (42.372%))
  Logic Levels:           18  (CARRY4=16 LUT3=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.629     5.150    up_deb/CLK
    SLICE_X60Y16         FDRE                                         r  up_deb/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  up_deb/temp_reg[0]/Q
                         net (fo=2, routed)           1.089     6.757    up_deb/temp[1]
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.881 r  up_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.881    up_deb/output0_carry_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.413 r  up_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.413    up_deb/output0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  up_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.527    up_deb/output0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  up_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.650    up_deb/output0_carry__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  up_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.764    up_deb/output0_carry__2_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  up_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.878    up_deb/output0_carry__3_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  up_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.992    up_deb/output0_carry__4_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  up_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.106    up_deb/output0_carry__5_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  up_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.220    up_deb/output0_carry__6_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  up_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.334    up_deb/output0_carry__7_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  up_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.448    up_deb/output0_carry__8_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.676 r  up_deb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.631    10.307    up_down_selection/CO[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.313    10.620 r  up_down_selection/temp_out[5]_i_8/O
                         net (fo=1, routed)           0.000    10.620    up_down_selection/temp_out[5]_i_8_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.021 r  up_down_selection/temp_out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.021    up_down_selection/temp_out_reg[5]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.135 r  up_down_selection/temp_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.144    up_down_selection/temp_out_reg[9]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  up_down_selection/temp_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.258    up_down_selection/temp_out_reg[13]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  up_down_selection/temp_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.372    up_down_selection/temp_out_reg[17]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.611 r  up_down_selection/temp_out_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.611    up_down_selection/temp_out_reg[21]_i_1_n_5
    SLICE_X62Y27         FDRE                                         r  up_down_selection/temp_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.505    14.846    up_down_selection/CLK
    SLICE_X62Y27         FDRE                                         r  up_down_selection/temp_out_reg[23]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_D)        0.062    15.133    up_down_selection/temp_out_reg[23]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -11.611    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 up_deb/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_down_selection/temp_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 3.707ns (57.523%)  route 2.737ns (42.477%))
  Logic Levels:           18  (CARRY4=16 LUT3=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.629     5.150    up_deb/CLK
    SLICE_X60Y16         FDRE                                         r  up_deb/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  up_deb/temp_reg[0]/Q
                         net (fo=2, routed)           1.089     6.757    up_deb/temp[1]
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.881 r  up_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.881    up_deb/output0_carry_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.413 r  up_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.413    up_deb/output0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  up_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.527    up_deb/output0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  up_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.650    up_deb/output0_carry__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  up_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.764    up_deb/output0_carry__2_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  up_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.878    up_deb/output0_carry__3_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  up_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.992    up_deb/output0_carry__4_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  up_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.106    up_deb/output0_carry__5_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  up_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.220    up_deb/output0_carry__6_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  up_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.334    up_deb/output0_carry__7_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  up_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.448    up_deb/output0_carry__8_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.676 r  up_deb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.631    10.307    up_down_selection/CO[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.313    10.620 r  up_down_selection/temp_out[5]_i_8/O
                         net (fo=1, routed)           0.000    10.620    up_down_selection/temp_out[5]_i_8_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.021 r  up_down_selection/temp_out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.021    up_down_selection/temp_out_reg[5]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.135 r  up_down_selection/temp_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.144    up_down_selection/temp_out_reg[9]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  up_down_selection/temp_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.258    up_down_selection/temp_out_reg[13]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  up_down_selection/temp_out_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.372    up_down_selection/temp_out_reg[17]_i_1_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.595 r  up_down_selection/temp_out_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.595    up_down_selection/temp_out_reg[21]_i_1_n_7
    SLICE_X62Y27         FDRE                                         r  up_down_selection/temp_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.505    14.846    up_down_selection/CLK
    SLICE_X62Y27         FDRE                                         r  up_down_selection/temp_out_reg[21]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_D)        0.062    15.133    up_down_selection/temp_out_reg[21]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -11.595    
  -------------------------------------------------------------------
                         slack                                  3.538    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 up_deb/temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_down_selection/temp_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.441ns  (logic 3.704ns (57.503%)  route 2.737ns (42.497%))
  Logic Levels:           17  (CARRY4=15 LUT3=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.629     5.150    up_deb/CLK
    SLICE_X60Y16         FDRE                                         r  up_deb/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  up_deb/temp_reg[0]/Q
                         net (fo=2, routed)           1.089     6.757    up_deb/temp[1]
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.881 r  up_deb/output0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.881    up_deb/output0_carry_i_4_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.413 r  up_deb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.413    up_deb/output0_carry_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  up_deb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.527    up_deb/output0_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  up_deb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.650    up_deb/output0_carry__1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.764 r  up_deb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.764    up_deb/output0_carry__2_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.878 r  up_deb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.878    up_deb/output0_carry__3_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.992 r  up_deb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.992    up_deb/output0_carry__4_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.106 r  up_deb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.106    up_deb/output0_carry__5_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.220 r  up_deb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.220    up_deb/output0_carry__6_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  up_deb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.334    up_deb/output0_carry__7_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  up_deb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.448    up_deb/output0_carry__8_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.676 r  up_deb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.631    10.307    up_down_selection/CO[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.313    10.620 r  up_down_selection/temp_out[5]_i_8/O
                         net (fo=1, routed)           0.000    10.620    up_down_selection/temp_out[5]_i_8_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.021 r  up_down_selection/temp_out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.021    up_down_selection/temp_out_reg[5]_i_2_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.135 r  up_down_selection/temp_out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.144    up_down_selection/temp_out_reg[9]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  up_down_selection/temp_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.258    up_down_selection/temp_out_reg[13]_i_1_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.592 r  up_down_selection/temp_out_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.592    up_down_selection/temp_out_reg[17]_i_1_n_6
    SLICE_X62Y26         FDRE                                         r  up_down_selection/temp_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.504    14.845    up_down_selection/CLK
    SLICE_X62Y26         FDRE                                         r  up_down_selection/temp_out_reg[18]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.062    15.132    up_down_selection/temp_out_reg[18]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -11.592    
  -------------------------------------------------------------------
                         slack                                  3.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 up_deb/temp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_deb/temp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.583     1.466    up_deb/CLK
    SLICE_X65Y23         FDRE                                         r  up_deb/temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  up_deb/temp_reg[15]/Q
                         net (fo=2, routed)           0.068     1.675    up_deb/temp[16]
    SLICE_X64Y23         FDRE                                         r  up_deb/temp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.851     1.978    up_deb/CLK
    SLICE_X64Y23         FDRE                                         r  up_deb/temp_reg[16]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.075     1.554    up_deb/temp_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 up_deb/temp_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_deb/temp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.582     1.465    up_deb/CLK
    SLICE_X63Y24         FDRE                                         r  up_deb/temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  up_deb/temp_reg[26]/Q
                         net (fo=2, routed)           0.112     1.718    up_deb/temp[27]
    SLICE_X65Y24         FDRE                                         r  up_deb/temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.850     1.977    up_deb/CLK
    SLICE_X65Y24         FDRE                                         r  up_deb/temp_reg[27]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.070     1.548    up_deb/temp_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 up_deb/temp_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_deb/temp_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.584     1.467    up_deb/CLK
    SLICE_X61Y28         FDRE                                         r  up_deb/temp_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  up_deb/temp_reg[89]/Q
                         net (fo=2, routed)           0.122     1.730    up_deb/temp[90]
    SLICE_X61Y29         FDRE                                         r  up_deb/temp_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.853     1.980    up_deb/CLK
    SLICE_X61Y29         FDRE                                         r  up_deb/temp_reg[90]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.070     1.552    up_deb/temp_reg[90]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 up_deb/temp_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_deb/temp_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.589     1.472    up_deb/CLK
    SLICE_X63Y32         FDRE                                         r  up_deb/temp_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  up_deb/temp_reg[108]/Q
                         net (fo=2, routed)           0.111     1.725    up_deb/temp[109]
    SLICE_X64Y31         FDRE                                         r  up_deb/temp_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.857     1.984    up_deb/CLK
    SLICE_X64Y31         FDRE                                         r  up_deb/temp_reg[109]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.059     1.544    up_deb/temp_reg[109]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 up_deb/temp_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_deb/temp_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.587     1.470    up_deb/CLK
    SLICE_X62Y30         FDRE                                         r  up_deb/temp_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  up_deb/temp_reg[116]/Q
                         net (fo=2, routed)           0.131     1.742    up_deb/temp[117]
    SLICE_X62Y31         FDRE                                         r  up_deb/temp_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.857     1.984    up_deb/CLK
    SLICE_X62Y31         FDRE                                         r  up_deb/temp_reg[117]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.075     1.560    up_deb/temp_reg[117]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 up_deb/temp_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_deb/temp_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.631%)  route 0.127ns (47.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.589     1.472    up_deb/CLK
    SLICE_X63Y32         FDRE                                         r  up_deb/temp_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  up_deb/temp_reg[123]/Q
                         net (fo=2, routed)           0.127     1.740    up_deb/temp[124]
    SLICE_X62Y32         FDRE                                         r  up_deb/temp_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.858     1.985    up_deb/CLK
    SLICE_X62Y32         FDRE                                         r  up_deb/temp_reg[124]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.070     1.555    up_deb/temp_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 down_deb/temp_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_deb/temp_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.319%)  route 0.117ns (41.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.558     1.441    down_deb/CLK
    SLICE_X56Y27         FDRE                                         r  down_deb/temp_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  down_deb/temp_reg[104]/Q
                         net (fo=2, routed)           0.117     1.722    down_deb/temp_reg_n_0_[104]
    SLICE_X56Y28         FDRE                                         r  down_deb/temp_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.825     1.952    down_deb/CLK
    SLICE_X56Y28         FDRE                                         r  down_deb/temp_reg[105]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.076     1.531    down_deb/temp_reg[105]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 up_deb/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_deb/temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.754%)  route 0.131ns (48.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.584     1.467    up_deb/CLK
    SLICE_X61Y22         FDRE                                         r  up_deb/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  up_deb/temp_reg[1]/Q
                         net (fo=2, routed)           0.131     1.740    up_deb/temp[2]
    SLICE_X62Y22         FDRE                                         r  up_deb/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.853     1.980    up_deb/CLK
    SLICE_X62Y22         FDRE                                         r  up_deb/temp_reg[2]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.046     1.548    up_deb/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 down_deb/temp_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_deb/temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.556     1.439    down_deb/CLK
    SLICE_X56Y23         FDRE                                         r  down_deb/temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  down_deb/temp_reg[27]/Q
                         net (fo=2, routed)           0.119     1.722    down_deb/temp_reg_n_0_[27]
    SLICE_X56Y22         FDRE                                         r  down_deb/temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.824     1.951    down_deb/CLK
    SLICE_X56Y22         FDRE                                         r  down_deb/temp_reg[28]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X56Y22         FDRE (Hold_fdre_C_D)         0.075     1.529    down_deb/temp_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 up_deb/temp_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_deb/temp_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.585     1.468    up_deb/CLK
    SLICE_X65Y27         FDRE                                         r  up_deb/temp_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  up_deb/temp_reg[67]/Q
                         net (fo=2, routed)           0.124     1.733    up_deb/temp[68]
    SLICE_X64Y27         FDRE                                         r  up_deb/temp_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.853     1.980    up_deb/CLK
    SLICE_X64Y27         FDRE                                         r  up_deb/temp_reg[68]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.059     1.540    up_deb/temp_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   M1/mux_clk_div/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   M1/mux_clk_div/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   M1/mux_clk_div/clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   M1/mux_clk_div/clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   M1/mux_clk_div/clk_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   M1/mux_clk_div/clk_div_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   display_clk_div/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y24   display_clk_div/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y25   display_clk_div/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   display_clk_div/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   display_clk_div/temp_clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   display_clk_div/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   down_deb/temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   up_deb/temp_reg[90]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   M1/mux_clk_div/clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   M1/mux_clk_div/clk_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   M1/mux_clk_div/clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   M1/mux_clk_div/clk_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   M1/mux_clk_div/clk_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   display_clk_div/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   display_clk_div/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   display_clk_div/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   display_clk_div/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   display_clk_div/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   display_clk_div/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   display_clk_div/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   display_clk_div/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   display_clk_div/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   display_clk_div/count_reg[14]/C



