{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562811534875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562811534878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 23:18:54 2019 " "Processing started: Wed Jul 10 23:18:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562811534878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562811534878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pre-Projeto -c Pre-Projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pre-Projeto -c Pre-Projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562811534879 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562811535559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pre-Projeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Pre-Projeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pre-Projeto " "Found entity 1: Pre-Projeto" {  } { { "Pre-Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562811535703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562811535720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562811535776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somsub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somsub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somsub " "Found entity 1: somsub" {  } { { "somsub.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/somsub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562811535778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2barramento.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2barramento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2barramento " "Found entity 1: mux2barramento" {  } { { "mux2barramento.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/mux2barramento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562811535780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorbinbcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file conversorbinbcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 conversorbinbcd " "Found entity 1: conversorbinbcd" {  } { { "conversorbinbcd.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/conversorbinbcd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562811535818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadordisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificadordisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decodificadordisplay.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/decodificadordisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562811535820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaynegativo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file displaynegativo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 displaynegativo " "Found entity 1: displaynegativo" {  } { { "displaynegativo.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/displaynegativo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562811535828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayerro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file displayerro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 displayerro " "Found entity 1: displayerro" {  } { { "displayerro.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/displayerro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562811535829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2barramento3_0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2barramento3_0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2barramento3_0 " "Found entity 1: mux2barramento3_0" {  } { { "mux2barramento3_0.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/mux2barramento3_0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562811535831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2barramento6_0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2barramento6_0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2barramento6_0 " "Found entity 1: mux2barramento6_0" {  } { { "mux2barramento6_0.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/mux2barramento6_0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562811535832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demmuxer.v 1 1 " "Found 1 design units, including 1 entities, in source file demmuxer.v" { { "Info" "ISGN_ENTITY_NAME" "1 demuxer " "Found entity 1: demuxer" {  } { { "demmuxer.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/demmuxer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562811535834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LetraE.v 1 1 " "Found 1 design units, including 1 entities, in source file LetraE.v" { { "Info" "ISGN_ENTITY_NAME" "1 LetraE " "Found entity 1: LetraE" {  } { { "LetraE.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/LetraE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562811535836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LetraR.v 1 1 " "Found 1 design units, including 1 entities, in source file LetraR.v" { { "Info" "ISGN_ENTITY_NAME" "1 LetraR " "Found entity 1: LetraR" {  } { { "LetraR.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/LetraR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562811535839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LetraO.v 1 1 " "Found 1 design units, including 1 entities, in source file LetraO.v" { { "Info" "ISGN_ENTITY_NAME" "1 LetraO " "Found entity 1: LetraO" {  } { { "LetraO.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/LetraO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562811535841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ignoraprimeirobit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ignoraprimeirobit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ignoraprimeirobit " "Found entity 1: ignoraprimeirobit" {  } { { "ignoraprimeirobit.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/ignoraprimeirobit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562811535849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Projeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Projeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Projeto " "Found entity 1: Projeto" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562811535851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535851 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"*\";  expecting an operand maquina.v(27) " "Verilog HDL syntax error at maquina.v(27) near text \"*\";  expecting an operand" {  } { { "../../../../../Downloads/fsmtec/maquina.v" "" { Text "/home/andre/Downloads/fsmtec/maquina.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562811535853 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"*\";  expecting an operand maquina.v(36) " "Verilog HDL syntax error at maquina.v(36) near text \"*\";  expecting an operand" {  } { { "../../../../../Downloads/fsmtec/maquina.v" "" { Text "/home/andre/Downloads/fsmtec/maquina.v" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562811535853 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"*\";  expecting an operand maquina.v(48) " "Verilog HDL syntax error at maquina.v(48) near text \"*\";  expecting an operand" {  } { { "../../../../../Downloads/fsmtec/maquina.v" "" { Text "/home/andre/Downloads/fsmtec/maquina.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562811535854 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"*\";  expecting an operand maquina.v(57) " "Verilog HDL syntax error at maquina.v(57) near text \"*\";  expecting an operand" {  } { { "../../../../../Downloads/fsmtec/maquina.v" "" { Text "/home/andre/Downloads/fsmtec/maquina.v" 57 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562811535854 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"*\";  expecting an operand maquina.v(66) " "Verilog HDL syntax error at maquina.v(66) near text \"*\";  expecting an operand" {  } { { "../../../../../Downloads/fsmtec/maquina.v" "" { Text "/home/andre/Downloads/fsmtec/maquina.v" 66 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562811535854 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"*\";  expecting an operand maquina.v(75) " "Verilog HDL syntax error at maquina.v(75) near text \"*\";  expecting an operand" {  } { { "../../../../../Downloads/fsmtec/maquina.v" "" { Text "/home/andre/Downloads/fsmtec/maquina.v" 75 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562811535854 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"*\";  expecting an operand maquina.v(84) " "Verilog HDL syntax error at maquina.v(84) near text \"*\";  expecting an operand" {  } { { "../../../../../Downloads/fsmtec/maquina.v" "" { Text "/home/andre/Downloads/fsmtec/maquina.v" 84 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562811535854 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"*\";  expecting an operand maquina.v(90) " "Verilog HDL syntax error at maquina.v(90) near text \"*\";  expecting an operand" {  } { { "../../../../../Downloads/fsmtec/maquina.v" "" { Text "/home/andre/Downloads/fsmtec/maquina.v" 90 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562811535854 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"*\";  expecting an operand maquina.v(99) " "Verilog HDL syntax error at maquina.v(99) near text \"*\";  expecting an operand" {  } { { "../../../../../Downloads/fsmtec/maquina.v" "" { Text "/home/andre/Downloads/fsmtec/maquina.v" 99 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562811535854 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"*\";  expecting an operand maquina.v(108) " "Verilog HDL syntax error at maquina.v(108) near text \"*\";  expecting an operand" {  } { { "../../../../../Downloads/fsmtec/maquina.v" "" { Text "/home/andre/Downloads/fsmtec/maquina.v" 108 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562811535854 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"*\";  expecting an operand maquina.v(117) " "Verilog HDL syntax error at maquina.v(117) near text \"*\";  expecting an operand" {  } { { "../../../../../Downloads/fsmtec/maquina.v" "" { Text "/home/andre/Downloads/fsmtec/maquina.v" 117 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562811535855 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"*\";  expecting an operand maquina.v(126) " "Verilog HDL syntax error at maquina.v(126) near text \"*\";  expecting an operand" {  } { { "../../../../../Downloads/fsmtec/maquina.v" "" { Text "/home/andre/Downloads/fsmtec/maquina.v" 126 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562811535855 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"*\";  expecting an operand maquina.v(135) " "Verilog HDL syntax error at maquina.v(135) near text \"*\";  expecting an operand" {  } { { "../../../../../Downloads/fsmtec/maquina.v" "" { Text "/home/andre/Downloads/fsmtec/maquina.v" 135 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562811535855 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"*\";  expecting an operand maquina.v(144) " "Verilog HDL syntax error at maquina.v(144) near text \"*\";  expecting an operand" {  } { { "../../../../../Downloads/fsmtec/maquina.v" "" { Text "/home/andre/Downloads/fsmtec/maquina.v" 144 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1562811535855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andre/Downloads/fsmtec/maquina.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/andre/Downloads/fsmtec/maquina.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina.v 1 1 " "Found 1 design units, including 1 entities, in source file maquina.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquina " "Found entity 1: maquina" {  } { { "maquina.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/maquina.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562811535858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562811535858 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 14 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562811536094 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 10 23:18:56 2019 " "Processing ended: Wed Jul 10 23:18:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562811536094 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562811536094 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562811536094 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562811536094 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 1  " "Quartus II Full Compilation was unsuccessful. 16 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562811536277 ""}
