

================================================================
== Vitis HLS Report for 'array_xor'
================================================================
* Date:           Thu Feb 27 14:42:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       array_xor_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.654 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      293|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       36|    -|
|Register             |        -|     -|       11|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       11|      329|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_159_p2       |         +|   0|  0|  12|           4|           1|
    |ap_condition_101         |       and|   0|  0|   2|           1|           1|
    |empty_7_fu_121_p2        |      icmp|   0|  0|  39|          32|           5|
    |empty_fu_101_p2          |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln28_fu_153_p2      |      icmp|   0|  0|  39|          32|          32|
    |select_ln28_1_fu_133_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln28_fu_113_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln28_1_fu_127_p2     |       xor|   0|  0|  32|          32|           2|
    |xor_ln28_fu_107_p2       |       xor|   0|  0|  32|          32|           2|
    |xor_ln29_fu_176_p2       |       xor|   0|  0|  32|          32|          32|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 293|         200|         142|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_52                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_52                  |  4|   0|    4|          0|
    |zext_ln28_reg_193        |  4|   0|   64|         60|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   71|         60|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|     array_xor|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|     array_xor|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|     array_xor|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|     array_xor|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|     array_xor|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|     array_xor|  return value|
|ap_ce            |   in|    1|  ap_ctrl_hs|     array_xor|  return value|
|ap_core          |   in|    8|     ap_none|       ap_core|        scalar|
|ap_part          |   in|    8|     ap_none|       ap_part|        scalar|
|ap_parent        |   in|    8|     ap_none|     ap_parent|        scalar|
|arr_d1_address0  |  out|    4|   ap_memory|        arr_d1|         array|
|arr_d1_ce0       |  out|    1|   ap_memory|        arr_d1|         array|
|arr_d1_we0       |  out|    1|   ap_memory|        arr_d1|         array|
|arr_d1_d0        |  out|   32|   ap_memory|        arr_d1|         array|
|arr_s1_address0  |  out|    4|   ap_memory|        arr_s1|         array|
|arr_s1_ce0       |  out|    1|   ap_memory|        arr_s1|         array|
|arr_s1_q0        |   in|   32|   ap_memory|        arr_s1|         array|
|arr_s2_address0  |  out|    4|   ap_memory|        arr_s2|         array|
|arr_s2_ce0       |  out|    1|   ap_memory|        arr_s2|         array|
|arr_s2_q0        |   in|   32|   ap_memory|        arr_s2|         array|
|count            |   in|   32|     ap_none|         count|        scalar|
+-----------------+-----+-----+------------+--------------+--------------+

