{"Source Block": ["hdl/library/axi_dmac/request_arb.v@293:303@HdlIdDef", "\nreg src_dest_valid_hs = 1'b0;\nwire src_dest_valid_hs_masked;\nwire src_dest_ready_hs;\n\nwire req_rewind_req_valid;\nwire [ID_WIDTH+3-1:0] req_rewind_req_data;\n\nwire completion_req_valid;\nwire completion_req_last;\nwire [1:0] completion_transfer_id;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@291:301", "wire [ID_WIDTH-1:0] dest_burst_info_id;\nwire                dest_burst_info_write;\n\nreg src_dest_valid_hs = 1'b0;\nwire src_dest_valid_hs_masked;\nwire src_dest_ready_hs;\n\nwire req_rewind_req_valid;\nwire [ID_WIDTH+3-1:0] req_rewind_req_data;\n\nwire completion_req_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@298:308", "wire req_rewind_req_valid;\nwire [ID_WIDTH+3-1:0] req_rewind_req_data;\n\nwire completion_req_valid;\nwire completion_req_last;\nwire [1:0] completion_transfer_id;\n\nwire rewind_req_valid;\nwire rewind_req_ready;\nwire [ID_WIDTH+3-1:0] rewind_req_data;\n\n"], ["hdl/library/axi_dmac/request_arb.v@297:307", "\nwire req_rewind_req_valid;\nwire [ID_WIDTH+3-1:0] req_rewind_req_data;\n\nwire completion_req_valid;\nwire completion_req_last;\nwire [1:0] completion_transfer_id;\n\nwire rewind_req_valid;\nwire rewind_req_ready;\nwire [ID_WIDTH+3-1:0] rewind_req_data;\n"], ["hdl/library/axi_dmac/request_arb.v@301:311", "wire completion_req_valid;\nwire completion_req_last;\nwire [1:0] completion_transfer_id;\n\nwire rewind_req_valid;\nwire rewind_req_ready;\nwire [ID_WIDTH+3-1:0] rewind_req_data;\n\nreg src_throttler_enabled = 1'b1;\nwire src_throttler_enable;\nwire rewind_state;\n"], ["hdl/library/axi_dmac/request_arb.v@294:304", "reg src_dest_valid_hs = 1'b0;\nwire src_dest_valid_hs_masked;\nwire src_dest_ready_hs;\n\nwire req_rewind_req_valid;\nwire [ID_WIDTH+3-1:0] req_rewind_req_data;\n\nwire completion_req_valid;\nwire completion_req_last;\nwire [1:0] completion_transfer_id;\n\n"], ["hdl/library/axi_dmac/request_arb.v@296:306", "wire src_dest_ready_hs;\n\nwire req_rewind_req_valid;\nwire [ID_WIDTH+3-1:0] req_rewind_req_data;\n\nwire completion_req_valid;\nwire completion_req_last;\nwire [1:0] completion_transfer_id;\n\nwire rewind_req_valid;\nwire rewind_req_ready;\n"], ["hdl/library/axi_dmac/request_arb.v@302:312", "wire completion_req_last;\nwire [1:0] completion_transfer_id;\n\nwire rewind_req_valid;\nwire rewind_req_ready;\nwire [ID_WIDTH+3-1:0] rewind_req_data;\n\nreg src_throttler_enabled = 1'b1;\nwire src_throttler_enable;\nwire rewind_state;\n\n"], ["hdl/library/axi_dmac/request_arb.v@290:300", "wire                             dest_burst_info_partial;\nwire [ID_WIDTH-1:0] dest_burst_info_id;\nwire                dest_burst_info_write;\n\nreg src_dest_valid_hs = 1'b0;\nwire src_dest_valid_hs_masked;\nwire src_dest_ready_hs;\n\nwire req_rewind_req_valid;\nwire [ID_WIDTH+3-1:0] req_rewind_req_data;\n\n"], ["hdl/library/axi_dmac/request_arb.v@300:310", "\nwire completion_req_valid;\nwire completion_req_last;\nwire [1:0] completion_transfer_id;\n\nwire rewind_req_valid;\nwire rewind_req_ready;\nwire [ID_WIDTH+3-1:0] rewind_req_data;\n\nreg src_throttler_enabled = 1'b1;\nwire src_throttler_enable;\n"]], "Diff Content": {"Delete": [], "Add": [[298, "wire req_rewind_req_ready;\n"]]}}