{
    "name": "riscado-v",
    "folder": "riscado-v",
    "sim_files": [
        "ram_tb.v",
        "soctop_tb.v"
    ],
    "files": [
        "alu.v",
        "control_unit.v",
        "program_counter.v",
        "register_file.v",
        "riscv.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/zxmarcos/riscado-v",
    "top_module": "RISCV",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "RISCV_SOC",
            "file": "RISCV_SOC.v"
        },
        {
            "module": "ALU",
            "file": "alu.v"
        },
        {
            "module": "ClkDivider",
            "file": "clk_divider.v"
        },
        {
            "module": "ControlUnit",
            "file": "control_unit.v"
        },
        {
            "module": "GPU",
            "file": "gpu.v"
        },
        {
            "module": "ByteReader",
            "file": "load_store.v"
        },
        {
            "module": "module",
            "file": "load_store.v"
        },
        {
            "module": "module",
            "file": "load_store.v"
        },
        {
            "module": "module",
            "file": "load_store.v"
        },
        {
            "module": "module",
            "file": "load_store.v"
        },
        {
            "module": "ProgramCounter",
            "file": "program_counter.v"
        },
        {
            "module": "RAM",
            "file": "ram.v"
        },
        {
            "module": "RAM_TB",
            "file": "ram_tb.v"
        },
        {
            "module": "RegisterFile",
            "file": "register_file.v"
        },
        {
            "module": "RISCV",
            "file": "riscv.v"
        },
        {
            "module": "ROM",
            "file": "rom.v"
        },
        {
            "module": "soctop",
            "file": "soctop.v"
        },
        {
            "module": "SOCTOP_TB",
            "file": "soctop_tb.v"
        },
        {
            "module": "VGAEncoder",
            "file": "vga_encoder.v"
        },
        {
            "module": "VRAM",
            "file": "vram.v"
        }
    ],
    "module_graph": {
        "RISCV_SOC": [],
        "ALU": [
            "RISCV"
        ],
        "ClkDivider": [
            "GPU"
        ],
        "ControlUnit": [],
        "GPU": [],
        "ByteReader": [
            "ByteReader"
        ],
        "module": [
            "RISCV_SOC",
            "ClkDivider",
            "ByteReader",
            "ByteReader",
            "ByteReader",
            "ByteReader",
            "VGAEncoder",
            "VRAM"
        ],
        "ProgramCounter": [
            "RISCV"
        ],
        "RAM": [
            "RISCV_SOC",
            "RAM_TB",
            "soctop"
        ],
        "RAM_TB": [],
        "RegisterFile": [
            "RISCV"
        ],
        "RISCV": [
            "RISCV_SOC",
            "soctop",
            "SOCTOP_TB"
        ],
        "ROM": [
            "RISCV_SOC"
        ],
        "soctop": [
            "RISCV_SOC"
        ],
        "SOCTOP_TB": [],
        "VGAEncoder": [
            "GPU"
        ],
        "VRAM": [
            "GPU"
        ]
    },
    "module_graph_inverse": {
        "RISCV_SOC": [
            "module",
            "soctop",
            "ROM",
            "RAM",
            "RISCV"
        ],
        "ALU": [],
        "ClkDivider": [
            "module"
        ],
        "ControlUnit": [],
        "GPU": [
            "ClkDivider",
            "VGAEncoder",
            "VRAM"
        ],
        "ByteReader": [
            "module",
            "module",
            "module",
            "module",
            "ByteReader"
        ],
        "module": [],
        "ProgramCounter": [],
        "RAM": [],
        "RAM_TB": [
            "RAM"
        ],
        "RegisterFile": [],
        "RISCV": [
            "RegisterFile",
            "ProgramCounter",
            "ALU"
        ],
        "ROM": [],
        "soctop": [
            "RAM",
            "RISCV"
        ],
        "SOCTOP_TB": [
            "RISCV"
        ],
        "VGAEncoder": [
            "module"
        ],
        "VRAM": [
            "module"
        ]
    },
    "non_tb_files": [
        "RISCV_SOC.v",
        "alu.v",
        "clk_divider.v",
        "control_unit.v",
        "gpu.v",
        "load_store.v",
        "program_counter.v",
        "ram.v",
        "register_file.v",
        "riscv.v",
        "rom.v",
        "soctop.v",
        "vga_encoder.v",
        "vram.v"
    ]
}