library verilog;
use verilog.vl_types.all;
entity calc_r_y_theta is
    port(
        y               : in     vl_logic_vector(7 downto 0);
        x               : in     vl_logic_vector(7 downto 0);
        theta           : in     vl_logic_vector(3 downto 0);
        r               : out    vl_logic_vector(7 downto 0)
    );
end calc_r_y_theta;
