-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--UC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5] at FF_X19_Y10_N52
--register power-up is low

UC1_W_alu_result[5] = DFFEAS(UC1L316, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4] at FF_X22_Y11_N1
--register power-up is low

UC1_W_alu_result[4] = DFFEAS(UC1L315, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6] at FF_X22_Y11_N22
--register power-up is low

UC1_W_alu_result[6] = DFFEAS(UC1L317, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7] at FF_X22_Y11_N49
--register power-up is low

UC1_W_alu_result[7] = DFFEAS(UC1L318, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11] at FF_X22_Y11_N31
--register power-up is low

UC1_W_alu_result[11] = DFFEAS(UC1L322, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10] at FF_X22_Y11_N40
--register power-up is low

UC1_W_alu_result[10] = DFFEAS(UC1L321, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9] at FF_X22_Y11_N55
--register power-up is low

UC1_W_alu_result[9] = DFFEAS(UC1L320, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8] at FF_X22_Y11_N28
--register power-up is low

UC1_W_alu_result[8] = DFFEAS(UC1L319, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12] at FF_X22_Y11_N7
--register power-up is low

UC1_W_alu_result[12] = DFFEAS(UC1L323, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15] at FF_X22_Y11_N13
--register power-up is low

UC1_W_alu_result[15] = DFFEAS(UC1L326, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14] at FF_X22_Y11_N59
--register power-up is low

UC1_W_alu_result[14] = DFFEAS(UC1L325, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13] at FF_X19_Y10_N58
--register power-up is low

UC1_W_alu_result[13] = DFFEAS(UC1L324, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3] at FF_X19_Y11_N49
--register power-up is low

UC1_W_alu_result[3] = DFFEAS(UC1L314, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2] at FF_X19_Y11_N22
--register power-up is low

UC1_W_alu_result[2] = DFFEAS(UC1L313, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--FB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X6_Y2_N38
--register power-up is low

FB1_td_shift[0] = AMPP_FUNCTION(A1L5, FB1L80, !N1_clr_reg, !Q1_state[4], FB1L67);


--QD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] at FF_X2_Y5_N29
--register power-up is low

QD1_sr[1] = DFFEAS(QD1L59, A1L5,  ,  , QD1L20,  ,  , QD1L19,  );


--ZC2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y9_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[0] = ZC2_q_b[0]_PORT_B_data_out[0];

--ZC2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[31] = ZC2_q_b[0]_PORT_B_data_out[31];

--ZC2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[30] = ZC2_q_b[0]_PORT_B_data_out[30];

--ZC2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[29] = ZC2_q_b[0]_PORT_B_data_out[29];

--ZC2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[28] = ZC2_q_b[0]_PORT_B_data_out[28];

--ZC2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[27] = ZC2_q_b[0]_PORT_B_data_out[27];

--ZC2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[26] = ZC2_q_b[0]_PORT_B_data_out[26];

--ZC2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[25] = ZC2_q_b[0]_PORT_B_data_out[25];

--ZC2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[24] = ZC2_q_b[0]_PORT_B_data_out[24];

--ZC2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[23] = ZC2_q_b[0]_PORT_B_data_out[23];

--ZC2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[22] = ZC2_q_b[0]_PORT_B_data_out[22];

--ZC2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[21] = ZC2_q_b[0]_PORT_B_data_out[21];

--ZC2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[20] = ZC2_q_b[0]_PORT_B_data_out[20];

--ZC2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[19] = ZC2_q_b[0]_PORT_B_data_out[19];

--ZC2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[18] = ZC2_q_b[0]_PORT_B_data_out[18];

--ZC2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[17] = ZC2_q_b[0]_PORT_B_data_out[17];

--ZC2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[16] = ZC2_q_b[0]_PORT_B_data_out[16];

--ZC2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[15] = ZC2_q_b[0]_PORT_B_data_out[15];

--ZC2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[14] = ZC2_q_b[0]_PORT_B_data_out[14];

--ZC2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[13] = ZC2_q_b[0]_PORT_B_data_out[13];

--ZC2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[12] = ZC2_q_b[0]_PORT_B_data_out[12];

--ZC2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[11] = ZC2_q_b[0]_PORT_B_data_out[11];

--ZC2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[10] = ZC2_q_b[0]_PORT_B_data_out[10];

--ZC2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[9] = ZC2_q_b[0]_PORT_B_data_out[9];

--ZC2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[8] = ZC2_q_b[0]_PORT_B_data_out[8];

--ZC2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[7] = ZC2_q_b[0]_PORT_B_data_out[7];

--ZC2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[6] = ZC2_q_b[0]_PORT_B_data_out[6];

--ZC2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[5] = ZC2_q_b[0]_PORT_B_data_out[5];

--ZC2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[4] = ZC2_q_b[0]_PORT_B_data_out[4];

--ZC2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[3] = ZC2_q_b[0]_PORT_B_data_out[3];

--ZC2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[2] = ZC2_q_b[0]_PORT_B_data_out[2];

--ZC2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y9_N0
ZC2_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[1] = ZC2_q_b[0]_PORT_B_data_out[1];


--UC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5] at FF_X21_Y11_N41
--register power-up is low

UC1_E_shift_rot_result[5] = DFFEAS(UC1L455, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[5],  ,  , UC1_E_new_inst);


--UC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5] at FF_X28_Y9_N4
--register power-up is low

UC1_E_src2[5] = DFFEAS(UC1L523, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[5],  , UC1L525, !UC1_R_src2_use_imm);


--UC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1 at LABCELL_X24_Y11_N18
UC1L58_adder_eqn = ( UC1_E_src1[5] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[5]) ) + ( UC1L63 );
UC1L58 = SUM(UC1L58_adder_eqn);

--UC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2 at LABCELL_X24_Y11_N18
UC1L59_adder_eqn = ( UC1_E_src1[5] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[5]) ) + ( UC1L63 );
UC1L59 = CARRY(UC1L59_adder_eqn);


--UC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4] at FF_X21_Y11_N55
--register power-up is low

UC1_E_shift_rot_result[4] = DFFEAS(UC1L454, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[4],  ,  , UC1_E_new_inst);


--UC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5 at LABCELL_X24_Y11_N15
UC1L62_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[4]) ) + ( UC1_E_src1[4] ) + ( UC1L107 );
UC1L62 = SUM(UC1L62_adder_eqn);

--UC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6 at LABCELL_X24_Y11_N15
UC1L63_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[4]) ) + ( UC1_E_src1[4] ) + ( UC1L107 );
UC1L63 = CARRY(UC1L63_adder_eqn);


--UC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6] at FF_X21_Y11_N1
--register power-up is low

UC1_E_shift_rot_result[6] = DFFEAS(UC1L456, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[6],  ,  , UC1_E_new_inst);


--UC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6] at FF_X28_Y9_N43
--register power-up is low

UC1_E_src2[6] = DFFEAS(UC1L526, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[6],  , UC1L525, !UC1_R_src2_use_imm);


--UC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9 at LABCELL_X24_Y11_N21
UC1L66_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[6]) ) + ( UC1_E_src1[6] ) + ( UC1L59 );
UC1L66 = SUM(UC1L66_adder_eqn);

--UC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10 at LABCELL_X24_Y11_N21
UC1L67_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[6]) ) + ( UC1_E_src1[6] ) + ( UC1L59 );
UC1L67 = CARRY(UC1L67_adder_eqn);


--UC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7] at FF_X21_Y11_N46
--register power-up is low

UC1_E_shift_rot_result[7] = DFFEAS(UC1L457, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[7],  ,  , UC1_E_new_inst);


--UC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7] at FF_X28_Y9_N29
--register power-up is low

UC1_E_src2[7] = DFFEAS(UC1L528, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[7],  , UC1L525, !UC1_R_src2_use_imm);


--UC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13 at LABCELL_X24_Y11_N24
UC1L70_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[7]) ) + ( UC1_E_src1[7] ) + ( UC1L67 );
UC1L70 = SUM(UC1L70_adder_eqn);

--UC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14 at LABCELL_X24_Y11_N24
UC1L71_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[7]) ) + ( UC1_E_src1[7] ) + ( UC1L67 );
UC1L71 = CARRY(UC1L71_adder_eqn);


--UC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11] at FF_X21_Y11_N52
--register power-up is low

UC1_E_shift_rot_result[11] = DFFEAS(UC1L461, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[11],  ,  , UC1_E_new_inst);


--UC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11] at FF_X28_Y9_N55
--register power-up is low

UC1_E_src2[11] = DFFEAS(UC1L536, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[11],  , UC1L525, !UC1_R_src2_use_imm);


--UC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17 at LABCELL_X24_Y11_N36
UC1L74_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[11]) ) + ( UC1_E_src1[11] ) + ( UC1L79 );
UC1L74 = SUM(UC1L74_adder_eqn);

--UC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18 at LABCELL_X24_Y11_N36
UC1L75_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[11]) ) + ( UC1_E_src1[11] ) + ( UC1L79 );
UC1L75 = CARRY(UC1L75_adder_eqn);


--UC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10] at FF_X21_Y11_N23
--register power-up is low

UC1_E_shift_rot_result[10] = DFFEAS(UC1L460, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[10],  ,  , UC1_E_new_inst);


--UC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10] at FF_X28_Y9_N37
--register power-up is low

UC1_E_src2[10] = DFFEAS(UC1L534, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[10],  , UC1L525, !UC1_R_src2_use_imm);


--UC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21 at LABCELL_X24_Y11_N33
UC1L78_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[10]) ) + ( UC1_E_src1[10] ) + ( UC1L83 );
UC1L78 = SUM(UC1L78_adder_eqn);

--UC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22 at LABCELL_X24_Y11_N33
UC1L79_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[10]) ) + ( UC1_E_src1[10] ) + ( UC1L83 );
UC1L79 = CARRY(UC1L79_adder_eqn);


--UC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9] at FF_X21_Y11_N25
--register power-up is low

UC1_E_shift_rot_result[9] = DFFEAS(UC1L459, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[9],  ,  , UC1_E_new_inst);


--UC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9] at FF_X28_Y9_N10
--register power-up is low

UC1_E_src2[9] = DFFEAS(UC1L532, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[9],  , UC1L525, !UC1_R_src2_use_imm);


--UC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25 at LABCELL_X24_Y11_N30
UC1L82_adder_eqn = ( UC1_E_src1[9] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[9]) ) + ( UC1L87 );
UC1L82 = SUM(UC1L82_adder_eqn);

--UC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26 at LABCELL_X24_Y11_N30
UC1L83_adder_eqn = ( UC1_E_src1[9] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[9]) ) + ( UC1L87 );
UC1L83 = CARRY(UC1L83_adder_eqn);


--UC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8] at FF_X21_Y11_N29
--register power-up is low

UC1_E_shift_rot_result[8] = DFFEAS(UC1L458, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[8],  ,  , UC1_E_new_inst);


--UC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8] at FF_X28_Y9_N49
--register power-up is low

UC1_E_src2[8] = DFFEAS(UC1L530, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[8],  , UC1L525, !UC1_R_src2_use_imm);


--UC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29 at LABCELL_X24_Y11_N27
UC1L86_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[8]) ) + ( UC1_E_src1[8] ) + ( UC1L71 );
UC1L86 = SUM(UC1L86_adder_eqn);

--UC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30 at LABCELL_X24_Y11_N27
UC1L87_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[8]) ) + ( UC1_E_src1[8] ) + ( UC1L71 );
UC1L87 = CARRY(UC1L87_adder_eqn);


--UC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12] at FF_X21_Y11_N31
--register power-up is low

UC1_E_shift_rot_result[12] = DFFEAS(UC1L462, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[12],  ,  , UC1_E_new_inst);


--UC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12] at FF_X28_Y9_N52
--register power-up is low

UC1_E_src2[12] = DFFEAS(UC1L538, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[12],  , UC1L525, !UC1_R_src2_use_imm);


--UC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33 at LABCELL_X24_Y11_N39
UC1L90_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[12]) ) + ( UC1_E_src1[12] ) + ( UC1L75 );
UC1L90 = SUM(UC1L90_adder_eqn);

--UC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34 at LABCELL_X24_Y11_N39
UC1L91_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[12]) ) + ( UC1_E_src1[12] ) + ( UC1L75 );
UC1L91 = CARRY(UC1L91_adder_eqn);


--UC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15] at FF_X21_Y11_N44
--register power-up is low

UC1_E_shift_rot_result[15] = DFFEAS(UC1L465, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[15],  ,  , UC1_E_new_inst);


--UC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15] at FF_X28_Y9_N19
--register power-up is low

UC1_E_src2[15] = DFFEAS(UC1L544, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[15],  , UC1L525, !UC1_R_src2_use_imm);


--UC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37 at LABCELL_X24_Y11_N48
UC1L94_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[15]) ) + ( UC1_E_src1[15] ) + ( UC1L99 );
UC1L94 = SUM(UC1L94_adder_eqn);

--UC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38 at LABCELL_X24_Y11_N48
UC1L95_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[15]) ) + ( UC1_E_src1[15] ) + ( UC1L99 );
UC1L95 = CARRY(UC1L95_adder_eqn);


--UC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14] at FF_X21_Y11_N34
--register power-up is low

UC1_E_shift_rot_result[14] = DFFEAS(UC1L464, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[14],  ,  , UC1_E_new_inst);


--UC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14] at FF_X28_Y9_N16
--register power-up is low

UC1_E_src2[14] = DFFEAS(UC1L542, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[14],  , UC1L525, !UC1_R_src2_use_imm);


--UC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41 at LABCELL_X24_Y11_N45
UC1L98_adder_eqn = ( UC1_E_src1[14] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[14]) ) + ( UC1L103 );
UC1L98 = SUM(UC1L98_adder_eqn);

--UC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42 at LABCELL_X24_Y11_N45
UC1L99_adder_eqn = ( UC1_E_src1[14] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[14]) ) + ( UC1L103 );
UC1L99 = CARRY(UC1L99_adder_eqn);


--UC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13] at FF_X21_Y11_N50
--register power-up is low

UC1_E_shift_rot_result[13] = DFFEAS(UC1L463, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[13],  ,  , UC1_E_new_inst);


--UC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13] at FF_X28_Y9_N34
--register power-up is low

UC1_E_src2[13] = DFFEAS(UC1L540, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[13],  , UC1L525, !UC1_R_src2_use_imm);


--UC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45 at LABCELL_X24_Y11_N42
UC1L102_adder_eqn = ( UC1_E_src1[13] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[13]) ) + ( UC1L91 );
UC1L102 = SUM(UC1L102_adder_eqn);

--UC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46 at LABCELL_X24_Y11_N42
UC1L103_adder_eqn = ( UC1_E_src1[13] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[13]) ) + ( UC1L91 );
UC1L103 = CARRY(UC1L103_adder_eqn);


--UC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3] at FF_X21_Y11_N58
--register power-up is low

UC1_E_shift_rot_result[3] = DFFEAS(UC1L453, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[3],  ,  , UC1_E_new_inst);


--UC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49 at LABCELL_X24_Y11_N12
UC1L106_adder_eqn = ( UC1_E_src1[3] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[3]) ) + ( UC1L111 );
UC1L106 = SUM(UC1L106_adder_eqn);

--UC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50 at LABCELL_X24_Y11_N12
UC1L107_adder_eqn = ( UC1_E_src1[3] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[3]) ) + ( UC1L111 );
UC1L107 = CARRY(UC1L107_adder_eqn);


--UC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2] at FF_X21_Y11_N13
--register power-up is low

UC1_E_shift_rot_result[2] = DFFEAS(UC1L452, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[2],  ,  , UC1_E_new_inst);


--UC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53 at LABCELL_X24_Y11_N9
UC1L110_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[2]) ) + ( UC1_E_src1[2] ) + ( UC1L115 );
UC1L110 = SUM(UC1L110_adder_eqn);

--UC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54 at LABCELL_X24_Y11_N9
UC1L111_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[2]) ) + ( UC1_E_src1[2] ) + ( UC1L115 );
UC1L111 = CARRY(UC1L111_adder_eqn);


--UC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st at FF_X24_Y7_N38
--register power-up is low

UC1_R_ctrl_st = DFFEAS(UC1L246, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , !UC1_D_iw[2],  );


--FB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X6_Y2_N44
--register power-up is low

FB1_count[1] = AMPP_FUNCTION(A1L5, FB1_count[0], !N1_clr_reg, !Q1_state[4], GND, FB1L67);


--FB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X6_Y2_N5
--register power-up is low

FB1_td_shift[9] = AMPP_FUNCTION(A1L5, FB1L81, !N1_clr_reg, !Q1_state[4], GND, FB1L67);


--QD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] at FF_X2_Y5_N8
--register power-up is low

QD1_sr[2] = DFFEAS(QD1L60, A1L5,  ,  , QD1L20,  ,  , QD1L19,  );


--CD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] at FF_X4_Y5_N37
--register power-up is low

CD1_break_readreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L48, PD1_jdo[0],  , CD1L49, VCC);


--MD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] at FF_X7_Y5_N53
--register power-up is low

MD1_MonDReg[0] = DFFEAS(MD1L52, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[0],  , MD1L75, !PD1_take_action_ocimem_b);


--UC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0] at FF_X22_Y6_N13
--register power-up is low

UC1_av_ld_byte0_data[0] = DFFEAS(JC1_src_data[0], GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L893, UC1_av_ld_byte1_data[0],  ,  , UC1L973);


--UC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0] at FF_X19_Y11_N40
--register power-up is low

UC1_W_alu_result[0] = DFFEAS(UC1L311, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22] at FF_X21_Y7_N49
--register power-up is low

UC1_D_iw[22] = DFFEAS(UC1L646, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23] at FF_X21_Y7_N10
--register power-up is low

UC1_D_iw[23] = DFFEAS(UC1L647, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24] at FF_X18_Y7_N28
--register power-up is low

UC1_D_iw[24] = DFFEAS(UC1L648, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25] at FF_X18_Y7_N55
--register power-up is low

UC1_D_iw[25] = DFFEAS(UC1L649, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26] at FF_X18_Y7_N52
--register power-up is low

UC1_D_iw[26] = DFFEAS(UC1L650, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12] at FF_X22_Y7_N50
--register power-up is low

UC1_D_iw[12] = DFFEAS(UC1L636, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14] at FF_X22_Y7_N8
--register power-up is low

UC1_D_iw[14] = DFFEAS(UC1L638, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0] at FF_X18_Y7_N49
--register power-up is low

UC1_D_iw[0] = DFFEAS(UC1L624, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2] at FF_X21_Y7_N8
--register power-up is low

UC1_D_iw[2] = DFFEAS(UC1L626, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9] at FF_X18_Y7_N22
--register power-up is low

UC1_D_iw[9] = DFFEAS(UC1L633, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1 at LABCELL_X22_Y9_N9
UC1L2_adder_eqn = ( UC1_F_pc[3] ) + ( GND ) + ( UC1L7 );
UC1L2 = SUM(UC1L2_adder_eqn);

--UC1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2 at LABCELL_X22_Y9_N9
UC1L3_adder_eqn = ( UC1_F_pc[3] ) + ( GND ) + ( UC1L7 );
UC1L3 = CARRY(UC1L3_adder_eqn);


--UC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10] at FF_X18_Y7_N40
--register power-up is low

UC1_D_iw[10] = DFFEAS(UC1L634, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8] at FF_X18_Y7_N37
--register power-up is low

UC1_D_iw[8] = DFFEAS(UC1L632, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5 at LABCELL_X22_Y9_N6
UC1L6_adder_eqn = ( UC1_F_pc[2] ) + ( GND ) + ( UC1L51 );
UC1L6 = SUM(UC1L6_adder_eqn);

--UC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6 at LABCELL_X22_Y9_N6
UC1L7_adder_eqn = ( UC1_F_pc[2] ) + ( GND ) + ( UC1L51 );
UC1L7 = CARRY(UC1L7_adder_eqn);


--UC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9 at LABCELL_X22_Y9_N12
UC1L10_adder_eqn = ( UC1_F_pc[4] ) + ( GND ) + ( UC1L3 );
UC1L10 = SUM(UC1L10_adder_eqn);

--UC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10 at LABCELL_X22_Y9_N12
UC1L11_adder_eqn = ( UC1_F_pc[4] ) + ( GND ) + ( UC1L3 );
UC1L11 = CARRY(UC1L11_adder_eqn);


--UC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13 at LABCELL_X22_Y9_N15
UC1L14_adder_eqn = ( UC1_F_pc[5] ) + ( GND ) + ( UC1L11 );
UC1L14 = SUM(UC1L14_adder_eqn);

--UC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14 at LABCELL_X22_Y9_N15
UC1L15_adder_eqn = ( UC1_F_pc[5] ) + ( GND ) + ( UC1L11 );
UC1L15 = CARRY(UC1L15_adder_eqn);


--UC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17 at LABCELL_X22_Y9_N27
UC1L18_adder_eqn = ( UC1_F_pc[9] ) + ( GND ) + ( UC1L23 );
UC1L18 = SUM(UC1L18_adder_eqn);

--UC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18 at LABCELL_X22_Y9_N27
UC1L19_adder_eqn = ( UC1_F_pc[9] ) + ( GND ) + ( UC1L23 );
UC1L19 = CARRY(UC1L19_adder_eqn);


--UC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17] at FF_X21_Y7_N28
--register power-up is low

UC1_D_iw[17] = DFFEAS(UC1L641, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21 at LABCELL_X22_Y9_N24
UC1L22_adder_eqn = ( UC1_F_pc[8] ) + ( GND ) + ( UC1L27 );
UC1L22 = SUM(UC1L22_adder_eqn);

--UC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22 at LABCELL_X22_Y9_N24
UC1L23_adder_eqn = ( UC1_F_pc[8] ) + ( GND ) + ( UC1L27 );
UC1L23 = CARRY(UC1L23_adder_eqn);


--UC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25 at LABCELL_X22_Y9_N21
UC1L26_adder_eqn = ( UC1_F_pc[7] ) + ( GND ) + ( UC1L31 );
UC1L26 = SUM(UC1L26_adder_eqn);

--UC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26 at LABCELL_X22_Y9_N21
UC1L27_adder_eqn = ( UC1_F_pc[7] ) + ( GND ) + ( UC1L31 );
UC1L27 = CARRY(UC1L27_adder_eqn);


--UC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29 at LABCELL_X22_Y9_N18
UC1L30_adder_eqn = ( UC1_F_pc[6] ) + ( GND ) + ( UC1L15 );
UC1L30 = SUM(UC1L30_adder_eqn);

--UC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30 at LABCELL_X22_Y9_N18
UC1L31_adder_eqn = ( UC1_F_pc[6] ) + ( GND ) + ( UC1L15 );
UC1L31 = CARRY(UC1L31_adder_eqn);


--UC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33 at LABCELL_X22_Y9_N30
UC1L34_adder_eqn = ( UC1_F_pc[10] ) + ( GND ) + ( UC1L19 );
UC1L34 = SUM(UC1L34_adder_eqn);

--UC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34 at LABCELL_X22_Y9_N30
UC1L35_adder_eqn = ( UC1_F_pc[10] ) + ( GND ) + ( UC1L19 );
UC1L35 = CARRY(UC1L35_adder_eqn);


--UC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16] at FF_X21_Y11_N11
--register power-up is low

UC1_E_shift_rot_result[16] = DFFEAS(UC1L466, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[16],  ,  , UC1_E_new_inst);


--UC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37 at LABCELL_X22_Y9_N39
UC1L38_adder_eqn = ( UC1_F_pc[13] ) + ( GND ) + ( UC1L43 );
UC1L38 = SUM(UC1L38_adder_eqn);


--UC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41 at LABCELL_X22_Y9_N36
UC1L42_adder_eqn = ( !UC1_F_pc[12] ) + ( GND ) + ( UC1L47 );
UC1L42 = SUM(UC1L42_adder_eqn);

--UC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42 at LABCELL_X22_Y9_N36
UC1L43_adder_eqn = ( !UC1_F_pc[12] ) + ( GND ) + ( UC1L47 );
UC1L43 = CARRY(UC1L43_adder_eqn);


--UC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45 at LABCELL_X22_Y9_N33
UC1L46_adder_eqn = ( UC1_F_pc[11] ) + ( GND ) + ( UC1L35 );
UC1L46 = SUM(UC1L46_adder_eqn);

--UC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46 at LABCELL_X22_Y9_N33
UC1L47_adder_eqn = ( UC1_F_pc[11] ) + ( GND ) + ( UC1L35 );
UC1L47 = CARRY(UC1L47_adder_eqn);


--UC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49 at LABCELL_X22_Y9_N3
UC1L50_adder_eqn = ( UC1_F_pc[1] ) + ( GND ) + ( UC1L55 );
UC1L50 = SUM(UC1L50_adder_eqn);

--UC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50 at LABCELL_X22_Y9_N3
UC1L51_adder_eqn = ( UC1_F_pc[1] ) + ( GND ) + ( UC1L55 );
UC1L51 = CARRY(UC1L51_adder_eqn);


--UC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7] at FF_X21_Y7_N46
--register power-up is low

UC1_D_iw[7] = DFFEAS(UC1L631, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1] at FF_X21_Y11_N20
--register power-up is low

UC1_E_shift_rot_result[1] = DFFEAS(UC1L451, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[1],  ,  , UC1_E_new_inst);


--UC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53 at LABCELL_X22_Y9_N0
UC1L54_adder_eqn = ( UC1_F_pc[0] ) + ( VCC ) + ( !VCC );
UC1L54 = SUM(UC1L54_adder_eqn);

--UC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54 at LABCELL_X22_Y9_N0
UC1L55_adder_eqn = ( UC1_F_pc[0] ) + ( VCC ) + ( !VCC );
UC1L55 = CARRY(UC1L55_adder_eqn);


--UC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6] at FF_X18_Y7_N31
--register power-up is low

UC1_D_iw[6] = DFFEAS(UC1L630, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57 at LABCELL_X24_Y11_N6
UC1L114_adder_eqn = ( UC1_E_src1[1] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[1]) ) + ( UC1L123 );
UC1L114 = SUM(UC1L114_adder_eqn);

--UC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58 at LABCELL_X24_Y11_N6
UC1L115_adder_eqn = ( UC1_E_src1[1] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[1]) ) + ( UC1L123 );
UC1L115 = CARRY(UC1L115_adder_eqn);


--UC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9] at FF_X22_Y9_N55
--register power-up is low

UC1_F_pc[9] = DFFEAS(UC1L679, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_W_valid,  ,  , UC1_R_ctrl_exception,  );


--UC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10] at FF_X22_Y9_N35
--register power-up is low

UC1_F_pc[10] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_W_valid, UC1L680,  , UC1_R_ctrl_exception, VCC);


--UC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11] at FF_X22_Y9_N8
--register power-up is low

UC1_F_pc[11] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_W_valid, UC1L681,  , UC1_R_ctrl_exception, VCC);


--UC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13] at FF_X22_Y9_N11
--register power-up is low

UC1_F_pc[13] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_W_valid, UC1L683,  , UC1_R_ctrl_exception, VCC);


--UC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1] at FF_X22_Y6_N19
--register power-up is low

UC1_av_ld_byte0_data[1] = DFFEAS(JC1_src_data[1], GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L893, UC1_av_ld_byte1_data[1],  ,  , UC1L973);


--UC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1] at FF_X22_Y11_N46
--register power-up is low

UC1_W_alu_result[1] = DFFEAS(UC1L312, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2] at FF_X22_Y6_N49
--register power-up is low

UC1_av_ld_byte0_data[2] = DFFEAS(JC1_src_data[2], GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L893, UC1_av_ld_byte1_data[2],  ,  , UC1L973);


--UC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3] at FF_X22_Y6_N43
--register power-up is low

UC1_av_ld_byte0_data[3] = DFFEAS(JC1_src_data[3], GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L893, UC1_av_ld_byte1_data[3],  ,  , UC1L973);


--UC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4] at FF_X22_Y6_N25
--register power-up is low

UC1_av_ld_byte0_data[4] = DFFEAS(JC1_src_data[4], GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L893, UC1_av_ld_byte1_data[4],  ,  , UC1L973);


--UC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5] at FF_X19_Y7_N13
--register power-up is low

UC1_av_ld_byte0_data[5] = DFFEAS(JC1_src_data[5], GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L893, UC1_av_ld_byte1_data[5],  ,  , UC1L973);


--UC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6] at FF_X22_Y6_N7
--register power-up is low

UC1_av_ld_byte0_data[6] = DFFEAS(JC1_src_data[6], GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L893, UC1_av_ld_byte1_data[6],  ,  , UC1L973);


--UC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7] at FF_X22_Y6_N1
--register power-up is low

UC1_av_ld_byte0_data[7] = DFFEAS(JC1_src_data[7], GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L893, UC1_av_ld_byte1_data[7],  ,  , UC1L973);


--FB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X6_Y2_N20
--register power-up is low

FB1_count[0] = AMPP_FUNCTION(A1L5, FB1L19, !N1_clr_reg, !Q1_state[4], FB1L67);


--FB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X6_Y2_N26
--register power-up is low

FB1_td_shift[10] = AMPP_FUNCTION(A1L5, A1L6, !N1_clr_reg, !Q1_state[4], GND, FB1L67);


--FB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X6_Y2_N34
--register power-up is low

FB1_count[8] = AMPP_FUNCTION(A1L5, FB1_count[7], !N1_clr_reg, !Q1_state[4], GND, FB1L67);


--QD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] at FF_X2_Y5_N11
--register power-up is low

QD1_sr[3] = DFFEAS(QD1L61, A1L5,  ,  , QD1L20,  ,  , QD1L19,  );


--CD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] at FF_X4_Y5_N40
--register power-up is low

CD1_break_readreg[1] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L48, PD1_jdo[1],  , CD1L49, VCC);


--MD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] at FF_X7_Y5_N43
--register power-up is low

MD1_MonDReg[1] = DFFEAS(MD1L54, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[1],  , MD1L75, !PD1_take_action_ocimem_b);


--YD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X5_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L165, MD1L166, MD1L167, MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, , , MD1L181, MD1L182, MD1L183, MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L198;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L198;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L160, MD1L162);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[0] = YD1_q_a[0]_PORT_A_data_out[0];

--YD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X5_Y5_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L165, MD1L166, MD1L167, MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, , , MD1L181, MD1L182, MD1L183, MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L198;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L198;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L160, MD1L162);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[23] = YD1_q_a[0]_PORT_A_data_out[17];

--YD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X5_Y5_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L165, MD1L166, MD1L167, MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, , , MD1L181, MD1L182, MD1L183, MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L198;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L198;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L160, MD1L162);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[22] = YD1_q_a[0]_PORT_A_data_out[16];

--YD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X5_Y5_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L165, MD1L166, MD1L167, MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, , , MD1L181, MD1L182, MD1L183, MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L198;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L198;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L160, MD1L162);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[21] = YD1_q_a[0]_PORT_A_data_out[15];

--YD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X5_Y5_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L165, MD1L166, MD1L167, MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, , , MD1L181, MD1L182, MD1L183, MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L198;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L198;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L160, MD1L162);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[20] = YD1_q_a[0]_PORT_A_data_out[14];

--YD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X5_Y5_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L165, MD1L166, MD1L167, MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, , , MD1L181, MD1L182, MD1L183, MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L198;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L198;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L160, MD1L162);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[19] = YD1_q_a[0]_PORT_A_data_out[13];

--YD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X5_Y5_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L165, MD1L166, MD1L167, MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, , , MD1L181, MD1L182, MD1L183, MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L198;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L198;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L160, MD1L162);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[18] = YD1_q_a[0]_PORT_A_data_out[12];

--YD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X5_Y5_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L165, MD1L166, MD1L167, MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, , , MD1L181, MD1L182, MD1L183, MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L198;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L198;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L160, MD1L162);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[17] = YD1_q_a[0]_PORT_A_data_out[11];

--YD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X5_Y5_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L165, MD1L166, MD1L167, MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, , , MD1L181, MD1L182, MD1L183, MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L198;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L198;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L160, MD1L162);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[16] = YD1_q_a[0]_PORT_A_data_out[10];

--YD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X5_Y5_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L165, MD1L166, MD1L167, MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, , , MD1L181, MD1L182, MD1L183, MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L198;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L198;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L160, MD1L162);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[7] = YD1_q_a[0]_PORT_A_data_out[7];

--YD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X5_Y5_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L165, MD1L166, MD1L167, MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, , , MD1L181, MD1L182, MD1L183, MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L198;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L198;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L160, MD1L162);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[6] = YD1_q_a[0]_PORT_A_data_out[6];

--YD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X5_Y5_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L165, MD1L166, MD1L167, MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, , , MD1L181, MD1L182, MD1L183, MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L198;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L198;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L160, MD1L162);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[5] = YD1_q_a[0]_PORT_A_data_out[5];

--YD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X5_Y5_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L165, MD1L166, MD1L167, MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, , , MD1L181, MD1L182, MD1L183, MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L198;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L198;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L160, MD1L162);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[4] = YD1_q_a[0]_PORT_A_data_out[4];

--YD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X5_Y5_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L165, MD1L166, MD1L167, MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, , , MD1L181, MD1L182, MD1L183, MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L198;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L198;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L160, MD1L162);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[3] = YD1_q_a[0]_PORT_A_data_out[3];

--YD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X5_Y5_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L165, MD1L166, MD1L167, MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, , , MD1L181, MD1L182, MD1L183, MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L198;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L198;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L160, MD1L162);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[2] = YD1_q_a[0]_PORT_A_data_out[2];

--YD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X5_Y5_N0
YD1_q_a[0]_PORT_A_data_in = BUS(MD1L165, MD1L166, MD1L167, MD1L168, MD1L169, MD1L170, MD1L171, MD1L172, , , MD1L181, MD1L182, MD1L183, MD1L184, MD1L185, MD1L186, MD1L187, MD1L188, , );
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L198;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L198;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = BUS(MD1L160, MD1L162);
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = GLOBAL(A1L23);
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[1] = YD1_q_a[0]_PORT_A_data_out[1];


--UC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4] at FF_X25_Y11_N29
--register power-up is low

UC1_E_shift_rot_cnt[4] = DFFEAS(UC1L193, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src2[4],  ,  , UC1_E_new_inst);


--UC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3] at FF_X25_Y11_N44
--register power-up is low

UC1_E_shift_rot_cnt[3] = DFFEAS(UC1L194, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src2[3],  ,  , UC1_E_new_inst);


--UC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2] at FF_X25_Y11_N41
--register power-up is low

UC1_E_shift_rot_cnt[2] = DFFEAS(UC1L195, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src2[2],  ,  , UC1_E_new_inst);


--UC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1] at FF_X25_Y11_N8
--register power-up is low

UC1_E_shift_rot_cnt[1] = DFFEAS(UC1L196, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src2[1],  ,  , UC1_E_new_inst);


--UC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0] at FF_X23_Y7_N41
--register power-up is low

UC1_E_shift_rot_cnt[0] = DFFEAS(UC1L397, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1L396,  ,  , !UC1_E_new_inst);


--ZD1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[0] at M10K_X38_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[0]_PORT_A_data_in = BUS(XB2L25, XB2L37);
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = Y1L3;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = XB2_src_data[32];
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[0]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[0] = ZD1_q_a[0]_PORT_A_data_out[0];

--ZD1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[1] at M10K_X38_Y6_N0
ZD1_q_a[0]_PORT_A_data_in = BUS(XB2L25, XB2L37);
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = Y1L3;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = XB2_src_data[32];
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[0]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[1] = ZD1_q_a[0]_PORT_A_data_out[1];


--AC1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X15_Y5_N34
--register power-up is low

AC1_av_readdata_pre[0] = DFFEAS(AC1L3, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , QB2_q_b[0],  ,  , U1_read_0);


--EB1_ram_block1a0 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_1_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a0 at M10K_X26_Y6_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 2, Port B Depth: 4096, Port B Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_ram_block1a0_PORT_A_data_in = BUS(UC1_d_writedata[0], UC1_d_writedata[1]);
EB1_ram_block1a0_PORT_A_data_in_reg = DFFE(EB1_ram_block1a0_PORT_A_data_in, EB1_ram_block1a0_clock_0, , , );
EB1_ram_block1a0_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB1_ram_block1a0_PORT_A_address_reg = DFFE(EB1_ram_block1a0_PORT_A_address, EB1_ram_block1a0_clock_0, , , );
EB1_ram_block1a0_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB1_ram_block1a0_PORT_B_address_reg = DFFE(EB1_ram_block1a0_PORT_B_address, EB1_ram_block1a0_clock_0, , , );
EB1_ram_block1a0_PORT_A_write_enable = S1L4;
EB1_ram_block1a0_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a0_PORT_A_write_enable, EB1_ram_block1a0_clock_0, , , );
EB1_ram_block1a0_PORT_B_read_enable = VCC;
EB1_ram_block1a0_PORT_B_read_enable_reg = DFFE(EB1_ram_block1a0_PORT_B_read_enable, EB1_ram_block1a0_clock_0, , , );
EB1_ram_block1a0_clock_0 = GLOBAL(A1L23);
EB1_ram_block1a0_PORT_B_data_out = MEMORY(EB1_ram_block1a0_PORT_A_data_in_reg, , EB1_ram_block1a0_PORT_A_address_reg, EB1_ram_block1a0_PORT_B_address_reg, EB1_ram_block1a0_PORT_A_write_enable_reg, , , EB1_ram_block1a0_PORT_B_read_enable_reg, , , EB1_ram_block1a0_clock_0, , , , , , , );
EB1_ram_block1a0 = EB1_ram_block1a0_PORT_B_data_out[0];

--EB1_ram_block1a1 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_1_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a1 at M10K_X26_Y6_N0
EB1_ram_block1a0_PORT_A_data_in = BUS(UC1_d_writedata[0], UC1_d_writedata[1]);
EB1_ram_block1a0_PORT_A_data_in_reg = DFFE(EB1_ram_block1a0_PORT_A_data_in, EB1_ram_block1a0_clock_0, , , );
EB1_ram_block1a0_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB1_ram_block1a0_PORT_A_address_reg = DFFE(EB1_ram_block1a0_PORT_A_address, EB1_ram_block1a0_clock_0, , , );
EB1_ram_block1a0_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB1_ram_block1a0_PORT_B_address_reg = DFFE(EB1_ram_block1a0_PORT_B_address, EB1_ram_block1a0_clock_0, , , );
EB1_ram_block1a0_PORT_A_write_enable = S1L4;
EB1_ram_block1a0_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a0_PORT_A_write_enable, EB1_ram_block1a0_clock_0, , , );
EB1_ram_block1a0_PORT_B_read_enable = VCC;
EB1_ram_block1a0_PORT_B_read_enable_reg = DFFE(EB1_ram_block1a0_PORT_B_read_enable, EB1_ram_block1a0_clock_0, , , );
EB1_ram_block1a0_clock_0 = GLOBAL(A1L23);
EB1_ram_block1a0_PORT_B_data_out = MEMORY(EB1_ram_block1a0_PORT_A_data_in_reg, , EB1_ram_block1a0_PORT_A_address_reg, EB1_ram_block1a0_PORT_B_address_reg, EB1_ram_block1a0_PORT_A_write_enable_reg, , , EB1_ram_block1a0_PORT_B_read_enable_reg, , , EB1_ram_block1a0_clock_0, , , , , , , );
EB1_ram_block1a1 = EB1_ram_block1a0_PORT_B_data_out[1];


--UC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61 at LABCELL_X24_Y10_N39
UC1L118_adder_eqn = ( UC1_E_alu_sub ) + ( GND ) + ( UC1L127 );
UC1L118 = SUM(UC1L118_adder_eqn);


--UC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1] at FF_X24_Y10_N35
--register power-up is low

UC1_E_src1[1] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC1_q_b[1],  , UC1L511, VCC);


--UC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24] at FF_X24_Y9_N17
--register power-up is low

UC1_E_src2[24] = DFFEAS(UC1L756, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L764,  );


--UC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24] at FF_X24_Y10_N55
--register power-up is low

UC1_E_src1[24] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC1_q_b[24],  , UC1L511, VCC);


--UC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21] at FF_X24_Y9_N46
--register power-up is low

UC1_E_src2[21] = DFFEAS(UC1L753, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L764,  );


--UC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21] at FF_X27_Y10_N16
--register power-up is low

UC1_E_src1[21] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC1_q_b[21],  , UC1L511, VCC);


--UC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20] at FF_X24_Y9_N28
--register power-up is low

UC1_E_src2[20] = DFFEAS(UC1L752, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L764,  );


--UC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20] at FF_X27_Y10_N22
--register power-up is low

UC1_E_src1[20] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC1_q_b[20],  , UC1L511, VCC);


--UC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19] at FF_X24_Y9_N7
--register power-up is low

UC1_E_src2[19] = DFFEAS(UC1L751, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L764,  );


--UC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19] at FF_X27_Y10_N26
--register power-up is low

UC1_E_src1[19] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC1_q_b[19],  , UC1L511, VCC);


--UC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18] at FF_X24_Y9_N1
--register power-up is low

UC1_E_src2[18] = DFFEAS(UC1L750, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L764,  );


--UC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18] at FF_X27_Y10_N35
--register power-up is low

UC1_E_src1[18] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC1_q_b[18],  , UC1L511, VCC);


--UC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17] at FF_X24_Y9_N10
--register power-up is low

UC1_E_src2[17] = DFFEAS(UC1L749, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L764,  );


--UC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17] at FF_X27_Y10_N52
--register power-up is low

UC1_E_src1[17] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC1_q_b[17],  , UC1L511, VCC);


--UC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16] at FF_X24_Y9_N25
--register power-up is low

UC1_E_src2[16] = DFFEAS(UC1L748, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L764,  );


--UC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16] at FF_X27_Y10_N59
--register power-up is low

UC1_E_src1[16] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC1_q_b[16],  , UC1L511, VCC);


--UC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23] at FF_X24_Y9_N19
--register power-up is low

UC1_E_src2[23] = DFFEAS(UC1L755, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L764,  );


--UC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23] at FF_X27_Y10_N32
--register power-up is low

UC1_E_src1[23] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC1_q_b[23],  , UC1L511, VCC);


--UC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22] at FF_X24_Y9_N22
--register power-up is low

UC1_E_src2[22] = DFFEAS(UC1L754, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L764,  );


--UC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22] at FF_X27_Y10_N56
--register power-up is low

UC1_E_src1[22] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC1_q_b[22],  , UC1L511, VCC);


--UC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26] at FF_X24_Y9_N38
--register power-up is low

UC1_E_src2[26] = DFFEAS(UC1L758, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L764,  );


--UC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26] at FF_X27_Y10_N40
--register power-up is low

UC1_E_src1[26] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC1_q_b[26],  , UC1L511, VCC);


--UC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25] at FF_X24_Y9_N40
--register power-up is low

UC1_E_src2[25] = DFFEAS(UC1L757, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L764,  );


--UC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25] at FF_X27_Y10_N29
--register power-up is low

UC1_E_src1[25] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC1_q_b[25],  , UC1L511, VCC);


--UC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28] at FF_X24_Y9_N31
--register power-up is low

UC1_E_src2[28] = DFFEAS(UC1L760, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L764,  );


--UC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28] at FF_X27_Y10_N47
--register power-up is low

UC1_E_src1[28] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC1_q_b[28],  , UC1L511, VCC);


--UC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27] at FF_X24_Y9_N34
--register power-up is low

UC1_E_src2[27] = DFFEAS(UC1L759, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L764,  );


--UC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27] at FF_X27_Y10_N44
--register power-up is low

UC1_E_src1[27] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC1_q_b[27],  , UC1L511, VCC);


--UC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0] at FF_X27_Y10_N5
--register power-up is low

UC1_E_src1[0] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC1_q_b[0],  , UC1L511, VCC);


--UC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31] at FF_X24_Y10_N50
--register power-up is low

UC1_E_src1[31] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC1_q_b[31],  , UC1L511, VCC);


--UC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30] at FF_X24_Y9_N49
--register power-up is low

UC1_E_src2[30] = DFFEAS(UC1L762, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L764,  );


--UC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30] at FF_X24_Y10_N53
--register power-up is low

UC1_E_src1[30] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC1_q_b[30],  , UC1L511, VCC);


--UC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29] at FF_X24_Y9_N44
--register power-up is low

UC1_E_src2[29] = DFFEAS(UC1L761, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L764,  );


--UC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29] at FF_X24_Y10_N47
--register power-up is low

UC1_E_src1[29] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC1_q_b[29],  , UC1L511, VCC);


--UC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg at FF_X18_Y9_N38
--register power-up is low

UC1_W_estatus_reg = DFFEAS(UC1L822, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_E_valid_from_R, UC1_W_status_reg_pie,  ,  , UC1_R_ctrl_exception);


--UC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0] at FF_X22_Y10_N37
--register power-up is low

UC1_E_shift_rot_result[0] = DFFEAS(UC1L450, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[0],  ,  , UC1_E_new_inst);


--UC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65 at LABCELL_X24_Y11_N3
UC1L122_adder_eqn = ( UC1_E_src1[0] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[0]) ) + ( UC1L131 );
UC1L122 = SUM(UC1L122_adder_eqn);

--UC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66 at LABCELL_X24_Y11_N3
UC1L123_adder_eqn = ( UC1_E_src1[0] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[0]) ) + ( UC1L131 );
UC1L123 = CARRY(UC1L123_adder_eqn);


--ZD1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[22] at M10K_X26_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[22]_PORT_A_data_in = BUS(XB2L26, XB2L27);
ZD1_q_a[22]_PORT_A_data_in_reg = DFFE(ZD1_q_a[22]_PORT_A_data_in, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[22]_PORT_A_address_reg = DFFE(ZD1_q_a[22]_PORT_A_address, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[22]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[22]_PORT_A_write_enable, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_PORT_A_read_enable = Y1L3;
ZD1_q_a[22]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[22]_PORT_A_read_enable, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_PORT_A_byte_mask = XB2_src_data[34];
ZD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[22]_PORT_A_byte_mask, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[22]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[22]_PORT_A_data_out = MEMORY(ZD1_q_a[22]_PORT_A_data_in_reg, , ZD1_q_a[22]_PORT_A_address_reg, , ZD1_q_a[22]_PORT_A_write_enable_reg, ZD1_q_a[22]_PORT_A_read_enable_reg, , , ZD1_q_a[22]_PORT_A_byte_mask_reg, , ZD1_q_a[22]_clock_0, , ZD1_q_a[22]_clock_enable_0, , , , , );
ZD1_q_a[22] = ZD1_q_a[22]_PORT_A_data_out[0];

--ZD1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[23] at M10K_X26_Y8_N0
ZD1_q_a[22]_PORT_A_data_in = BUS(XB2L26, XB2L27);
ZD1_q_a[22]_PORT_A_data_in_reg = DFFE(ZD1_q_a[22]_PORT_A_data_in, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[22]_PORT_A_address_reg = DFFE(ZD1_q_a[22]_PORT_A_address, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[22]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[22]_PORT_A_write_enable, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_PORT_A_read_enable = Y1L3;
ZD1_q_a[22]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[22]_PORT_A_read_enable, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_PORT_A_byte_mask = XB2_src_data[34];
ZD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[22]_PORT_A_byte_mask, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[22]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[22]_PORT_A_data_out = MEMORY(ZD1_q_a[22]_PORT_A_data_in_reg, , ZD1_q_a[22]_PORT_A_address_reg, , ZD1_q_a[22]_PORT_A_write_enable_reg, ZD1_q_a[22]_PORT_A_read_enable_reg, , , ZD1_q_a[22]_PORT_A_byte_mask_reg, , ZD1_q_a[22]_clock_0, , ZD1_q_a[22]_clock_enable_0, , , , , );
ZD1_q_a[23] = ZD1_q_a[22]_PORT_A_data_out[1];


--ZD1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[24] at M10K_X41_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[24]_PORT_A_data_in = BUS(XB2L28, XB2L29);
ZD1_q_a[24]_PORT_A_data_in_reg = DFFE(ZD1_q_a[24]_PORT_A_data_in, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[24]_PORT_A_address_reg = DFFE(ZD1_q_a[24]_PORT_A_address, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[24]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[24]_PORT_A_write_enable, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_PORT_A_read_enable = Y1L3;
ZD1_q_a[24]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[24]_PORT_A_read_enable, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_PORT_A_byte_mask = XB2_src_data[35];
ZD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[24]_PORT_A_byte_mask, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[24]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[24]_PORT_A_data_out = MEMORY(ZD1_q_a[24]_PORT_A_data_in_reg, , ZD1_q_a[24]_PORT_A_address_reg, , ZD1_q_a[24]_PORT_A_write_enable_reg, ZD1_q_a[24]_PORT_A_read_enable_reg, , , ZD1_q_a[24]_PORT_A_byte_mask_reg, , ZD1_q_a[24]_clock_0, , ZD1_q_a[24]_clock_enable_0, , , , , );
ZD1_q_a[24] = ZD1_q_a[24]_PORT_A_data_out[0];

--ZD1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[25] at M10K_X41_Y9_N0
ZD1_q_a[24]_PORT_A_data_in = BUS(XB2L28, XB2L29);
ZD1_q_a[24]_PORT_A_data_in_reg = DFFE(ZD1_q_a[24]_PORT_A_data_in, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[24]_PORT_A_address_reg = DFFE(ZD1_q_a[24]_PORT_A_address, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[24]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[24]_PORT_A_write_enable, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_PORT_A_read_enable = Y1L3;
ZD1_q_a[24]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[24]_PORT_A_read_enable, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_PORT_A_byte_mask = XB2_src_data[35];
ZD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[24]_PORT_A_byte_mask, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[24]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[24]_PORT_A_data_out = MEMORY(ZD1_q_a[24]_PORT_A_data_in_reg, , ZD1_q_a[24]_PORT_A_address_reg, , ZD1_q_a[24]_PORT_A_write_enable_reg, ZD1_q_a[24]_PORT_A_read_enable_reg, , , ZD1_q_a[24]_PORT_A_byte_mask_reg, , ZD1_q_a[24]_clock_0, , ZD1_q_a[24]_clock_enable_0, , , , , );
ZD1_q_a[25] = ZD1_q_a[24]_PORT_A_data_out[1];


--ZD1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[26] at M10K_X41_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[26]_PORT_A_data_in = BUS(XB2L30, XB2L52);
ZD1_q_a[26]_PORT_A_data_in_reg = DFFE(ZD1_q_a[26]_PORT_A_data_in, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[26]_PORT_A_address_reg = DFFE(ZD1_q_a[26]_PORT_A_address, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[26]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[26]_PORT_A_write_enable, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_PORT_A_read_enable = Y1L3;
ZD1_q_a[26]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[26]_PORT_A_read_enable, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_PORT_A_byte_mask = XB2_src_data[35];
ZD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[26]_PORT_A_byte_mask, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[26]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[26]_PORT_A_data_out = MEMORY(ZD1_q_a[26]_PORT_A_data_in_reg, , ZD1_q_a[26]_PORT_A_address_reg, , ZD1_q_a[26]_PORT_A_write_enable_reg, ZD1_q_a[26]_PORT_A_read_enable_reg, , , ZD1_q_a[26]_PORT_A_byte_mask_reg, , ZD1_q_a[26]_clock_0, , ZD1_q_a[26]_clock_enable_0, , , , , );
ZD1_q_a[26] = ZD1_q_a[26]_PORT_A_data_out[0];

--ZD1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[27] at M10K_X41_Y10_N0
ZD1_q_a[26]_PORT_A_data_in = BUS(XB2L30, XB2L52);
ZD1_q_a[26]_PORT_A_data_in_reg = DFFE(ZD1_q_a[26]_PORT_A_data_in, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[26]_PORT_A_address_reg = DFFE(ZD1_q_a[26]_PORT_A_address, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[26]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[26]_PORT_A_write_enable, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_PORT_A_read_enable = Y1L3;
ZD1_q_a[26]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[26]_PORT_A_read_enable, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_PORT_A_byte_mask = XB2_src_data[35];
ZD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[26]_PORT_A_byte_mask, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[26]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[26]_PORT_A_data_out = MEMORY(ZD1_q_a[26]_PORT_A_data_in_reg, , ZD1_q_a[26]_PORT_A_address_reg, , ZD1_q_a[26]_PORT_A_write_enable_reg, ZD1_q_a[26]_PORT_A_read_enable_reg, , , ZD1_q_a[26]_PORT_A_byte_mask_reg, , ZD1_q_a[26]_clock_0, , ZD1_q_a[26]_clock_enable_0, , , , , );
ZD1_q_a[27] = ZD1_q_a[26]_PORT_A_data_out[1];


--ZD1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[11] at M10K_X41_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[11]_PORT_A_data_in = BUS(XB2L31, XB2L32);
ZD1_q_a[11]_PORT_A_data_in_reg = DFFE(ZD1_q_a[11]_PORT_A_data_in, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[11]_PORT_A_address_reg = DFFE(ZD1_q_a[11]_PORT_A_address, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[11]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[11]_PORT_A_write_enable, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_PORT_A_read_enable = Y1L3;
ZD1_q_a[11]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[11]_PORT_A_read_enable, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_PORT_A_byte_mask = XB2_src_data[33];
ZD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[11]_PORT_A_byte_mask, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[11]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[11]_PORT_A_data_out = MEMORY(ZD1_q_a[11]_PORT_A_data_in_reg, , ZD1_q_a[11]_PORT_A_address_reg, , ZD1_q_a[11]_PORT_A_write_enable_reg, ZD1_q_a[11]_PORT_A_read_enable_reg, , , ZD1_q_a[11]_PORT_A_byte_mask_reg, , ZD1_q_a[11]_clock_0, , ZD1_q_a[11]_clock_enable_0, , , , , );
ZD1_q_a[11] = ZD1_q_a[11]_PORT_A_data_out[0];

--ZD1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[12] at M10K_X41_Y8_N0
ZD1_q_a[11]_PORT_A_data_in = BUS(XB2L31, XB2L32);
ZD1_q_a[11]_PORT_A_data_in_reg = DFFE(ZD1_q_a[11]_PORT_A_data_in, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[11]_PORT_A_address_reg = DFFE(ZD1_q_a[11]_PORT_A_address, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[11]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[11]_PORT_A_write_enable, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_PORT_A_read_enable = Y1L3;
ZD1_q_a[11]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[11]_PORT_A_read_enable, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_PORT_A_byte_mask = XB2_src_data[33];
ZD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[11]_PORT_A_byte_mask, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[11]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[11]_PORT_A_data_out = MEMORY(ZD1_q_a[11]_PORT_A_data_in_reg, , ZD1_q_a[11]_PORT_A_address_reg, , ZD1_q_a[11]_PORT_A_write_enable_reg, ZD1_q_a[11]_PORT_A_read_enable_reg, , , ZD1_q_a[11]_PORT_A_byte_mask_reg, , ZD1_q_a[11]_clock_0, , ZD1_q_a[11]_clock_enable_0, , , , , );
ZD1_q_a[12] = ZD1_q_a[11]_PORT_A_data_out[1];


--ZD1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[13] at M10K_X41_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[13]_PORT_A_data_in = BUS(XB2L33, XB2L34);
ZD1_q_a[13]_PORT_A_data_in_reg = DFFE(ZD1_q_a[13]_PORT_A_data_in, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[13]_PORT_A_address_reg = DFFE(ZD1_q_a[13]_PORT_A_address, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[13]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[13]_PORT_A_write_enable, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_PORT_A_read_enable = Y1L3;
ZD1_q_a[13]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[13]_PORT_A_read_enable, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_PORT_A_byte_mask = XB2_src_data[33];
ZD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[13]_PORT_A_byte_mask, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[13]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[13]_PORT_A_data_out = MEMORY(ZD1_q_a[13]_PORT_A_data_in_reg, , ZD1_q_a[13]_PORT_A_address_reg, , ZD1_q_a[13]_PORT_A_write_enable_reg, ZD1_q_a[13]_PORT_A_read_enable_reg, , , ZD1_q_a[13]_PORT_A_byte_mask_reg, , ZD1_q_a[13]_clock_0, , ZD1_q_a[13]_clock_enable_0, , , , , );
ZD1_q_a[13] = ZD1_q_a[13]_PORT_A_data_out[0];

--ZD1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[14] at M10K_X41_Y5_N0
ZD1_q_a[13]_PORT_A_data_in = BUS(XB2L33, XB2L34);
ZD1_q_a[13]_PORT_A_data_in_reg = DFFE(ZD1_q_a[13]_PORT_A_data_in, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[13]_PORT_A_address_reg = DFFE(ZD1_q_a[13]_PORT_A_address, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[13]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[13]_PORT_A_write_enable, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_PORT_A_read_enable = Y1L3;
ZD1_q_a[13]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[13]_PORT_A_read_enable, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_PORT_A_byte_mask = XB2_src_data[33];
ZD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[13]_PORT_A_byte_mask, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[13]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[13]_PORT_A_data_out = MEMORY(ZD1_q_a[13]_PORT_A_data_in_reg, , ZD1_q_a[13]_PORT_A_address_reg, , ZD1_q_a[13]_PORT_A_write_enable_reg, ZD1_q_a[13]_PORT_A_read_enable_reg, , , ZD1_q_a[13]_PORT_A_byte_mask_reg, , ZD1_q_a[13]_clock_0, , ZD1_q_a[13]_clock_enable_0, , , , , );
ZD1_q_a[14] = ZD1_q_a[13]_PORT_A_data_out[1];


--ZD1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[16] at M10K_X38_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[16]_PORT_A_data_in = BUS(XB2L36, XB2L45);
ZD1_q_a[16]_PORT_A_data_in_reg = DFFE(ZD1_q_a[16]_PORT_A_data_in, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[16]_PORT_A_address_reg = DFFE(ZD1_q_a[16]_PORT_A_address, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[16]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[16]_PORT_A_write_enable, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_PORT_A_read_enable = Y1L3;
ZD1_q_a[16]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[16]_PORT_A_read_enable, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_PORT_A_byte_mask = XB2_src_data[34];
ZD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[16]_PORT_A_byte_mask, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[16]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[16]_PORT_A_data_out = MEMORY(ZD1_q_a[16]_PORT_A_data_in_reg, , ZD1_q_a[16]_PORT_A_address_reg, , ZD1_q_a[16]_PORT_A_write_enable_reg, ZD1_q_a[16]_PORT_A_read_enable_reg, , , ZD1_q_a[16]_PORT_A_byte_mask_reg, , ZD1_q_a[16]_clock_0, , ZD1_q_a[16]_clock_enable_0, , , , , );
ZD1_q_a[16] = ZD1_q_a[16]_PORT_A_data_out[0];

--ZD1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[17] at M10K_X38_Y10_N0
ZD1_q_a[16]_PORT_A_data_in = BUS(XB2L36, XB2L45);
ZD1_q_a[16]_PORT_A_data_in_reg = DFFE(ZD1_q_a[16]_PORT_A_data_in, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[16]_PORT_A_address_reg = DFFE(ZD1_q_a[16]_PORT_A_address, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[16]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[16]_PORT_A_write_enable, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_PORT_A_read_enable = Y1L3;
ZD1_q_a[16]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[16]_PORT_A_read_enable, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_PORT_A_byte_mask = XB2_src_data[34];
ZD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[16]_PORT_A_byte_mask, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[16]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[16]_PORT_A_data_out = MEMORY(ZD1_q_a[16]_PORT_A_data_in_reg, , ZD1_q_a[16]_PORT_A_address_reg, , ZD1_q_a[16]_PORT_A_write_enable_reg, ZD1_q_a[16]_PORT_A_read_enable_reg, , , ZD1_q_a[16]_PORT_A_byte_mask_reg, , ZD1_q_a[16]_clock_0, , ZD1_q_a[16]_clock_enable_0, , , , , );
ZD1_q_a[17] = ZD1_q_a[16]_PORT_A_data_out[1];


--ZD1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[2] at M10K_X26_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[2]_PORT_A_data_in = BUS(XB2L38, XB2L39);
ZD1_q_a[2]_PORT_A_data_in_reg = DFFE(ZD1_q_a[2]_PORT_A_data_in, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[2]_PORT_A_address_reg = DFFE(ZD1_q_a[2]_PORT_A_address, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[2]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[2]_PORT_A_write_enable, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_PORT_A_read_enable = Y1L3;
ZD1_q_a[2]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[2]_PORT_A_read_enable, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_PORT_A_byte_mask = XB2_src_data[32];
ZD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[2]_PORT_A_byte_mask, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[2]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[2]_PORT_A_data_out = MEMORY(ZD1_q_a[2]_PORT_A_data_in_reg, , ZD1_q_a[2]_PORT_A_address_reg, , ZD1_q_a[2]_PORT_A_write_enable_reg, ZD1_q_a[2]_PORT_A_read_enable_reg, , , ZD1_q_a[2]_PORT_A_byte_mask_reg, , ZD1_q_a[2]_clock_0, , ZD1_q_a[2]_clock_enable_0, , , , , );
ZD1_q_a[2] = ZD1_q_a[2]_PORT_A_data_out[0];

--ZD1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[3] at M10K_X26_Y5_N0
ZD1_q_a[2]_PORT_A_data_in = BUS(XB2L38, XB2L39);
ZD1_q_a[2]_PORT_A_data_in_reg = DFFE(ZD1_q_a[2]_PORT_A_data_in, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[2]_PORT_A_address_reg = DFFE(ZD1_q_a[2]_PORT_A_address, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[2]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[2]_PORT_A_write_enable, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_PORT_A_read_enable = Y1L3;
ZD1_q_a[2]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[2]_PORT_A_read_enable, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_PORT_A_byte_mask = XB2_src_data[32];
ZD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[2]_PORT_A_byte_mask, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[2]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[2]_PORT_A_data_out = MEMORY(ZD1_q_a[2]_PORT_A_data_in_reg, , ZD1_q_a[2]_PORT_A_address_reg, , ZD1_q_a[2]_PORT_A_write_enable_reg, ZD1_q_a[2]_PORT_A_read_enable_reg, , , ZD1_q_a[2]_PORT_A_byte_mask_reg, , ZD1_q_a[2]_clock_0, , ZD1_q_a[2]_clock_enable_0, , , , , );
ZD1_q_a[3] = ZD1_q_a[2]_PORT_A_data_out[1];


--ZD1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[4] at M10K_X38_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[4]_PORT_A_data_in = BUS(XB2L40, XB2L41);
ZD1_q_a[4]_PORT_A_data_in_reg = DFFE(ZD1_q_a[4]_PORT_A_data_in, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[4]_PORT_A_address_reg = DFFE(ZD1_q_a[4]_PORT_A_address, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[4]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[4]_PORT_A_write_enable, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_PORT_A_read_enable = Y1L3;
ZD1_q_a[4]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[4]_PORT_A_read_enable, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_PORT_A_byte_mask = XB2_src_data[32];
ZD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[4]_PORT_A_byte_mask, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[4]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[4]_PORT_A_data_out = MEMORY(ZD1_q_a[4]_PORT_A_data_in_reg, , ZD1_q_a[4]_PORT_A_address_reg, , ZD1_q_a[4]_PORT_A_write_enable_reg, ZD1_q_a[4]_PORT_A_read_enable_reg, , , ZD1_q_a[4]_PORT_A_byte_mask_reg, , ZD1_q_a[4]_clock_0, , ZD1_q_a[4]_clock_enable_0, , , , , );
ZD1_q_a[4] = ZD1_q_a[4]_PORT_A_data_out[0];

--ZD1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[5] at M10K_X38_Y9_N0
ZD1_q_a[4]_PORT_A_data_in = BUS(XB2L40, XB2L41);
ZD1_q_a[4]_PORT_A_data_in_reg = DFFE(ZD1_q_a[4]_PORT_A_data_in, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[4]_PORT_A_address_reg = DFFE(ZD1_q_a[4]_PORT_A_address, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[4]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[4]_PORT_A_write_enable, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_PORT_A_read_enable = Y1L3;
ZD1_q_a[4]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[4]_PORT_A_read_enable, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_PORT_A_byte_mask = XB2_src_data[32];
ZD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[4]_PORT_A_byte_mask, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[4]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[4]_PORT_A_data_out = MEMORY(ZD1_q_a[4]_PORT_A_data_in_reg, , ZD1_q_a[4]_PORT_A_address_reg, , ZD1_q_a[4]_PORT_A_write_enable_reg, ZD1_q_a[4]_PORT_A_read_enable_reg, , , ZD1_q_a[4]_PORT_A_byte_mask_reg, , ZD1_q_a[4]_clock_0, , ZD1_q_a[4]_clock_enable_0, , , , , );
ZD1_q_a[5] = ZD1_q_a[4]_PORT_A_data_out[1];


--ZD1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[9] at M10K_X38_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[9]_PORT_A_data_in = BUS(XB2L42, XB2L35);
ZD1_q_a[9]_PORT_A_data_in_reg = DFFE(ZD1_q_a[9]_PORT_A_data_in, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[9]_PORT_A_address_reg = DFFE(ZD1_q_a[9]_PORT_A_address, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[9]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[9]_PORT_A_write_enable, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_PORT_A_read_enable = Y1L3;
ZD1_q_a[9]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[9]_PORT_A_read_enable, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_PORT_A_byte_mask = XB2_src_data[33];
ZD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[9]_PORT_A_byte_mask, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[9]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[9]_PORT_A_data_out = MEMORY(ZD1_q_a[9]_PORT_A_data_in_reg, , ZD1_q_a[9]_PORT_A_address_reg, , ZD1_q_a[9]_PORT_A_write_enable_reg, ZD1_q_a[9]_PORT_A_read_enable_reg, , , ZD1_q_a[9]_PORT_A_byte_mask_reg, , ZD1_q_a[9]_clock_0, , ZD1_q_a[9]_clock_enable_0, , , , , );
ZD1_q_a[9] = ZD1_q_a[9]_PORT_A_data_out[0];

--ZD1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[15] at M10K_X38_Y5_N0
ZD1_q_a[9]_PORT_A_data_in = BUS(XB2L42, XB2L35);
ZD1_q_a[9]_PORT_A_data_in_reg = DFFE(ZD1_q_a[9]_PORT_A_data_in, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[9]_PORT_A_address_reg = DFFE(ZD1_q_a[9]_PORT_A_address, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[9]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[9]_PORT_A_write_enable, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_PORT_A_read_enable = Y1L3;
ZD1_q_a[9]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[9]_PORT_A_read_enable, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_PORT_A_byte_mask = XB2_src_data[33];
ZD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[9]_PORT_A_byte_mask, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[9]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[9]_PORT_A_data_out = MEMORY(ZD1_q_a[9]_PORT_A_data_in_reg, , ZD1_q_a[9]_PORT_A_address_reg, , ZD1_q_a[9]_PORT_A_write_enable_reg, ZD1_q_a[9]_PORT_A_read_enable_reg, , , ZD1_q_a[9]_PORT_A_byte_mask_reg, , ZD1_q_a[9]_clock_0, , ZD1_q_a[9]_clock_enable_0, , , , , );
ZD1_q_a[15] = ZD1_q_a[9]_PORT_A_data_out[1];


--UC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3] at FF_X16_Y9_N28
--register power-up is low

UC1_F_pc[3] = DFFEAS(UC1L684, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_W_valid, VCC,  ,  , UC1_R_ctrl_exception);


--UC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27] at FF_X18_Y7_N13
--register power-up is low

UC1_D_iw[27] = DFFEAS(UC1L651, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28] at FF_X21_Y7_N13
--register power-up is low

UC1_D_iw[28] = DFFEAS(UC1L652, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29] at FF_X18_Y7_N16
--register power-up is low

UC1_D_iw[29] = DFFEAS(UC1L653, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30] at FF_X18_Y7_N34
--register power-up is low

UC1_D_iw[30] = DFFEAS(UC1L654, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31] at FF_X18_Y7_N43
--register power-up is low

UC1_D_iw[31] = DFFEAS(UC1L655, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--ZD1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[8] at M10K_X38_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[8]_PORT_A_data_in = BUS(XB2L44, XB2L43);
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = Y1L3;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = XB2_src_data[33];
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[8]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[8] = ZD1_q_a[8]_PORT_A_data_out[0];

--ZD1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[10] at M10K_X38_Y8_N0
ZD1_q_a[8]_PORT_A_data_in = BUS(XB2L44, XB2L43);
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = Y1L3;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = XB2_src_data[33];
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[8]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[10] = ZD1_q_a[8]_PORT_A_data_out[1];


--UC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2] at FF_X22_Y9_N14
--register power-up is low

UC1_F_pc[2] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_W_valid, UC1L673,  , UC1_R_ctrl_exception, VCC);


--UC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4] at FF_X22_Y9_N17
--register power-up is low

UC1_F_pc[4] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_W_valid, UC1L674,  , UC1_R_ctrl_exception, VCC);


--UC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5] at FF_X22_Y9_N20
--register power-up is low

UC1_F_pc[5] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_W_valid, UC1L675,  , UC1_R_ctrl_exception, VCC);


--UC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8] at FF_X22_Y9_N23
--register power-up is low

UC1_F_pc[8] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_W_valid, UC1L678,  , UC1_R_ctrl_exception, VCC);


--UC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7] at FF_X22_Y9_N26
--register power-up is low

UC1_F_pc[7] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_W_valid, UC1L677,  , UC1_R_ctrl_exception, VCC);


--UC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6] at FF_X22_Y9_N29
--register power-up is low

UC1_F_pc[6] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_W_valid, UC1L676,  , UC1_R_ctrl_exception, VCC);


--ZD1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[18] at M10K_X41_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[18]_PORT_A_data_in = BUS(XB2L46, XB2L47);
ZD1_q_a[18]_PORT_A_data_in_reg = DFFE(ZD1_q_a[18]_PORT_A_data_in, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[18]_PORT_A_address_reg = DFFE(ZD1_q_a[18]_PORT_A_address, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[18]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[18]_PORT_A_write_enable, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_PORT_A_read_enable = Y1L3;
ZD1_q_a[18]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[18]_PORT_A_read_enable, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_PORT_A_byte_mask = XB2_src_data[34];
ZD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[18]_PORT_A_byte_mask, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[18]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[18]_PORT_A_data_out = MEMORY(ZD1_q_a[18]_PORT_A_data_in_reg, , ZD1_q_a[18]_PORT_A_address_reg, , ZD1_q_a[18]_PORT_A_write_enable_reg, ZD1_q_a[18]_PORT_A_read_enable_reg, , , ZD1_q_a[18]_PORT_A_byte_mask_reg, , ZD1_q_a[18]_clock_0, , ZD1_q_a[18]_clock_enable_0, , , , , );
ZD1_q_a[18] = ZD1_q_a[18]_PORT_A_data_out[0];

--ZD1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[19] at M10K_X41_Y11_N0
ZD1_q_a[18]_PORT_A_data_in = BUS(XB2L46, XB2L47);
ZD1_q_a[18]_PORT_A_data_in_reg = DFFE(ZD1_q_a[18]_PORT_A_data_in, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[18]_PORT_A_address_reg = DFFE(ZD1_q_a[18]_PORT_A_address, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[18]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[18]_PORT_A_write_enable, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_PORT_A_read_enable = Y1L3;
ZD1_q_a[18]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[18]_PORT_A_read_enable, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_PORT_A_byte_mask = XB2_src_data[34];
ZD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[18]_PORT_A_byte_mask, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[18]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[18]_PORT_A_data_out = MEMORY(ZD1_q_a[18]_PORT_A_data_in_reg, , ZD1_q_a[18]_PORT_A_address_reg, , ZD1_q_a[18]_PORT_A_write_enable_reg, ZD1_q_a[18]_PORT_A_read_enable_reg, , , ZD1_q_a[18]_PORT_A_byte_mask_reg, , ZD1_q_a[18]_clock_0, , ZD1_q_a[18]_clock_enable_0, , , , , );
ZD1_q_a[19] = ZD1_q_a[18]_PORT_A_data_out[1];


--UC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17] at FF_X22_Y10_N58
--register power-up is low

UC1_E_shift_rot_result[17] = DFFEAS(UC1L467, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[17],  ,  , UC1_E_new_inst);


--ZD1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[20] at M10K_X38_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[20]_PORT_A_data_in = BUS(XB2L49, XB2L48);
ZD1_q_a[20]_PORT_A_data_in_reg = DFFE(ZD1_q_a[20]_PORT_A_data_in, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[20]_PORT_A_address_reg = DFFE(ZD1_q_a[20]_PORT_A_address, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[20]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[20]_PORT_A_write_enable, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_PORT_A_read_enable = Y1L3;
ZD1_q_a[20]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[20]_PORT_A_read_enable, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_PORT_A_byte_mask = XB2_src_data[34];
ZD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[20]_PORT_A_byte_mask, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[20]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[20]_PORT_A_data_out = MEMORY(ZD1_q_a[20]_PORT_A_data_in_reg, , ZD1_q_a[20]_PORT_A_address_reg, , ZD1_q_a[20]_PORT_A_write_enable_reg, ZD1_q_a[20]_PORT_A_read_enable_reg, , , ZD1_q_a[20]_PORT_A_byte_mask_reg, , ZD1_q_a[20]_clock_0, , ZD1_q_a[20]_clock_enable_0, , , , , );
ZD1_q_a[20] = ZD1_q_a[20]_PORT_A_data_out[0];

--ZD1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[21] at M10K_X38_Y11_N0
ZD1_q_a[20]_PORT_A_data_in = BUS(XB2L49, XB2L48);
ZD1_q_a[20]_PORT_A_data_in_reg = DFFE(ZD1_q_a[20]_PORT_A_data_in, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[20]_PORT_A_address_reg = DFFE(ZD1_q_a[20]_PORT_A_address, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[20]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[20]_PORT_A_write_enable, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_PORT_A_read_enable = Y1L3;
ZD1_q_a[20]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[20]_PORT_A_read_enable, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_PORT_A_byte_mask = XB2_src_data[34];
ZD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[20]_PORT_A_byte_mask, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[20]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[20]_PORT_A_data_out = MEMORY(ZD1_q_a[20]_PORT_A_data_in_reg, , ZD1_q_a[20]_PORT_A_address_reg, , ZD1_q_a[20]_PORT_A_write_enable_reg, ZD1_q_a[20]_PORT_A_read_enable_reg, , , ZD1_q_a[20]_PORT_A_byte_mask_reg, , ZD1_q_a[20]_clock_0, , ZD1_q_a[20]_clock_enable_0, , , , , );
ZD1_q_a[21] = ZD1_q_a[20]_PORT_A_data_out[1];


--UC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1] at FF_X22_Y9_N32
--register power-up is low

UC1_F_pc[1] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_W_valid, UC1L672,  , UC1_R_ctrl_exception, VCC);


--UC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0] at FF_X22_Y9_N58
--register power-up is low

UC1_F_pc[0] = DFFEAS(UC1L671, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_W_valid,  ,  , UC1_R_ctrl_exception,  );


--ZD1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[6] at M10K_X26_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[6]_PORT_A_data_in = BUS(XB2L51, XB2L50);
ZD1_q_a[6]_PORT_A_data_in_reg = DFFE(ZD1_q_a[6]_PORT_A_data_in, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[6]_PORT_A_address_reg = DFFE(ZD1_q_a[6]_PORT_A_address, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[6]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[6]_PORT_A_write_enable, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_PORT_A_read_enable = Y1L3;
ZD1_q_a[6]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[6]_PORT_A_read_enable, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_PORT_A_byte_mask = XB2_src_data[32];
ZD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[6]_PORT_A_byte_mask, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[6]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[6]_PORT_A_data_out = MEMORY(ZD1_q_a[6]_PORT_A_data_in_reg, , ZD1_q_a[6]_PORT_A_address_reg, , ZD1_q_a[6]_PORT_A_write_enable_reg, ZD1_q_a[6]_PORT_A_read_enable_reg, , , ZD1_q_a[6]_PORT_A_byte_mask_reg, , ZD1_q_a[6]_clock_0, , ZD1_q_a[6]_clock_enable_0, , , , , );
ZD1_q_a[6] = ZD1_q_a[6]_PORT_A_data_out[0];

--ZD1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[7] at M10K_X26_Y11_N0
ZD1_q_a[6]_PORT_A_data_in = BUS(XB2L51, XB2L50);
ZD1_q_a[6]_PORT_A_data_in_reg = DFFE(ZD1_q_a[6]_PORT_A_data_in, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[6]_PORT_A_address_reg = DFFE(ZD1_q_a[6]_PORT_A_address, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[6]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[6]_PORT_A_write_enable, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_PORT_A_read_enable = Y1L3;
ZD1_q_a[6]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[6]_PORT_A_read_enable, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_PORT_A_byte_mask = XB2_src_data[32];
ZD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[6]_PORT_A_byte_mask, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[6]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[6]_PORT_A_data_out = MEMORY(ZD1_q_a[6]_PORT_A_data_in_reg, , ZD1_q_a[6]_PORT_A_address_reg, , ZD1_q_a[6]_PORT_A_write_enable_reg, ZD1_q_a[6]_PORT_A_read_enable_reg, , , ZD1_q_a[6]_PORT_A_byte_mask_reg, , ZD1_q_a[6]_clock_0, , ZD1_q_a[6]_clock_enable_0, , , , , );
ZD1_q_a[7] = ZD1_q_a[6]_PORT_A_data_out[1];


--MD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 at LABCELL_X4_Y4_N24
MD1L2_adder_eqn = ( MD1_MonAReg[10] ) + ( VCC ) + ( MD1L8 );
MD1L2 = SUM(MD1L2_adder_eqn);


--AC1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X13_Y6_N5
--register power-up is low

AC1_av_readdata_pre[1] = DFFEAS(AC1L5, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , QB2_q_b[1],  ,  , U1_read_0);


--EB1_ram_block1a2 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_1_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a2 at M10K_X14_Y4_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 2, Port B Depth: 4096, Port B Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_ram_block1a2_PORT_A_data_in = BUS(UC1_d_writedata[2], UC1_d_writedata[3]);
EB1_ram_block1a2_PORT_A_data_in_reg = DFFE(EB1_ram_block1a2_PORT_A_data_in, EB1_ram_block1a2_clock_0, , , );
EB1_ram_block1a2_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB1_ram_block1a2_PORT_A_address_reg = DFFE(EB1_ram_block1a2_PORT_A_address, EB1_ram_block1a2_clock_0, , , );
EB1_ram_block1a2_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB1_ram_block1a2_PORT_B_address_reg = DFFE(EB1_ram_block1a2_PORT_B_address, EB1_ram_block1a2_clock_0, , , );
EB1_ram_block1a2_PORT_A_write_enable = S1L4;
EB1_ram_block1a2_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a2_PORT_A_write_enable, EB1_ram_block1a2_clock_0, , , );
EB1_ram_block1a2_PORT_B_read_enable = VCC;
EB1_ram_block1a2_PORT_B_read_enable_reg = DFFE(EB1_ram_block1a2_PORT_B_read_enable, EB1_ram_block1a2_clock_0, , , );
EB1_ram_block1a2_clock_0 = GLOBAL(A1L23);
EB1_ram_block1a2_PORT_B_data_out = MEMORY(EB1_ram_block1a2_PORT_A_data_in_reg, , EB1_ram_block1a2_PORT_A_address_reg, EB1_ram_block1a2_PORT_B_address_reg, EB1_ram_block1a2_PORT_A_write_enable_reg, , , EB1_ram_block1a2_PORT_B_read_enable_reg, , , EB1_ram_block1a2_clock_0, , , , , , , );
EB1_ram_block1a2 = EB1_ram_block1a2_PORT_B_data_out[0];

--EB1_ram_block1a3 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_1_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a3 at M10K_X14_Y4_N0
EB1_ram_block1a2_PORT_A_data_in = BUS(UC1_d_writedata[2], UC1_d_writedata[3]);
EB1_ram_block1a2_PORT_A_data_in_reg = DFFE(EB1_ram_block1a2_PORT_A_data_in, EB1_ram_block1a2_clock_0, , , );
EB1_ram_block1a2_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB1_ram_block1a2_PORT_A_address_reg = DFFE(EB1_ram_block1a2_PORT_A_address, EB1_ram_block1a2_clock_0, , , );
EB1_ram_block1a2_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB1_ram_block1a2_PORT_B_address_reg = DFFE(EB1_ram_block1a2_PORT_B_address, EB1_ram_block1a2_clock_0, , , );
EB1_ram_block1a2_PORT_A_write_enable = S1L4;
EB1_ram_block1a2_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a2_PORT_A_write_enable, EB1_ram_block1a2_clock_0, , , );
EB1_ram_block1a2_PORT_B_read_enable = VCC;
EB1_ram_block1a2_PORT_B_read_enable_reg = DFFE(EB1_ram_block1a2_PORT_B_read_enable, EB1_ram_block1a2_clock_0, , , );
EB1_ram_block1a2_clock_0 = GLOBAL(A1L23);
EB1_ram_block1a2_PORT_B_data_out = MEMORY(EB1_ram_block1a2_PORT_A_data_in_reg, , EB1_ram_block1a2_PORT_A_address_reg, EB1_ram_block1a2_PORT_B_address_reg, EB1_ram_block1a2_PORT_A_write_enable_reg, , , EB1_ram_block1a2_PORT_B_read_enable_reg, , , EB1_ram_block1a2_clock_0, , , , , , , );
EB1_ram_block1a3 = EB1_ram_block1a2_PORT_B_data_out[1];


--AC1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X16_Y4_N14
--register power-up is low

AC1_av_readdata_pre[2] = DFFEAS(AC1L7, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , QB2_q_b[2],  ,  , U1_read_0);


--AC1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X16_Y4_N44
--register power-up is low

AC1_av_readdata_pre[3] = DFFEAS(AC1L9, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , QB2_q_b[3],  ,  , U1_read_0);


--EB1_ram_block1a4 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_1_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a4 at M10K_X14_Y8_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 2, Port B Depth: 4096, Port B Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_ram_block1a4_PORT_A_data_in = BUS(UC1_d_writedata[4], UC1_d_writedata[5]);
EB1_ram_block1a4_PORT_A_data_in_reg = DFFE(EB1_ram_block1a4_PORT_A_data_in, EB1_ram_block1a4_clock_0, , , );
EB1_ram_block1a4_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB1_ram_block1a4_PORT_A_address_reg = DFFE(EB1_ram_block1a4_PORT_A_address, EB1_ram_block1a4_clock_0, , , );
EB1_ram_block1a4_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB1_ram_block1a4_PORT_B_address_reg = DFFE(EB1_ram_block1a4_PORT_B_address, EB1_ram_block1a4_clock_0, , , );
EB1_ram_block1a4_PORT_A_write_enable = S1L4;
EB1_ram_block1a4_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a4_PORT_A_write_enable, EB1_ram_block1a4_clock_0, , , );
EB1_ram_block1a4_PORT_B_read_enable = VCC;
EB1_ram_block1a4_PORT_B_read_enable_reg = DFFE(EB1_ram_block1a4_PORT_B_read_enable, EB1_ram_block1a4_clock_0, , , );
EB1_ram_block1a4_clock_0 = GLOBAL(A1L23);
EB1_ram_block1a4_PORT_B_data_out = MEMORY(EB1_ram_block1a4_PORT_A_data_in_reg, , EB1_ram_block1a4_PORT_A_address_reg, EB1_ram_block1a4_PORT_B_address_reg, EB1_ram_block1a4_PORT_A_write_enable_reg, , , EB1_ram_block1a4_PORT_B_read_enable_reg, , , EB1_ram_block1a4_clock_0, , , , , , , );
EB1_ram_block1a4 = EB1_ram_block1a4_PORT_B_data_out[0];

--EB1_ram_block1a5 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_1_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a5 at M10K_X14_Y8_N0
EB1_ram_block1a4_PORT_A_data_in = BUS(UC1_d_writedata[4], UC1_d_writedata[5]);
EB1_ram_block1a4_PORT_A_data_in_reg = DFFE(EB1_ram_block1a4_PORT_A_data_in, EB1_ram_block1a4_clock_0, , , );
EB1_ram_block1a4_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB1_ram_block1a4_PORT_A_address_reg = DFFE(EB1_ram_block1a4_PORT_A_address, EB1_ram_block1a4_clock_0, , , );
EB1_ram_block1a4_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB1_ram_block1a4_PORT_B_address_reg = DFFE(EB1_ram_block1a4_PORT_B_address, EB1_ram_block1a4_clock_0, , , );
EB1_ram_block1a4_PORT_A_write_enable = S1L4;
EB1_ram_block1a4_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a4_PORT_A_write_enable, EB1_ram_block1a4_clock_0, , , );
EB1_ram_block1a4_PORT_B_read_enable = VCC;
EB1_ram_block1a4_PORT_B_read_enable_reg = DFFE(EB1_ram_block1a4_PORT_B_read_enable, EB1_ram_block1a4_clock_0, , , );
EB1_ram_block1a4_clock_0 = GLOBAL(A1L23);
EB1_ram_block1a4_PORT_B_data_out = MEMORY(EB1_ram_block1a4_PORT_A_data_in_reg, , EB1_ram_block1a4_PORT_A_address_reg, EB1_ram_block1a4_PORT_B_address_reg, EB1_ram_block1a4_PORT_A_write_enable_reg, , , EB1_ram_block1a4_PORT_B_read_enable_reg, , , EB1_ram_block1a4_clock_0, , , , , , , );
EB1_ram_block1a5 = EB1_ram_block1a4_PORT_B_data_out[1];


--AC1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X16_Y4_N46
--register power-up is low

AC1_av_readdata_pre[4] = DFFEAS(AC1L11, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , QB2_q_b[4],  ,  , U1_read_0);


--AC1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X16_Y4_N5
--register power-up is low

AC1_av_readdata_pre[5] = DFFEAS(AC1L13, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , QB2_q_b[5],  ,  , U1_read_0);


--EB1_ram_block1a6 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_1_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a6 at M10K_X26_Y4_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 2, Port B Depth: 4096, Port B Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_ram_block1a6_PORT_A_data_in = BUS(UC1_d_writedata[6], UC1_d_writedata[7]);
EB1_ram_block1a6_PORT_A_data_in_reg = DFFE(EB1_ram_block1a6_PORT_A_data_in, EB1_ram_block1a6_clock_0, , , );
EB1_ram_block1a6_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB1_ram_block1a6_PORT_A_address_reg = DFFE(EB1_ram_block1a6_PORT_A_address, EB1_ram_block1a6_clock_0, , , );
EB1_ram_block1a6_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB1_ram_block1a6_PORT_B_address_reg = DFFE(EB1_ram_block1a6_PORT_B_address, EB1_ram_block1a6_clock_0, , , );
EB1_ram_block1a6_PORT_A_write_enable = S1L4;
EB1_ram_block1a6_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a6_PORT_A_write_enable, EB1_ram_block1a6_clock_0, , , );
EB1_ram_block1a6_PORT_B_read_enable = VCC;
EB1_ram_block1a6_PORT_B_read_enable_reg = DFFE(EB1_ram_block1a6_PORT_B_read_enable, EB1_ram_block1a6_clock_0, , , );
EB1_ram_block1a6_clock_0 = GLOBAL(A1L23);
EB1_ram_block1a6_PORT_B_data_out = MEMORY(EB1_ram_block1a6_PORT_A_data_in_reg, , EB1_ram_block1a6_PORT_A_address_reg, EB1_ram_block1a6_PORT_B_address_reg, EB1_ram_block1a6_PORT_A_write_enable_reg, , , EB1_ram_block1a6_PORT_B_read_enable_reg, , , EB1_ram_block1a6_clock_0, , , , , , , );
EB1_ram_block1a6 = EB1_ram_block1a6_PORT_B_data_out[0];

--EB1_ram_block1a7 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_1_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a7 at M10K_X26_Y4_N0
EB1_ram_block1a6_PORT_A_data_in = BUS(UC1_d_writedata[6], UC1_d_writedata[7]);
EB1_ram_block1a6_PORT_A_data_in_reg = DFFE(EB1_ram_block1a6_PORT_A_data_in, EB1_ram_block1a6_clock_0, , , );
EB1_ram_block1a6_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB1_ram_block1a6_PORT_A_address_reg = DFFE(EB1_ram_block1a6_PORT_A_address, EB1_ram_block1a6_clock_0, , , );
EB1_ram_block1a6_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB1_ram_block1a6_PORT_B_address_reg = DFFE(EB1_ram_block1a6_PORT_B_address, EB1_ram_block1a6_clock_0, , , );
EB1_ram_block1a6_PORT_A_write_enable = S1L4;
EB1_ram_block1a6_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a6_PORT_A_write_enable, EB1_ram_block1a6_clock_0, , , );
EB1_ram_block1a6_PORT_B_read_enable = VCC;
EB1_ram_block1a6_PORT_B_read_enable_reg = DFFE(EB1_ram_block1a6_PORT_B_read_enable, EB1_ram_block1a6_clock_0, , , );
EB1_ram_block1a6_clock_0 = GLOBAL(A1L23);
EB1_ram_block1a6_PORT_B_data_out = MEMORY(EB1_ram_block1a6_PORT_A_data_in_reg, , EB1_ram_block1a6_PORT_A_address_reg, EB1_ram_block1a6_PORT_B_address_reg, EB1_ram_block1a6_PORT_A_write_enable_reg, , , EB1_ram_block1a6_PORT_B_read_enable_reg, , , EB1_ram_block1a6_clock_0, , , , , , , );
EB1_ram_block1a7 = EB1_ram_block1a6_PORT_B_data_out[1];


--AC1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X16_Y4_N1
--register power-up is low

AC1_av_readdata_pre[6] = DFFEAS(AC1L15, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , QB2_q_b[6],  ,  , U1_read_0);


--AC1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X16_Y4_N11
--register power-up is low

AC1_av_readdata_pre[7] = DFFEAS(AC1L17, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , QB2_q_b[7],  ,  , U1_read_0);


--FB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X6_Y2_N16
--register power-up is low

FB1_count[7] = AMPP_FUNCTION(A1L5, FB1_count[6], !N1_clr_reg, !Q1_state[4], GND, FB1L67);


--QD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] at FF_X2_Y5_N2
--register power-up is low

QD1_sr[4] = DFFEAS(QD1L62, A1L5,  ,  , QD1L20,  ,  , QD1L19,  );


--CD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] at FF_X4_Y5_N31
--register power-up is low

CD1_break_readreg[2] = DFFEAS(CD1L5, GLOBAL(A1L23),  ,  , CD1L48,  ,  , CD1L49,  );


--MD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] at FF_X7_Y5_N46
--register power-up is low

MD1_MonDReg[2] = DFFEAS(MD1L57, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[2],  , MD1L75, !PD1_take_action_ocimem_b);


--MD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] at FF_X4_Y4_N1
--register power-up is low

MD1_MonAReg[2] = DFFEAS(MD1L11, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[26],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] at FF_X4_Y4_N5
--register power-up is low

MD1_MonAReg[3] = DFFEAS(MD1L15, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[27],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] at FF_X4_Y4_N7
--register power-up is low

MD1_MonAReg[4] = DFFEAS(MD1L19, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[28],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] at FF_X4_Y4_N10
--register power-up is low

MD1_MonAReg[5] = DFFEAS(MD1L23, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[29],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] at FF_X4_Y4_N13
--register power-up is low

MD1_MonAReg[6] = DFFEAS(MD1L27, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[30],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] at FF_X4_Y4_N17
--register power-up is low

MD1_MonAReg[7] = DFFEAS(MD1L31, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[31],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] at FF_X4_Y4_N20
--register power-up is low

MD1_MonAReg[8] = DFFEAS(MD1L35, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[32],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] at FF_X4_Y4_N22
--register power-up is low

MD1_MonAReg[9] = DFFEAS(MD1L7, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[33],  ,  , PD1_take_action_ocimem_a);


--QB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X5_Y4_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB2_q_b[0]_PORT_A_data_in = BUS(FB1_wdata[0], FB1_wdata[1], FB1_wdata[2], FB1_wdata[3], FB1_wdata[4], FB1_wdata[5], FB1_wdata[6], FB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
QB2_q_b[0]_PORT_A_data_in_reg = DFFE(QB2_q_b[0]_PORT_A_data_in, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_A_address = BUS(RB4_counter_reg_bit[0], RB4_counter_reg_bit[1], RB4_counter_reg_bit[2], RB4_counter_reg_bit[3], RB4_counter_reg_bit[4], RB4_counter_reg_bit[5]);
QB2_q_b[0]_PORT_A_address_reg = DFFE(QB2_q_b[0]_PORT_A_address, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_address = BUS(RB3_counter_reg_bit[0], RB3_counter_reg_bit[1], RB3_counter_reg_bit[2], RB3_counter_reg_bit[3], RB3_counter_reg_bit[4], RB3_counter_reg_bit[5]);
QB2_q_b[0]_PORT_B_address_reg = DFFE(QB2_q_b[0]_PORT_B_address, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
QB2_q_b[0]_PORT_A_write_enable_reg = DFFE(QB2_q_b[0]_PORT_A_write_enable, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_read_enable = VCC;
QB2_q_b[0]_PORT_B_read_enable_reg = DFFE(QB2_q_b[0]_PORT_B_read_enable, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_clock_0 = GLOBAL(A1L23);
QB2_q_b[0]_clock_1 = GLOBAL(A1L23);
QB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
QB2_q_b[0]_clock_enable_1 = U1L74;
QB2_q_b[0]_PORT_B_data_out = MEMORY(QB2_q_b[0]_PORT_A_data_in_reg, , QB2_q_b[0]_PORT_A_address_reg, QB2_q_b[0]_PORT_B_address_reg, QB2_q_b[0]_PORT_A_write_enable_reg, , , QB2_q_b[0]_PORT_B_read_enable_reg, , , QB2_q_b[0]_clock_0, QB2_q_b[0]_clock_1, QB2_q_b[0]_clock_enable_0, QB2_q_b[0]_clock_enable_1, , , , );
QB2_q_b[0] = QB2_q_b[0]_PORT_B_data_out[0];

--QB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X5_Y4_N0
QB2_q_b[0]_PORT_A_data_in = BUS(FB1_wdata[0], FB1_wdata[1], FB1_wdata[2], FB1_wdata[3], FB1_wdata[4], FB1_wdata[5], FB1_wdata[6], FB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
QB2_q_b[0]_PORT_A_data_in_reg = DFFE(QB2_q_b[0]_PORT_A_data_in, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_A_address = BUS(RB4_counter_reg_bit[0], RB4_counter_reg_bit[1], RB4_counter_reg_bit[2], RB4_counter_reg_bit[3], RB4_counter_reg_bit[4], RB4_counter_reg_bit[5]);
QB2_q_b[0]_PORT_A_address_reg = DFFE(QB2_q_b[0]_PORT_A_address, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_address = BUS(RB3_counter_reg_bit[0], RB3_counter_reg_bit[1], RB3_counter_reg_bit[2], RB3_counter_reg_bit[3], RB3_counter_reg_bit[4], RB3_counter_reg_bit[5]);
QB2_q_b[0]_PORT_B_address_reg = DFFE(QB2_q_b[0]_PORT_B_address, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
QB2_q_b[0]_PORT_A_write_enable_reg = DFFE(QB2_q_b[0]_PORT_A_write_enable, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_read_enable = VCC;
QB2_q_b[0]_PORT_B_read_enable_reg = DFFE(QB2_q_b[0]_PORT_B_read_enable, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_clock_0 = GLOBAL(A1L23);
QB2_q_b[0]_clock_1 = GLOBAL(A1L23);
QB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
QB2_q_b[0]_clock_enable_1 = U1L74;
QB2_q_b[0]_PORT_B_data_out = MEMORY(QB2_q_b[0]_PORT_A_data_in_reg, , QB2_q_b[0]_PORT_A_address_reg, QB2_q_b[0]_PORT_B_address_reg, QB2_q_b[0]_PORT_A_write_enable_reg, , , QB2_q_b[0]_PORT_B_read_enable_reg, , , QB2_q_b[0]_clock_0, QB2_q_b[0]_clock_1, QB2_q_b[0]_clock_enable_0, QB2_q_b[0]_clock_enable_1, , , , );
QB2_q_b[7] = QB2_q_b[0]_PORT_B_data_out[7];

--QB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X5_Y4_N0
QB2_q_b[0]_PORT_A_data_in = BUS(FB1_wdata[0], FB1_wdata[1], FB1_wdata[2], FB1_wdata[3], FB1_wdata[4], FB1_wdata[5], FB1_wdata[6], FB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
QB2_q_b[0]_PORT_A_data_in_reg = DFFE(QB2_q_b[0]_PORT_A_data_in, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_A_address = BUS(RB4_counter_reg_bit[0], RB4_counter_reg_bit[1], RB4_counter_reg_bit[2], RB4_counter_reg_bit[3], RB4_counter_reg_bit[4], RB4_counter_reg_bit[5]);
QB2_q_b[0]_PORT_A_address_reg = DFFE(QB2_q_b[0]_PORT_A_address, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_address = BUS(RB3_counter_reg_bit[0], RB3_counter_reg_bit[1], RB3_counter_reg_bit[2], RB3_counter_reg_bit[3], RB3_counter_reg_bit[4], RB3_counter_reg_bit[5]);
QB2_q_b[0]_PORT_B_address_reg = DFFE(QB2_q_b[0]_PORT_B_address, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
QB2_q_b[0]_PORT_A_write_enable_reg = DFFE(QB2_q_b[0]_PORT_A_write_enable, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_read_enable = VCC;
QB2_q_b[0]_PORT_B_read_enable_reg = DFFE(QB2_q_b[0]_PORT_B_read_enable, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_clock_0 = GLOBAL(A1L23);
QB2_q_b[0]_clock_1 = GLOBAL(A1L23);
QB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
QB2_q_b[0]_clock_enable_1 = U1L74;
QB2_q_b[0]_PORT_B_data_out = MEMORY(QB2_q_b[0]_PORT_A_data_in_reg, , QB2_q_b[0]_PORT_A_address_reg, QB2_q_b[0]_PORT_B_address_reg, QB2_q_b[0]_PORT_A_write_enable_reg, , , QB2_q_b[0]_PORT_B_read_enable_reg, , , QB2_q_b[0]_clock_0, QB2_q_b[0]_clock_1, QB2_q_b[0]_clock_enable_0, QB2_q_b[0]_clock_enable_1, , , , );
QB2_q_b[6] = QB2_q_b[0]_PORT_B_data_out[6];

--QB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X5_Y4_N0
QB2_q_b[0]_PORT_A_data_in = BUS(FB1_wdata[0], FB1_wdata[1], FB1_wdata[2], FB1_wdata[3], FB1_wdata[4], FB1_wdata[5], FB1_wdata[6], FB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
QB2_q_b[0]_PORT_A_data_in_reg = DFFE(QB2_q_b[0]_PORT_A_data_in, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_A_address = BUS(RB4_counter_reg_bit[0], RB4_counter_reg_bit[1], RB4_counter_reg_bit[2], RB4_counter_reg_bit[3], RB4_counter_reg_bit[4], RB4_counter_reg_bit[5]);
QB2_q_b[0]_PORT_A_address_reg = DFFE(QB2_q_b[0]_PORT_A_address, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_address = BUS(RB3_counter_reg_bit[0], RB3_counter_reg_bit[1], RB3_counter_reg_bit[2], RB3_counter_reg_bit[3], RB3_counter_reg_bit[4], RB3_counter_reg_bit[5]);
QB2_q_b[0]_PORT_B_address_reg = DFFE(QB2_q_b[0]_PORT_B_address, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
QB2_q_b[0]_PORT_A_write_enable_reg = DFFE(QB2_q_b[0]_PORT_A_write_enable, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_read_enable = VCC;
QB2_q_b[0]_PORT_B_read_enable_reg = DFFE(QB2_q_b[0]_PORT_B_read_enable, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_clock_0 = GLOBAL(A1L23);
QB2_q_b[0]_clock_1 = GLOBAL(A1L23);
QB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
QB2_q_b[0]_clock_enable_1 = U1L74;
QB2_q_b[0]_PORT_B_data_out = MEMORY(QB2_q_b[0]_PORT_A_data_in_reg, , QB2_q_b[0]_PORT_A_address_reg, QB2_q_b[0]_PORT_B_address_reg, QB2_q_b[0]_PORT_A_write_enable_reg, , , QB2_q_b[0]_PORT_B_read_enable_reg, , , QB2_q_b[0]_clock_0, QB2_q_b[0]_clock_1, QB2_q_b[0]_clock_enable_0, QB2_q_b[0]_clock_enable_1, , , , );
QB2_q_b[5] = QB2_q_b[0]_PORT_B_data_out[5];

--QB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X5_Y4_N0
QB2_q_b[0]_PORT_A_data_in = BUS(FB1_wdata[0], FB1_wdata[1], FB1_wdata[2], FB1_wdata[3], FB1_wdata[4], FB1_wdata[5], FB1_wdata[6], FB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
QB2_q_b[0]_PORT_A_data_in_reg = DFFE(QB2_q_b[0]_PORT_A_data_in, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_A_address = BUS(RB4_counter_reg_bit[0], RB4_counter_reg_bit[1], RB4_counter_reg_bit[2], RB4_counter_reg_bit[3], RB4_counter_reg_bit[4], RB4_counter_reg_bit[5]);
QB2_q_b[0]_PORT_A_address_reg = DFFE(QB2_q_b[0]_PORT_A_address, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_address = BUS(RB3_counter_reg_bit[0], RB3_counter_reg_bit[1], RB3_counter_reg_bit[2], RB3_counter_reg_bit[3], RB3_counter_reg_bit[4], RB3_counter_reg_bit[5]);
QB2_q_b[0]_PORT_B_address_reg = DFFE(QB2_q_b[0]_PORT_B_address, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
QB2_q_b[0]_PORT_A_write_enable_reg = DFFE(QB2_q_b[0]_PORT_A_write_enable, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_read_enable = VCC;
QB2_q_b[0]_PORT_B_read_enable_reg = DFFE(QB2_q_b[0]_PORT_B_read_enable, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_clock_0 = GLOBAL(A1L23);
QB2_q_b[0]_clock_1 = GLOBAL(A1L23);
QB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
QB2_q_b[0]_clock_enable_1 = U1L74;
QB2_q_b[0]_PORT_B_data_out = MEMORY(QB2_q_b[0]_PORT_A_data_in_reg, , QB2_q_b[0]_PORT_A_address_reg, QB2_q_b[0]_PORT_B_address_reg, QB2_q_b[0]_PORT_A_write_enable_reg, , , QB2_q_b[0]_PORT_B_read_enable_reg, , , QB2_q_b[0]_clock_0, QB2_q_b[0]_clock_1, QB2_q_b[0]_clock_enable_0, QB2_q_b[0]_clock_enable_1, , , , );
QB2_q_b[4] = QB2_q_b[0]_PORT_B_data_out[4];

--QB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X5_Y4_N0
QB2_q_b[0]_PORT_A_data_in = BUS(FB1_wdata[0], FB1_wdata[1], FB1_wdata[2], FB1_wdata[3], FB1_wdata[4], FB1_wdata[5], FB1_wdata[6], FB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
QB2_q_b[0]_PORT_A_data_in_reg = DFFE(QB2_q_b[0]_PORT_A_data_in, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_A_address = BUS(RB4_counter_reg_bit[0], RB4_counter_reg_bit[1], RB4_counter_reg_bit[2], RB4_counter_reg_bit[3], RB4_counter_reg_bit[4], RB4_counter_reg_bit[5]);
QB2_q_b[0]_PORT_A_address_reg = DFFE(QB2_q_b[0]_PORT_A_address, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_address = BUS(RB3_counter_reg_bit[0], RB3_counter_reg_bit[1], RB3_counter_reg_bit[2], RB3_counter_reg_bit[3], RB3_counter_reg_bit[4], RB3_counter_reg_bit[5]);
QB2_q_b[0]_PORT_B_address_reg = DFFE(QB2_q_b[0]_PORT_B_address, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
QB2_q_b[0]_PORT_A_write_enable_reg = DFFE(QB2_q_b[0]_PORT_A_write_enable, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_read_enable = VCC;
QB2_q_b[0]_PORT_B_read_enable_reg = DFFE(QB2_q_b[0]_PORT_B_read_enable, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_clock_0 = GLOBAL(A1L23);
QB2_q_b[0]_clock_1 = GLOBAL(A1L23);
QB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
QB2_q_b[0]_clock_enable_1 = U1L74;
QB2_q_b[0]_PORT_B_data_out = MEMORY(QB2_q_b[0]_PORT_A_data_in_reg, , QB2_q_b[0]_PORT_A_address_reg, QB2_q_b[0]_PORT_B_address_reg, QB2_q_b[0]_PORT_A_write_enable_reg, , , QB2_q_b[0]_PORT_B_read_enable_reg, , , QB2_q_b[0]_clock_0, QB2_q_b[0]_clock_1, QB2_q_b[0]_clock_enable_0, QB2_q_b[0]_clock_enable_1, , , , );
QB2_q_b[3] = QB2_q_b[0]_PORT_B_data_out[3];

--QB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X5_Y4_N0
QB2_q_b[0]_PORT_A_data_in = BUS(FB1_wdata[0], FB1_wdata[1], FB1_wdata[2], FB1_wdata[3], FB1_wdata[4], FB1_wdata[5], FB1_wdata[6], FB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
QB2_q_b[0]_PORT_A_data_in_reg = DFFE(QB2_q_b[0]_PORT_A_data_in, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_A_address = BUS(RB4_counter_reg_bit[0], RB4_counter_reg_bit[1], RB4_counter_reg_bit[2], RB4_counter_reg_bit[3], RB4_counter_reg_bit[4], RB4_counter_reg_bit[5]);
QB2_q_b[0]_PORT_A_address_reg = DFFE(QB2_q_b[0]_PORT_A_address, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_address = BUS(RB3_counter_reg_bit[0], RB3_counter_reg_bit[1], RB3_counter_reg_bit[2], RB3_counter_reg_bit[3], RB3_counter_reg_bit[4], RB3_counter_reg_bit[5]);
QB2_q_b[0]_PORT_B_address_reg = DFFE(QB2_q_b[0]_PORT_B_address, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
QB2_q_b[0]_PORT_A_write_enable_reg = DFFE(QB2_q_b[0]_PORT_A_write_enable, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_read_enable = VCC;
QB2_q_b[0]_PORT_B_read_enable_reg = DFFE(QB2_q_b[0]_PORT_B_read_enable, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_clock_0 = GLOBAL(A1L23);
QB2_q_b[0]_clock_1 = GLOBAL(A1L23);
QB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
QB2_q_b[0]_clock_enable_1 = U1L74;
QB2_q_b[0]_PORT_B_data_out = MEMORY(QB2_q_b[0]_PORT_A_data_in_reg, , QB2_q_b[0]_PORT_A_address_reg, QB2_q_b[0]_PORT_B_address_reg, QB2_q_b[0]_PORT_A_write_enable_reg, , , QB2_q_b[0]_PORT_B_read_enable_reg, , , QB2_q_b[0]_clock_0, QB2_q_b[0]_clock_1, QB2_q_b[0]_clock_enable_0, QB2_q_b[0]_clock_enable_1, , , , );
QB2_q_b[2] = QB2_q_b[0]_PORT_B_data_out[2];

--QB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X5_Y4_N0
QB2_q_b[0]_PORT_A_data_in = BUS(FB1_wdata[0], FB1_wdata[1], FB1_wdata[2], FB1_wdata[3], FB1_wdata[4], FB1_wdata[5], FB1_wdata[6], FB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
QB2_q_b[0]_PORT_A_data_in_reg = DFFE(QB2_q_b[0]_PORT_A_data_in, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_A_address = BUS(RB4_counter_reg_bit[0], RB4_counter_reg_bit[1], RB4_counter_reg_bit[2], RB4_counter_reg_bit[3], RB4_counter_reg_bit[4], RB4_counter_reg_bit[5]);
QB2_q_b[0]_PORT_A_address_reg = DFFE(QB2_q_b[0]_PORT_A_address, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_address = BUS(RB3_counter_reg_bit[0], RB3_counter_reg_bit[1], RB3_counter_reg_bit[2], RB3_counter_reg_bit[3], RB3_counter_reg_bit[4], RB3_counter_reg_bit[5]);
QB2_q_b[0]_PORT_B_address_reg = DFFE(QB2_q_b[0]_PORT_B_address, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
QB2_q_b[0]_PORT_A_write_enable_reg = DFFE(QB2_q_b[0]_PORT_A_write_enable, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_read_enable = VCC;
QB2_q_b[0]_PORT_B_read_enable_reg = DFFE(QB2_q_b[0]_PORT_B_read_enable, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_clock_0 = GLOBAL(A1L23);
QB2_q_b[0]_clock_1 = GLOBAL(A1L23);
QB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
QB2_q_b[0]_clock_enable_1 = U1L74;
QB2_q_b[0]_PORT_B_data_out = MEMORY(QB2_q_b[0]_PORT_A_data_in_reg, , QB2_q_b[0]_PORT_A_address_reg, QB2_q_b[0]_PORT_B_address_reg, QB2_q_b[0]_PORT_A_write_enable_reg, , , QB2_q_b[0]_PORT_B_read_enable_reg, , , QB2_q_b[0]_clock_0, QB2_q_b[0]_clock_1, QB2_q_b[0]_clock_enable_0, QB2_q_b[0]_clock_enable_1, , , , );
QB2_q_b[1] = QB2_q_b[0]_PORT_B_data_out[1];


--EB2_ram_block1a0 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_2_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a0 at M10K_X5_Y8_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 2, Port B Depth: 4096, Port B Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB2_ram_block1a0_PORT_A_data_in = BUS(UC1_d_writedata[8], UC1_d_writedata[11]);
EB2_ram_block1a0_PORT_A_data_in_reg = DFFE(EB2_ram_block1a0_PORT_A_data_in, EB2_ram_block1a0_clock_0, , , );
EB2_ram_block1a0_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB2_ram_block1a0_PORT_A_address_reg = DFFE(EB2_ram_block1a0_PORT_A_address, EB2_ram_block1a0_clock_0, , , );
EB2_ram_block1a0_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB2_ram_block1a0_PORT_B_address_reg = DFFE(EB2_ram_block1a0_PORT_B_address, EB2_ram_block1a0_clock_0, , , );
EB2_ram_block1a0_PORT_A_write_enable = AC2_av_writebyteenable[1];
EB2_ram_block1a0_PORT_A_write_enable_reg = DFFE(EB2_ram_block1a0_PORT_A_write_enable, EB2_ram_block1a0_clock_0, , , );
EB2_ram_block1a0_PORT_B_read_enable = VCC;
EB2_ram_block1a0_PORT_B_read_enable_reg = DFFE(EB2_ram_block1a0_PORT_B_read_enable, EB2_ram_block1a0_clock_0, , , );
EB2_ram_block1a0_clock_0 = GLOBAL(A1L23);
EB2_ram_block1a0_PORT_B_data_out = MEMORY(EB2_ram_block1a0_PORT_A_data_in_reg, , EB2_ram_block1a0_PORT_A_address_reg, EB2_ram_block1a0_PORT_B_address_reg, EB2_ram_block1a0_PORT_A_write_enable_reg, , , EB2_ram_block1a0_PORT_B_read_enable_reg, , , EB2_ram_block1a0_clock_0, , , , , , , );
EB2_ram_block1a0 = EB2_ram_block1a0_PORT_B_data_out[0];

--EB2_ram_block1a3 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_2_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a3 at M10K_X5_Y8_N0
EB2_ram_block1a0_PORT_A_data_in = BUS(UC1_d_writedata[8], UC1_d_writedata[11]);
EB2_ram_block1a0_PORT_A_data_in_reg = DFFE(EB2_ram_block1a0_PORT_A_data_in, EB2_ram_block1a0_clock_0, , , );
EB2_ram_block1a0_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB2_ram_block1a0_PORT_A_address_reg = DFFE(EB2_ram_block1a0_PORT_A_address, EB2_ram_block1a0_clock_0, , , );
EB2_ram_block1a0_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB2_ram_block1a0_PORT_B_address_reg = DFFE(EB2_ram_block1a0_PORT_B_address, EB2_ram_block1a0_clock_0, , , );
EB2_ram_block1a0_PORT_A_write_enable = AC2_av_writebyteenable[1];
EB2_ram_block1a0_PORT_A_write_enable_reg = DFFE(EB2_ram_block1a0_PORT_A_write_enable, EB2_ram_block1a0_clock_0, , , );
EB2_ram_block1a0_PORT_B_read_enable = VCC;
EB2_ram_block1a0_PORT_B_read_enable_reg = DFFE(EB2_ram_block1a0_PORT_B_read_enable, EB2_ram_block1a0_clock_0, , , );
EB2_ram_block1a0_clock_0 = GLOBAL(A1L23);
EB2_ram_block1a0_PORT_B_data_out = MEMORY(EB2_ram_block1a0_PORT_A_data_in_reg, , EB2_ram_block1a0_PORT_A_address_reg, EB2_ram_block1a0_PORT_B_address_reg, EB2_ram_block1a0_PORT_A_write_enable_reg, , , EB2_ram_block1a0_PORT_B_read_enable_reg, , , EB2_ram_block1a0_clock_0, , , , , , , );
EB2_ram_block1a3 = EB2_ram_block1a0_PORT_B_data_out[1];


--UC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69 at LABCELL_X24_Y10_N36
UC1L126_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_invert_arith_src_msb $ (UC1_E_src2[31])) ) + ( !UC1_E_invert_arith_src_msb $ (!UC1_E_src1[31]) ) + ( UC1L135 );
UC1L126 = SUM(UC1L126_adder_eqn);

--UC1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70 at LABCELL_X24_Y10_N36
UC1L127_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_invert_arith_src_msb $ (UC1_E_src2[31])) ) + ( !UC1_E_invert_arith_src_msb $ (!UC1_E_src1[31]) ) + ( UC1L135 );
UC1L127 = CARRY(UC1L127_adder_eqn);


--ZC1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y10_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[0] = ZC1_q_b[0]_PORT_B_data_out[0];

--ZC1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[31] = ZC1_q_b[0]_PORT_B_data_out[31];

--ZC1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[30] = ZC1_q_b[0]_PORT_B_data_out[30];

--ZC1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[29] = ZC1_q_b[0]_PORT_B_data_out[29];

--ZC1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[28] = ZC1_q_b[0]_PORT_B_data_out[28];

--ZC1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[27] = ZC1_q_b[0]_PORT_B_data_out[27];

--ZC1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[26] = ZC1_q_b[0]_PORT_B_data_out[26];

--ZC1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[25] = ZC1_q_b[0]_PORT_B_data_out[25];

--ZC1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[24] = ZC1_q_b[0]_PORT_B_data_out[24];

--ZC1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[23] = ZC1_q_b[0]_PORT_B_data_out[23];

--ZC1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[22] = ZC1_q_b[0]_PORT_B_data_out[22];

--ZC1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[21] = ZC1_q_b[0]_PORT_B_data_out[21];

--ZC1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[20] = ZC1_q_b[0]_PORT_B_data_out[20];

--ZC1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[19] = ZC1_q_b[0]_PORT_B_data_out[19];

--ZC1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[18] = ZC1_q_b[0]_PORT_B_data_out[18];

--ZC1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[17] = ZC1_q_b[0]_PORT_B_data_out[17];

--ZC1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[16] = ZC1_q_b[0]_PORT_B_data_out[16];

--ZC1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[15] = ZC1_q_b[0]_PORT_B_data_out[15];

--ZC1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[14] = ZC1_q_b[0]_PORT_B_data_out[14];

--ZC1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[13] = ZC1_q_b[0]_PORT_B_data_out[13];

--ZC1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[12] = ZC1_q_b[0]_PORT_B_data_out[12];

--ZC1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[11] = ZC1_q_b[0]_PORT_B_data_out[11];

--ZC1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[10] = ZC1_q_b[0]_PORT_B_data_out[10];

--ZC1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[9] = ZC1_q_b[0]_PORT_B_data_out[9];

--ZC1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[8] = ZC1_q_b[0]_PORT_B_data_out[8];

--ZC1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[7] = ZC1_q_b[0]_PORT_B_data_out[7];

--ZC1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[6] = ZC1_q_b[0]_PORT_B_data_out[6];

--ZC1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[5] = ZC1_q_b[0]_PORT_B_data_out[5];

--ZC1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[4] = ZC1_q_b[0]_PORT_B_data_out[4];

--ZC1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[3] = ZC1_q_b[0]_PORT_B_data_out[3];

--ZC1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[2] = ZC1_q_b[0]_PORT_B_data_out[2];

--ZC1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y10_N0
ZC1_q_b[0]_PORT_A_data_in = BUS(UC1L833, UC1L837, UC1L838, UC1L839, UC1L840, UC1L841, UC1L842, UC1L843, UC1L844, UC1L845, UC1L846, UC1L847, UC1L848, UC1L849, UC1L850, UC1L851, UC1L852, UC1L853, UC1L854, UC1L855, UC1L856, UC1L857, UC1L858, UC1L859, UC1L860, UC1L861, UC1L862, UC1L863, UC1L864, UC1L865, UC1L866, UC1L867, , , , , , , , );
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_1 = GLOBAL(A1L23);
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[1] = ZC1_q_b[0]_PORT_B_data_out[1];


--UC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31] at FF_X22_Y10_N50
--register power-up is low

UC1_E_shift_rot_result[31] = DFFEAS(UC1L481, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[31],  ,  , UC1_E_new_inst);


--UC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74 at LABCELL_X24_Y11_N0
UC1L131_adder_eqn = ( UC1_E_alu_sub ) + ( VCC ) + ( !VCC );
UC1L131 = CARRY(UC1L131_adder_eqn);


--XC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] at FF_X11_Y5_N49
--register power-up is low

XC1_readdata[22] = DFFEAS(XC1L60, GLOBAL(A1L23),  ,  ,  , YD1_q_a[22],  ,  , !XC1_address[8]);


--UC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22] at FF_X27_Y9_N14
--register power-up is low

UC1_d_writedata[22] = DFFEAS(UC1L1028, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[22],  ,  , UC1L561);


--XC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] at FF_X12_Y7_N4
--register power-up is low

XC1_readdata[23] = DFFEAS(XC1L62, GLOBAL(A1L23),  ,  ,  , YD1_q_a[23],  ,  , !XC1_address[8]);


--UC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23] at FF_X27_Y9_N32
--register power-up is low

UC1_d_writedata[23] = DFFEAS(UC1L1030, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[23],  ,  , UC1L561);


--XC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] at FF_X12_Y7_N59
--register power-up is low

XC1_readdata[24] = DFFEAS(XC1L64, GLOBAL(A1L23),  ,  ,  , YD1_q_a[24],  ,  , !XC1_address[8]);


--XC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] at FF_X12_Y7_N38
--register power-up is low

XC1_readdata[25] = DFFEAS(XC1L66, GLOBAL(A1L23),  ,  ,  , YD1_q_a[25],  ,  , !XC1_address[8]);


--XC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] at FF_X19_Y6_N49
--register power-up is low

XC1_readdata[26] = DFFEAS(XC1L68, GLOBAL(A1L23),  ,  ,  , YD1_q_a[26],  ,  , !XC1_address[8]);


--XC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] at FF_X27_Y7_N13
--register power-up is low

XC1_readdata[11] = DFFEAS(XC1L38, GLOBAL(A1L23),  ,  ,  , YD1_q_a[11],  ,  , !XC1_address[8]);


--UC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11] at FF_X25_Y9_N17
--register power-up is low

UC1_d_writedata[11] = DFFEAS(UC1L1006, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[11],  ,  , UC1L230);


--XC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] at FF_X13_Y5_N49
--register power-up is low

XC1_readdata[12] = DFFEAS(XC1L40, GLOBAL(A1L23),  ,  ,  , YD1_q_a[12],  ,  , !XC1_address[8]);


--UC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12] at FF_X25_Y9_N11
--register power-up is low

UC1_d_writedata[12] = DFFEAS(UC1L1008, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[12],  ,  , UC1L230);


--XC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] at FF_X11_Y5_N22
--register power-up is low

XC1_readdata[13] = DFFEAS(XC1L42, GLOBAL(A1L23),  ,  ,  , YD1_q_a[13],  ,  , !XC1_address[8]);


--UC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13] at FF_X25_Y9_N5
--register power-up is low

UC1_d_writedata[13] = DFFEAS(UC1L1010, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[13],  ,  , UC1L230);


--XC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] at FF_X12_Y7_N43
--register power-up is low

XC1_readdata[14] = DFFEAS(XC1L44, GLOBAL(A1L23),  ,  ,  , YD1_q_a[14],  ,  , !XC1_address[8]);


--UC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14] at FF_X25_Y9_N23
--register power-up is low

UC1_d_writedata[14] = DFFEAS(UC1L1012, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[14],  ,  , UC1L230);


--XC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] at FF_X11_Y5_N13
--register power-up is low

XC1_readdata[15] = DFFEAS(XC1L46, GLOBAL(A1L23),  ,  ,  , YD1_q_a[15],  ,  , !XC1_address[8]);


--UC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15] at FF_X25_Y9_N41
--register power-up is low

UC1_d_writedata[15] = DFFEAS(UC1L1014, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[15],  ,  , UC1L230);


--XC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] at FF_X11_Y5_N31
--register power-up is low

XC1_readdata[16] = DFFEAS(XC1L48, GLOBAL(A1L23),  ,  ,  , YD1_q_a[16],  ,  , !XC1_address[8]);


--UC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16] at FF_X27_Y9_N38
--register power-up is low

UC1_d_writedata[16] = DFFEAS(UC1L1016, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[16],  ,  , UC1L561);


--XC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] at FF_X12_Y4_N25
--register power-up is low

XC1_readdata[2] = DFFEAS(XC1L81, GLOBAL(A1L23),  ,  ,  , YD1_q_a[2],  ,  , !XC1_address[8]);


--XC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] at FF_X12_Y4_N20
--register power-up is low

XC1_readdata[3] = DFFEAS(XC1L82, GLOBAL(A1L23),  ,  ,  , YD1_q_a[3],  ,  , !XC1_address[8]);


--XC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] at FF_X13_Y5_N53
--register power-up is low

XC1_readdata[4] = DFFEAS(XC1L24, GLOBAL(A1L23),  ,  ,  , YD1_q_a[4],  ,  , !XC1_address[8]);


--XC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] at FF_X12_Y7_N14
--register power-up is low

XC1_readdata[5] = DFFEAS(XC1L26, GLOBAL(A1L23),  ,  ,  , YD1_q_a[5],  ,  , !XC1_address[8]);


--XC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] at FF_X11_Y5_N16
--register power-up is low

XC1_readdata[9] = DFFEAS(XC1L34, GLOBAL(A1L23),  ,  ,  , YD1_q_a[9],  ,  , !XC1_address[8]);


--UC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9] at FF_X25_Y9_N59
--register power-up is low

UC1_d_writedata[9] = DFFEAS(UC1L1002, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[9],  ,  , UC1L230);


--ZD1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[28] at M10K_X38_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[28]_PORT_A_data_in = BUS(XB2L53, XB2L54);
ZD1_q_a[28]_PORT_A_data_in_reg = DFFE(ZD1_q_a[28]_PORT_A_data_in, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[28]_PORT_A_address_reg = DFFE(ZD1_q_a[28]_PORT_A_address, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[28]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[28]_PORT_A_write_enable, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_PORT_A_read_enable = Y1L3;
ZD1_q_a[28]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[28]_PORT_A_read_enable, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_PORT_A_byte_mask = XB2_src_data[35];
ZD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[28]_PORT_A_byte_mask, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[28]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[28]_PORT_A_data_out = MEMORY(ZD1_q_a[28]_PORT_A_data_in_reg, , ZD1_q_a[28]_PORT_A_address_reg, , ZD1_q_a[28]_PORT_A_write_enable_reg, ZD1_q_a[28]_PORT_A_read_enable_reg, , , ZD1_q_a[28]_PORT_A_byte_mask_reg, , ZD1_q_a[28]_clock_0, , ZD1_q_a[28]_clock_enable_0, , , , , );
ZD1_q_a[28] = ZD1_q_a[28]_PORT_A_data_out[0];

--ZD1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[29] at M10K_X38_Y7_N0
ZD1_q_a[28]_PORT_A_data_in = BUS(XB2L53, XB2L54);
ZD1_q_a[28]_PORT_A_data_in_reg = DFFE(ZD1_q_a[28]_PORT_A_data_in, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[28]_PORT_A_address_reg = DFFE(ZD1_q_a[28]_PORT_A_address, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[28]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[28]_PORT_A_write_enable, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_PORT_A_read_enable = Y1L3;
ZD1_q_a[28]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[28]_PORT_A_read_enable, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_PORT_A_byte_mask = XB2_src_data[35];
ZD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[28]_PORT_A_byte_mask, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[28]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[28]_PORT_A_data_out = MEMORY(ZD1_q_a[28]_PORT_A_data_in_reg, , ZD1_q_a[28]_PORT_A_address_reg, , ZD1_q_a[28]_PORT_A_write_enable_reg, ZD1_q_a[28]_PORT_A_read_enable_reg, , , ZD1_q_a[28]_PORT_A_byte_mask_reg, , ZD1_q_a[28]_clock_0, , ZD1_q_a[28]_clock_enable_0, , , , , );
ZD1_q_a[29] = ZD1_q_a[28]_PORT_A_data_out[1];


--ZD1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[30] at M10K_X41_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[30]_PORT_A_data_in = BUS(XB2L55, XB2L56);
ZD1_q_a[30]_PORT_A_data_in_reg = DFFE(ZD1_q_a[30]_PORT_A_data_in, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[30]_PORT_A_address_reg = DFFE(ZD1_q_a[30]_PORT_A_address, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[30]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[30]_PORT_A_write_enable, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_PORT_A_read_enable = Y1L3;
ZD1_q_a[30]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[30]_PORT_A_read_enable, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_PORT_A_byte_mask = XB2_src_data[35];
ZD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[30]_PORT_A_byte_mask, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[30]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[30]_PORT_A_data_out = MEMORY(ZD1_q_a[30]_PORT_A_data_in_reg, , ZD1_q_a[30]_PORT_A_address_reg, , ZD1_q_a[30]_PORT_A_write_enable_reg, ZD1_q_a[30]_PORT_A_read_enable_reg, , , ZD1_q_a[30]_PORT_A_byte_mask_reg, , ZD1_q_a[30]_clock_0, , ZD1_q_a[30]_clock_enable_0, , , , , );
ZD1_q_a[30] = ZD1_q_a[30]_PORT_A_data_out[0];

--ZD1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[31] at M10K_X41_Y7_N0
ZD1_q_a[30]_PORT_A_data_in = BUS(XB2L55, XB2L56);
ZD1_q_a[30]_PORT_A_data_in_reg = DFFE(ZD1_q_a[30]_PORT_A_data_in, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_PORT_A_address = BUS(XB2_src_data[38], XB2_src_data[39], XB2_src_data[40], XB2_src_data[41], XB2_src_data[42], XB2_src_data[43], XB2_src_data[44], XB2_src_data[45], XB2_src_data[46], XB2_src_data[47], XB2_src_data[48], XB2_src_data[49]);
ZD1_q_a[30]_PORT_A_address_reg = DFFE(ZD1_q_a[30]_PORT_A_address, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_PORT_A_write_enable = !Y1L3;
ZD1_q_a[30]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[30]_PORT_A_write_enable, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_PORT_A_read_enable = Y1L3;
ZD1_q_a[30]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[30]_PORT_A_read_enable, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_PORT_A_byte_mask = XB2_src_data[35];
ZD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[30]_PORT_A_byte_mask, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_clock_0 = GLOBAL(A1L23);
ZD1_q_a[30]_clock_enable_0 = !AE2_r_early_rst;
ZD1_q_a[30]_PORT_A_data_out = MEMORY(ZD1_q_a[30]_PORT_A_data_in_reg, , ZD1_q_a[30]_PORT_A_address_reg, , ZD1_q_a[30]_PORT_A_write_enable_reg, ZD1_q_a[30]_PORT_A_read_enable_reg, , , ZD1_q_a[30]_PORT_A_byte_mask_reg, , ZD1_q_a[30]_clock_0, , ZD1_q_a[30]_clock_enable_0, , , , , );
ZD1_q_a[31] = ZD1_q_a[30]_PORT_A_data_out[1];


--XC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] at FF_X11_Y5_N38
--register power-up is low

XC1_readdata[10] = DFFEAS(XC1L36, GLOBAL(A1L23),  ,  ,  , YD1_q_a[10],  ,  , !XC1_address[8]);


--UC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10] at FF_X25_Y9_N29
--register power-up is low

UC1_d_writedata[10] = DFFEAS(UC1L1004, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[10],  ,  , UC1L230);


--XC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] at FF_X11_Y5_N46
--register power-up is low

XC1_readdata[8] = DFFEAS(XC1L32, GLOBAL(A1L23),  ,  ,  , YD1_q_a[8],  ,  , !XC1_address[8]);


--UC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8] at FF_X25_Y9_N35
--register power-up is low

UC1_d_writedata[8] = DFFEAS(UC1L1000, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[8],  ,  , UC1L230);


--XC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] at FF_X11_Y5_N40
--register power-up is low

XC1_readdata[17] = DFFEAS(XC1L50, GLOBAL(A1L23),  ,  ,  , YD1_q_a[17],  ,  , !XC1_address[8]);


--UC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17] at FF_X27_Y9_N47
--register power-up is low

UC1_d_writedata[17] = DFFEAS(UC1L1018, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[17],  ,  , UC1L561);


--EB2_ram_block1a1 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_2_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a1 at M10K_X14_Y6_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 2, Port B Depth: 4096, Port B Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB2_ram_block1a1_PORT_A_data_in = BUS(UC1_d_writedata[9], UC1_d_writedata[10]);
EB2_ram_block1a1_PORT_A_data_in_reg = DFFE(EB2_ram_block1a1_PORT_A_data_in, EB2_ram_block1a1_clock_0, , , );
EB2_ram_block1a1_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB2_ram_block1a1_PORT_A_address_reg = DFFE(EB2_ram_block1a1_PORT_A_address, EB2_ram_block1a1_clock_0, , , );
EB2_ram_block1a1_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB2_ram_block1a1_PORT_B_address_reg = DFFE(EB2_ram_block1a1_PORT_B_address, EB2_ram_block1a1_clock_0, , , );
EB2_ram_block1a1_PORT_A_write_enable = AC2_av_writebyteenable[1];
EB2_ram_block1a1_PORT_A_write_enable_reg = DFFE(EB2_ram_block1a1_PORT_A_write_enable, EB2_ram_block1a1_clock_0, , , );
EB2_ram_block1a1_PORT_B_read_enable = VCC;
EB2_ram_block1a1_PORT_B_read_enable_reg = DFFE(EB2_ram_block1a1_PORT_B_read_enable, EB2_ram_block1a1_clock_0, , , );
EB2_ram_block1a1_clock_0 = GLOBAL(A1L23);
EB2_ram_block1a1_PORT_B_data_out = MEMORY(EB2_ram_block1a1_PORT_A_data_in_reg, , EB2_ram_block1a1_PORT_A_address_reg, EB2_ram_block1a1_PORT_B_address_reg, EB2_ram_block1a1_PORT_A_write_enable_reg, , , EB2_ram_block1a1_PORT_B_read_enable_reg, , , EB2_ram_block1a1_clock_0, , , , , , , );
EB2_ram_block1a1 = EB2_ram_block1a1_PORT_B_data_out[0];

--EB2_ram_block1a2 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_2_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a2 at M10K_X14_Y6_N0
EB2_ram_block1a1_PORT_A_data_in = BUS(UC1_d_writedata[9], UC1_d_writedata[10]);
EB2_ram_block1a1_PORT_A_data_in_reg = DFFE(EB2_ram_block1a1_PORT_A_data_in, EB2_ram_block1a1_clock_0, , , );
EB2_ram_block1a1_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB2_ram_block1a1_PORT_A_address_reg = DFFE(EB2_ram_block1a1_PORT_A_address, EB2_ram_block1a1_clock_0, , , );
EB2_ram_block1a1_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB2_ram_block1a1_PORT_B_address_reg = DFFE(EB2_ram_block1a1_PORT_B_address, EB2_ram_block1a1_clock_0, , , );
EB2_ram_block1a1_PORT_A_write_enable = AC2_av_writebyteenable[1];
EB2_ram_block1a1_PORT_A_write_enable_reg = DFFE(EB2_ram_block1a1_PORT_A_write_enable, EB2_ram_block1a1_clock_0, , , );
EB2_ram_block1a1_PORT_B_read_enable = VCC;
EB2_ram_block1a1_PORT_B_read_enable_reg = DFFE(EB2_ram_block1a1_PORT_B_read_enable, EB2_ram_block1a1_clock_0, , , );
EB2_ram_block1a1_clock_0 = GLOBAL(A1L23);
EB2_ram_block1a1_PORT_B_data_out = MEMORY(EB2_ram_block1a1_PORT_A_data_in_reg, , EB2_ram_block1a1_PORT_A_address_reg, EB2_ram_block1a1_PORT_B_address_reg, EB2_ram_block1a1_PORT_A_write_enable_reg, , , EB2_ram_block1a1_PORT_B_read_enable_reg, , , EB2_ram_block1a1_clock_0, , , , , , , );
EB2_ram_block1a2 = EB2_ram_block1a1_PORT_B_data_out[1];


--EB2_ram_block1a4 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_2_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a4 at M10K_X14_Y10_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 2, Port B Depth: 4096, Port B Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB2_ram_block1a4_PORT_A_data_in = BUS(UC1_d_writedata[12], UC1_d_writedata[15]);
EB2_ram_block1a4_PORT_A_data_in_reg = DFFE(EB2_ram_block1a4_PORT_A_data_in, EB2_ram_block1a4_clock_0, , , );
EB2_ram_block1a4_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB2_ram_block1a4_PORT_A_address_reg = DFFE(EB2_ram_block1a4_PORT_A_address, EB2_ram_block1a4_clock_0, , , );
EB2_ram_block1a4_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB2_ram_block1a4_PORT_B_address_reg = DFFE(EB2_ram_block1a4_PORT_B_address, EB2_ram_block1a4_clock_0, , , );
EB2_ram_block1a4_PORT_A_write_enable = AC2_av_writebyteenable[1];
EB2_ram_block1a4_PORT_A_write_enable_reg = DFFE(EB2_ram_block1a4_PORT_A_write_enable, EB2_ram_block1a4_clock_0, , , );
EB2_ram_block1a4_PORT_B_read_enable = VCC;
EB2_ram_block1a4_PORT_B_read_enable_reg = DFFE(EB2_ram_block1a4_PORT_B_read_enable, EB2_ram_block1a4_clock_0, , , );
EB2_ram_block1a4_clock_0 = GLOBAL(A1L23);
EB2_ram_block1a4_PORT_B_data_out = MEMORY(EB2_ram_block1a4_PORT_A_data_in_reg, , EB2_ram_block1a4_PORT_A_address_reg, EB2_ram_block1a4_PORT_B_address_reg, EB2_ram_block1a4_PORT_A_write_enable_reg, , , EB2_ram_block1a4_PORT_B_read_enable_reg, , , EB2_ram_block1a4_clock_0, , , , , , , );
EB2_ram_block1a4 = EB2_ram_block1a4_PORT_B_data_out[0];

--EB2_ram_block1a7 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_2_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a7 at M10K_X14_Y10_N0
EB2_ram_block1a4_PORT_A_data_in = BUS(UC1_d_writedata[12], UC1_d_writedata[15]);
EB2_ram_block1a4_PORT_A_data_in_reg = DFFE(EB2_ram_block1a4_PORT_A_data_in, EB2_ram_block1a4_clock_0, , , );
EB2_ram_block1a4_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB2_ram_block1a4_PORT_A_address_reg = DFFE(EB2_ram_block1a4_PORT_A_address, EB2_ram_block1a4_clock_0, , , );
EB2_ram_block1a4_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB2_ram_block1a4_PORT_B_address_reg = DFFE(EB2_ram_block1a4_PORT_B_address, EB2_ram_block1a4_clock_0, , , );
EB2_ram_block1a4_PORT_A_write_enable = AC2_av_writebyteenable[1];
EB2_ram_block1a4_PORT_A_write_enable_reg = DFFE(EB2_ram_block1a4_PORT_A_write_enable, EB2_ram_block1a4_clock_0, , , );
EB2_ram_block1a4_PORT_B_read_enable = VCC;
EB2_ram_block1a4_PORT_B_read_enable_reg = DFFE(EB2_ram_block1a4_PORT_B_read_enable, EB2_ram_block1a4_clock_0, , , );
EB2_ram_block1a4_clock_0 = GLOBAL(A1L23);
EB2_ram_block1a4_PORT_B_data_out = MEMORY(EB2_ram_block1a4_PORT_A_data_in_reg, , EB2_ram_block1a4_PORT_A_address_reg, EB2_ram_block1a4_PORT_B_address_reg, EB2_ram_block1a4_PORT_A_write_enable_reg, , , EB2_ram_block1a4_PORT_B_read_enable_reg, , , EB2_ram_block1a4_clock_0, , , , , , , );
EB2_ram_block1a7 = EB2_ram_block1a4_PORT_B_data_out[1];


--XC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] at FF_X12_Y7_N41
--register power-up is low

XC1_readdata[18] = DFFEAS(XC1L52, GLOBAL(A1L23),  ,  ,  , YD1_q_a[18],  ,  , !XC1_address[8]);


--UC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18] at FF_X27_Y9_N26
--register power-up is low

UC1_d_writedata[18] = DFFEAS(UC1L1020, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[18],  ,  , UC1L561);


--UC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18] at FF_X22_Y10_N55
--register power-up is low

UC1_E_shift_rot_result[18] = DFFEAS(UC1L468, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[18],  ,  , UC1_E_new_inst);


--XC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] at FF_X16_Y7_N5
--register power-up is low

XC1_readdata[19] = DFFEAS(XC1L54, GLOBAL(A1L23),  ,  ,  , YD1_q_a[19],  ,  , !XC1_address[8]);


--UC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19] at FF_X27_Y9_N29
--register power-up is low

UC1_d_writedata[19] = DFFEAS(UC1L1022, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[19],  ,  , UC1L561);


--XC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] at FF_X11_Y5_N26
--register power-up is low

XC1_readdata[21] = DFFEAS(XC1L58, GLOBAL(A1L23),  ,  ,  , YD1_q_a[21],  ,  , !XC1_address[8]);


--UC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21] at FF_X27_Y9_N8
--register power-up is low

UC1_d_writedata[21] = DFFEAS(UC1L1026, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[21],  ,  , UC1L561);


--XC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] at FF_X11_Y5_N28
--register power-up is low

XC1_readdata[20] = DFFEAS(XC1L56, GLOBAL(A1L23),  ,  ,  , YD1_q_a[20],  ,  , !XC1_address[8]);


--UC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20] at FF_X27_Y9_N53
--register power-up is low

UC1_d_writedata[20] = DFFEAS(UC1L1024, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[20],  ,  , UC1L561);


--EB2_ram_block1a5 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_2_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a5 at M10K_X5_Y6_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 2, Port B Depth: 4096, Port B Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB2_ram_block1a5_PORT_A_data_in = BUS(UC1_d_writedata[13], UC1_d_writedata[14]);
EB2_ram_block1a5_PORT_A_data_in_reg = DFFE(EB2_ram_block1a5_PORT_A_data_in, EB2_ram_block1a5_clock_0, , , );
EB2_ram_block1a5_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB2_ram_block1a5_PORT_A_address_reg = DFFE(EB2_ram_block1a5_PORT_A_address, EB2_ram_block1a5_clock_0, , , );
EB2_ram_block1a5_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB2_ram_block1a5_PORT_B_address_reg = DFFE(EB2_ram_block1a5_PORT_B_address, EB2_ram_block1a5_clock_0, , , );
EB2_ram_block1a5_PORT_A_write_enable = AC2_av_writebyteenable[1];
EB2_ram_block1a5_PORT_A_write_enable_reg = DFFE(EB2_ram_block1a5_PORT_A_write_enable, EB2_ram_block1a5_clock_0, , , );
EB2_ram_block1a5_PORT_B_read_enable = VCC;
EB2_ram_block1a5_PORT_B_read_enable_reg = DFFE(EB2_ram_block1a5_PORT_B_read_enable, EB2_ram_block1a5_clock_0, , , );
EB2_ram_block1a5_clock_0 = GLOBAL(A1L23);
EB2_ram_block1a5_PORT_B_data_out = MEMORY(EB2_ram_block1a5_PORT_A_data_in_reg, , EB2_ram_block1a5_PORT_A_address_reg, EB2_ram_block1a5_PORT_B_address_reg, EB2_ram_block1a5_PORT_A_write_enable_reg, , , EB2_ram_block1a5_PORT_B_read_enable_reg, , , EB2_ram_block1a5_clock_0, , , , , , , );
EB2_ram_block1a5 = EB2_ram_block1a5_PORT_B_data_out[0];

--EB2_ram_block1a6 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_2_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a6 at M10K_X5_Y6_N0
EB2_ram_block1a5_PORT_A_data_in = BUS(UC1_d_writedata[13], UC1_d_writedata[14]);
EB2_ram_block1a5_PORT_A_data_in_reg = DFFE(EB2_ram_block1a5_PORT_A_data_in, EB2_ram_block1a5_clock_0, , , );
EB2_ram_block1a5_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB2_ram_block1a5_PORT_A_address_reg = DFFE(EB2_ram_block1a5_PORT_A_address, EB2_ram_block1a5_clock_0, , , );
EB2_ram_block1a5_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB2_ram_block1a5_PORT_B_address_reg = DFFE(EB2_ram_block1a5_PORT_B_address, EB2_ram_block1a5_clock_0, , , );
EB2_ram_block1a5_PORT_A_write_enable = AC2_av_writebyteenable[1];
EB2_ram_block1a5_PORT_A_write_enable_reg = DFFE(EB2_ram_block1a5_PORT_A_write_enable, EB2_ram_block1a5_clock_0, , , );
EB2_ram_block1a5_PORT_B_read_enable = VCC;
EB2_ram_block1a5_PORT_B_read_enable_reg = DFFE(EB2_ram_block1a5_PORT_B_read_enable, EB2_ram_block1a5_clock_0, , , );
EB2_ram_block1a5_clock_0 = GLOBAL(A1L23);
EB2_ram_block1a5_PORT_B_data_out = MEMORY(EB2_ram_block1a5_PORT_A_data_in_reg, , EB2_ram_block1a5_PORT_A_address_reg, EB2_ram_block1a5_PORT_B_address_reg, EB2_ram_block1a5_PORT_A_write_enable_reg, , , EB2_ram_block1a5_PORT_B_read_enable_reg, , , EB2_ram_block1a5_clock_0, , , , , , , );
EB2_ram_block1a6 = EB2_ram_block1a5_PORT_B_data_out[1];


--XC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] at FF_X11_Y5_N34
--register power-up is low

XC1_readdata[7] = DFFEAS(XC1L30, GLOBAL(A1L23),  ,  ,  , YD1_q_a[7],  ,  , !XC1_address[8]);


--XC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] at FF_X13_Y5_N35
--register power-up is low

XC1_readdata[6] = DFFEAS(XC1L28, GLOBAL(A1L23),  ,  ,  , YD1_q_a[6],  ,  , !XC1_address[8]);


--QD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] at FF_X3_Y5_N29
--register power-up is low

QD1_sr[17] = DFFEAS(QD1L66, A1L5,  ,  , QD1L32,  ,  , QD1L31,  );


--MD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] at FF_X4_Y4_N44
--register power-up is low

MD1_MonAReg[10] = DFFEAS(MD1L3, GLOBAL(A1L23),  ,  , PD1L69, PD1_jdo[17],  ,  , PD1_take_action_ocimem_a);


--MD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 at LABCELL_X4_Y4_N21
MD1L7_adder_eqn = ( MD1_MonAReg[9] ) + ( GND ) + ( MD1L36 );
MD1L7 = SUM(MD1L7_adder_eqn);

--MD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 at LABCELL_X4_Y4_N21
MD1L8_adder_eqn = ( MD1_MonAReg[9] ) + ( GND ) + ( MD1L36 );
MD1L8 = CARRY(MD1L8_adder_eqn);


--FB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X14_Y3_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
FB1_rdata[0] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, FB1L27, U1L85, U1_fifo_wr, AE2_r_sync_rst, UC1_d_writedata[0], RB2_counter_reg_bit[0], RB2_counter_reg_bit[1], RB2_counter_reg_bit[2], RB2_counter_reg_bit[3], RB2_counter_reg_bit[4], RB2_counter_reg_bit[5], RB1_counter_reg_bit[0], RB1_counter_reg_bit[1], RB1_counter_reg_bit[2], RB1_counter_reg_bit[3], RB1_counter_reg_bit[4], RB1_counter_reg_bit[5], GND, GND, GND, GND, UC1_d_writedata[1], UC1_d_writedata[2], UC1_d_writedata[3], UC1_d_writedata[4], UC1_d_writedata[5], UC1_d_writedata[6], UC1_d_writedata[7]);

--FB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X14_Y3_N0
FB1_rdata[7] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, FB1L27, U1L85, U1_fifo_wr, AE2_r_sync_rst, UC1_d_writedata[0], RB2_counter_reg_bit[0], RB2_counter_reg_bit[1], RB2_counter_reg_bit[2], RB2_counter_reg_bit[3], RB2_counter_reg_bit[4], RB2_counter_reg_bit[5], RB1_counter_reg_bit[0], RB1_counter_reg_bit[1], RB1_counter_reg_bit[2], RB1_counter_reg_bit[3], RB1_counter_reg_bit[4], RB1_counter_reg_bit[5], GND, GND, GND, GND, UC1_d_writedata[1], UC1_d_writedata[2], UC1_d_writedata[3], UC1_d_writedata[4], UC1_d_writedata[5], UC1_d_writedata[6], UC1_d_writedata[7]);

--FB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X14_Y3_N0
FB1_rdata[6] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, FB1L27, U1L85, U1_fifo_wr, AE2_r_sync_rst, UC1_d_writedata[0], RB2_counter_reg_bit[0], RB2_counter_reg_bit[1], RB2_counter_reg_bit[2], RB2_counter_reg_bit[3], RB2_counter_reg_bit[4], RB2_counter_reg_bit[5], RB1_counter_reg_bit[0], RB1_counter_reg_bit[1], RB1_counter_reg_bit[2], RB1_counter_reg_bit[3], RB1_counter_reg_bit[4], RB1_counter_reg_bit[5], GND, GND, GND, GND, UC1_d_writedata[1], UC1_d_writedata[2], UC1_d_writedata[3], UC1_d_writedata[4], UC1_d_writedata[5], UC1_d_writedata[6], UC1_d_writedata[7]);

--FB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X14_Y3_N0
FB1_rdata[5] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, FB1L27, U1L85, U1_fifo_wr, AE2_r_sync_rst, UC1_d_writedata[0], RB2_counter_reg_bit[0], RB2_counter_reg_bit[1], RB2_counter_reg_bit[2], RB2_counter_reg_bit[3], RB2_counter_reg_bit[4], RB2_counter_reg_bit[5], RB1_counter_reg_bit[0], RB1_counter_reg_bit[1], RB1_counter_reg_bit[2], RB1_counter_reg_bit[3], RB1_counter_reg_bit[4], RB1_counter_reg_bit[5], GND, GND, GND, GND, UC1_d_writedata[1], UC1_d_writedata[2], UC1_d_writedata[3], UC1_d_writedata[4], UC1_d_writedata[5], UC1_d_writedata[6], UC1_d_writedata[7]);

--FB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X14_Y3_N0
FB1_rdata[4] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, FB1L27, U1L85, U1_fifo_wr, AE2_r_sync_rst, UC1_d_writedata[0], RB2_counter_reg_bit[0], RB2_counter_reg_bit[1], RB2_counter_reg_bit[2], RB2_counter_reg_bit[3], RB2_counter_reg_bit[4], RB2_counter_reg_bit[5], RB1_counter_reg_bit[0], RB1_counter_reg_bit[1], RB1_counter_reg_bit[2], RB1_counter_reg_bit[3], RB1_counter_reg_bit[4], RB1_counter_reg_bit[5], GND, GND, GND, GND, UC1_d_writedata[1], UC1_d_writedata[2], UC1_d_writedata[3], UC1_d_writedata[4], UC1_d_writedata[5], UC1_d_writedata[6], UC1_d_writedata[7]);

--FB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X14_Y3_N0
FB1_rdata[3] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, FB1L27, U1L85, U1_fifo_wr, AE2_r_sync_rst, UC1_d_writedata[0], RB2_counter_reg_bit[0], RB2_counter_reg_bit[1], RB2_counter_reg_bit[2], RB2_counter_reg_bit[3], RB2_counter_reg_bit[4], RB2_counter_reg_bit[5], RB1_counter_reg_bit[0], RB1_counter_reg_bit[1], RB1_counter_reg_bit[2], RB1_counter_reg_bit[3], RB1_counter_reg_bit[4], RB1_counter_reg_bit[5], GND, GND, GND, GND, UC1_d_writedata[1], UC1_d_writedata[2], UC1_d_writedata[3], UC1_d_writedata[4], UC1_d_writedata[5], UC1_d_writedata[6], UC1_d_writedata[7]);

--FB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X14_Y3_N0
FB1_rdata[2] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, FB1L27, U1L85, U1_fifo_wr, AE2_r_sync_rst, UC1_d_writedata[0], RB2_counter_reg_bit[0], RB2_counter_reg_bit[1], RB2_counter_reg_bit[2], RB2_counter_reg_bit[3], RB2_counter_reg_bit[4], RB2_counter_reg_bit[5], RB1_counter_reg_bit[0], RB1_counter_reg_bit[1], RB1_counter_reg_bit[2], RB1_counter_reg_bit[3], RB1_counter_reg_bit[4], RB1_counter_reg_bit[5], GND, GND, GND, GND, UC1_d_writedata[1], UC1_d_writedata[2], UC1_d_writedata[3], UC1_d_writedata[4], UC1_d_writedata[5], UC1_d_writedata[6], UC1_d_writedata[7]);

--FB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X14_Y3_N0
FB1_rdata[1] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L23, A1L23, FB1L27, U1L85, U1_fifo_wr, AE2_r_sync_rst, UC1_d_writedata[0], RB2_counter_reg_bit[0], RB2_counter_reg_bit[1], RB2_counter_reg_bit[2], RB2_counter_reg_bit[3], RB2_counter_reg_bit[4], RB2_counter_reg_bit[5], RB1_counter_reg_bit[0], RB1_counter_reg_bit[1], RB1_counter_reg_bit[2], RB1_counter_reg_bit[3], RB1_counter_reg_bit[4], RB1_counter_reg_bit[5], GND, GND, GND, GND, UC1_d_writedata[1], UC1_d_writedata[2], UC1_d_writedata[3], UC1_d_writedata[4], UC1_d_writedata[5], UC1_d_writedata[6], UC1_d_writedata[7]);


--FB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X6_Y2_N28
--register power-up is low

FB1_count[6] = AMPP_FUNCTION(A1L5, FB1_count[5], !N1_clr_reg, !Q1_state[4], GND, FB1L67);


--QD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] at FF_X3_Y5_N11
--register power-up is low

QD1_sr[25] = DFFEAS(QD1L68, A1L5,  ,  , QD1L32,  ,  , QD1L31,  );


--QD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] at FF_X2_Y5_N5
--register power-up is low

QD1_sr[5] = DFFEAS(QD1L69, A1L5,  ,  , QD1L20,  ,  , QD1L19,  );


--CD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] at FF_X4_Y5_N34
--register power-up is low

CD1_break_readreg[3] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L48, PD1_jdo[3],  , CD1L49, VCC);


--MD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] at FF_X7_Y5_N37
--register power-up is low

MD1_MonDReg[3] = DFFEAS(MD1L60, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[3],  , MD1L75, !PD1_take_action_ocimem_b);


--MD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 at LABCELL_X4_Y4_N0
MD1L11_adder_eqn = ( MD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
MD1L11 = SUM(MD1L11_adder_eqn);

--MD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 at LABCELL_X4_Y4_N0
MD1L12_adder_eqn = ( MD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
MD1L12 = CARRY(MD1L12_adder_eqn);


--MD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 at LABCELL_X4_Y4_N3
MD1L15_adder_eqn = ( MD1_MonAReg[3] ) + ( GND ) + ( MD1L12 );
MD1L15 = SUM(MD1L15_adder_eqn);

--MD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 at LABCELL_X4_Y4_N3
MD1L16_adder_eqn = ( MD1_MonAReg[3] ) + ( GND ) + ( MD1L12 );
MD1L16 = CARRY(MD1L16_adder_eqn);


--MD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 at LABCELL_X4_Y4_N6
MD1L19_adder_eqn = ( MD1_MonAReg[4] ) + ( GND ) + ( MD1L16 );
MD1L19 = SUM(MD1L19_adder_eqn);

--MD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 at LABCELL_X4_Y4_N6
MD1L20_adder_eqn = ( MD1_MonAReg[4] ) + ( GND ) + ( MD1L16 );
MD1L20 = CARRY(MD1L20_adder_eqn);


--MD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 at LABCELL_X4_Y4_N9
MD1L23_adder_eqn = ( MD1_MonAReg[5] ) + ( GND ) + ( MD1L20 );
MD1L23 = SUM(MD1L23_adder_eqn);

--MD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 at LABCELL_X4_Y4_N9
MD1L24_adder_eqn = ( MD1_MonAReg[5] ) + ( GND ) + ( MD1L20 );
MD1L24 = CARRY(MD1L24_adder_eqn);


--MD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 at LABCELL_X4_Y4_N12
MD1L27_adder_eqn = ( MD1_MonAReg[6] ) + ( GND ) + ( MD1L24 );
MD1L27 = SUM(MD1L27_adder_eqn);

--MD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 at LABCELL_X4_Y4_N12
MD1L28_adder_eqn = ( MD1_MonAReg[6] ) + ( GND ) + ( MD1L24 );
MD1L28 = CARRY(MD1L28_adder_eqn);


--MD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 at LABCELL_X4_Y4_N15
MD1L31_adder_eqn = ( MD1_MonAReg[7] ) + ( GND ) + ( MD1L28 );
MD1L31 = SUM(MD1L31_adder_eqn);

--MD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 at LABCELL_X4_Y4_N15
MD1L32_adder_eqn = ( MD1_MonAReg[7] ) + ( GND ) + ( MD1L28 );
MD1L32 = CARRY(MD1L32_adder_eqn);


--MD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 at LABCELL_X4_Y4_N18
MD1L35_adder_eqn = ( MD1_MonAReg[8] ) + ( GND ) + ( MD1L32 );
MD1L35 = SUM(MD1L35_adder_eqn);

--MD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 at LABCELL_X4_Y4_N18
MD1L36_adder_eqn = ( MD1_MonAReg[8] ) + ( GND ) + ( MD1L32 );
MD1L36 = CARRY(MD1L36_adder_eqn);


--AC1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X16_Y5_N31
--register power-up is low

AC1_av_readdata_pre[16] = DFFEAS(U1L30, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , SB2_counter_reg_bit[0],  ,  , U1_read_0);


--EB3_ram_block1a0 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_3_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a0 at M10K_X5_Y9_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 2, Port B Depth: 4096, Port B Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB3_ram_block1a0_PORT_A_data_in = BUS(UC1_d_writedata[16], UC1_d_writedata[19]);
EB3_ram_block1a0_PORT_A_data_in_reg = DFFE(EB3_ram_block1a0_PORT_A_data_in, EB3_ram_block1a0_clock_0, , , );
EB3_ram_block1a0_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB3_ram_block1a0_PORT_A_address_reg = DFFE(EB3_ram_block1a0_PORT_A_address, EB3_ram_block1a0_clock_0, , , );
EB3_ram_block1a0_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB3_ram_block1a0_PORT_B_address_reg = DFFE(EB3_ram_block1a0_PORT_B_address, EB3_ram_block1a0_clock_0, , , );
EB3_ram_block1a0_PORT_A_write_enable = AC2_av_writebyteenable[2];
EB3_ram_block1a0_PORT_A_write_enable_reg = DFFE(EB3_ram_block1a0_PORT_A_write_enable, EB3_ram_block1a0_clock_0, , , );
EB3_ram_block1a0_PORT_B_read_enable = VCC;
EB3_ram_block1a0_PORT_B_read_enable_reg = DFFE(EB3_ram_block1a0_PORT_B_read_enable, EB3_ram_block1a0_clock_0, , , );
EB3_ram_block1a0_clock_0 = GLOBAL(A1L23);
EB3_ram_block1a0_PORT_B_data_out = MEMORY(EB3_ram_block1a0_PORT_A_data_in_reg, , EB3_ram_block1a0_PORT_A_address_reg, EB3_ram_block1a0_PORT_B_address_reg, EB3_ram_block1a0_PORT_A_write_enable_reg, , , EB3_ram_block1a0_PORT_B_read_enable_reg, , , EB3_ram_block1a0_clock_0, , , , , , , );
EB3_ram_block1a0 = EB3_ram_block1a0_PORT_B_data_out[0];

--EB3_ram_block1a3 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_3_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a3 at M10K_X5_Y9_N0
EB3_ram_block1a0_PORT_A_data_in = BUS(UC1_d_writedata[16], UC1_d_writedata[19]);
EB3_ram_block1a0_PORT_A_data_in_reg = DFFE(EB3_ram_block1a0_PORT_A_data_in, EB3_ram_block1a0_clock_0, , , );
EB3_ram_block1a0_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB3_ram_block1a0_PORT_A_address_reg = DFFE(EB3_ram_block1a0_PORT_A_address, EB3_ram_block1a0_clock_0, , , );
EB3_ram_block1a0_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB3_ram_block1a0_PORT_B_address_reg = DFFE(EB3_ram_block1a0_PORT_B_address, EB3_ram_block1a0_clock_0, , , );
EB3_ram_block1a0_PORT_A_write_enable = AC2_av_writebyteenable[2];
EB3_ram_block1a0_PORT_A_write_enable_reg = DFFE(EB3_ram_block1a0_PORT_A_write_enable, EB3_ram_block1a0_clock_0, , , );
EB3_ram_block1a0_PORT_B_read_enable = VCC;
EB3_ram_block1a0_PORT_B_read_enable_reg = DFFE(EB3_ram_block1a0_PORT_B_read_enable, EB3_ram_block1a0_clock_0, , , );
EB3_ram_block1a0_clock_0 = GLOBAL(A1L23);
EB3_ram_block1a0_PORT_B_data_out = MEMORY(EB3_ram_block1a0_PORT_A_data_in_reg, , EB3_ram_block1a0_PORT_A_address_reg, EB3_ram_block1a0_PORT_B_address_reg, EB3_ram_block1a0_PORT_A_write_enable_reg, , , EB3_ram_block1a0_PORT_B_read_enable_reg, , , EB3_ram_block1a0_clock_0, , , , , , , );
EB3_ram_block1a3 = EB3_ram_block1a0_PORT_B_data_out[1];


--UC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0] at FF_X17_Y7_N25
--register power-up is low

UC1_av_ld_byte3_data[0] = DFFEAS(JC1L30, GLOBAL(A1L23), !AE2_r_sync_rst,  , !UC1L973, UC1L874,  ,  , UC1_av_ld_aligning_data);


--UC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77 at LABCELL_X24_Y10_N33
UC1L134_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[30]) ) + ( UC1_E_src1[30] ) + ( UC1L139 );
UC1L134 = SUM(UC1L134_adder_eqn);

--UC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78 at LABCELL_X24_Y10_N33
UC1L135_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[30]) ) + ( UC1_E_src1[30] ) + ( UC1L139 );
UC1L135 = CARRY(UC1L135_adder_eqn);


--UC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24] at FF_X25_Y10_N5
--register power-up is low

UC1_W_alu_result[24] = DFFEAS(UC1L335, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21] at FF_X25_Y10_N58
--register power-up is low

UC1_W_alu_result[21] = DFFEAS(UC1L332, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20] at FF_X25_Y10_N26
--register power-up is low

UC1_W_alu_result[20] = DFFEAS(UC1L331, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19] at FF_X21_Y10_N26
--register power-up is low

UC1_W_alu_result[19] = DFFEAS(UC1L330, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18] at FF_X21_Y10_N23
--register power-up is low

UC1_W_alu_result[18] = DFFEAS(UC1L329, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17] at FF_X21_Y10_N50
--register power-up is low

UC1_W_alu_result[17] = DFFEAS(UC1L328, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16] at FF_X25_Y10_N20
--register power-up is low

UC1_W_alu_result[16] = DFFEAS(UC1L327, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23] at FF_X21_Y10_N10
--register power-up is low

UC1_W_alu_result[23] = DFFEAS(UC1L334, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22] at FF_X21_Y10_N38
--register power-up is low

UC1_W_alu_result[22] = DFFEAS(UC1L333, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2] at FF_X17_Y6_N37
--register power-up is low

UC1_av_ld_byte3_data[2] = DFFEAS(JC1L31, GLOBAL(A1L23), !AE2_r_sync_rst,  , !UC1L973, UC1L874,  ,  , UC1_av_ld_aligning_data);


--UC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26] at FF_X23_Y10_N29
--register power-up is low

UC1_W_alu_result[26] = DFFEAS(UC1L337, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1] at FF_X17_Y6_N8
--register power-up is low

UC1_av_ld_byte3_data[1] = DFFEAS(JC1L32, GLOBAL(A1L23), !AE2_r_sync_rst,  , !UC1L973, UC1L874,  ,  , UC1_av_ld_aligning_data);


--UC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25] at FF_X23_Y10_N20
--register power-up is low

UC1_W_alu_result[25] = DFFEAS(UC1L336, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4] at FF_X17_Y6_N13
--register power-up is low

UC1_av_ld_byte3_data[4] = DFFEAS(JC1L33, GLOBAL(A1L23), !AE2_r_sync_rst,  , !UC1L973, UC1L874,  ,  , UC1_av_ld_aligning_data);


--UC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28] at FF_X23_Y10_N14
--register power-up is low

UC1_W_alu_result[28] = DFFEAS(UC1L339, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3] at FF_X17_Y7_N31
--register power-up is low

UC1_av_ld_byte3_data[3] = DFFEAS(JC1L34, GLOBAL(A1L23), !AE2_r_sync_rst,  , !UC1L973, UC1L874,  ,  , UC1_av_ld_aligning_data);


--UC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27] at FF_X21_Y10_N32
--register power-up is low

UC1_W_alu_result[27] = DFFEAS(UC1L338, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7] at FF_X17_Y7_N50
--register power-up is low

UC1_av_ld_byte3_data[7] = DFFEAS(JC1L35, GLOBAL(A1L23), !AE2_r_sync_rst,  , !UC1L973, UC1L874,  ,  , UC1_av_ld_aligning_data);


--UC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31] at FF_X23_Y10_N47
--register power-up is low

UC1_W_alu_result[31] = DFFEAS(UC1L342, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6] at FF_X17_Y7_N7
--register power-up is low

UC1_av_ld_byte3_data[6] = DFFEAS(JC1L36, GLOBAL(A1L23), !AE2_r_sync_rst,  , !UC1L973, UC1L874,  ,  , UC1_av_ld_aligning_data);


--UC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30] at FF_X25_Y10_N53
--register power-up is low

UC1_W_alu_result[30] = DFFEAS(UC1L341, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5] at FF_X17_Y7_N13
--register power-up is low

UC1_av_ld_byte3_data[5] = DFFEAS(JC1L37, GLOBAL(A1L23), !AE2_r_sync_rst,  , !UC1L973, UC1L874,  ,  , UC1_av_ld_aligning_data);


--UC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29] at FF_X23_Y10_N38
--register power-up is low

UC1_W_alu_result[29] = DFFEAS(UC1L340, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  , UC1L343,  );


--UC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30] at FF_X22_Y10_N8
--register power-up is low

UC1_E_shift_rot_result[30] = DFFEAS(UC1L480, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[30],  ,  , UC1_E_new_inst);


--U1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1 at LABCELL_X12_Y5_N39
U1L2_adder_eqn = ( !SB2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L2 = SUM(U1L2_adder_eqn);

--U1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2 at LABCELL_X12_Y5_N39
U1L3_adder_eqn = ( !SB2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L3 = CARRY(U1L3_adder_eqn);


--U1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5 at LABCELL_X12_Y5_N42
U1L6_adder_eqn = ( !SB2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L6 = SUM(U1L6_adder_eqn);

--U1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6 at LABCELL_X12_Y5_N42
U1L7_adder_eqn = ( !SB2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L7 = CARRY(U1L7_adder_eqn);


--U1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9 at LABCELL_X12_Y5_N45
U1L10_adder_eqn = ( !PB2_b_full ) + ( VCC ) + ( U1L7 );
U1L10 = SUM(U1L10_adder_eqn);

--U1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10 at LABCELL_X12_Y5_N45
U1L11_adder_eqn = ( !PB2_b_full ) + ( VCC ) + ( U1L7 );
U1L11 = CARRY(U1L11_adder_eqn);


--U1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13 at LABCELL_X12_Y5_N48
U1L14_adder_eqn = ( VCC ) + ( GND ) + ( U1L11 );
U1L14 = SUM(U1L14_adder_eqn);


--U1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17 at LABCELL_X12_Y5_N36
U1L18_adder_eqn = ( !SB2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L18 = SUM(U1L18_adder_eqn);

--U1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18 at LABCELL_X12_Y5_N36
U1L19_adder_eqn = ( !SB2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L19 = CARRY(U1L19_adder_eqn);


--U1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21 at LABCELL_X12_Y5_N30
U1L22_adder_eqn = ( !SB2_counter_reg_bit[0] ) + ( !SB2_counter_reg_bit[1] ) + ( !VCC );
U1L22 = SUM(U1L22_adder_eqn);

--U1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22 at LABCELL_X12_Y5_N30
U1L23_adder_eqn = ( !SB2_counter_reg_bit[0] ) + ( !SB2_counter_reg_bit[1] ) + ( !VCC );
U1L23 = CARRY(U1L23_adder_eqn);


--U1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25 at LABCELL_X12_Y5_N33
U1L26_adder_eqn = ( !SB2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L26 = SUM(U1L26_adder_eqn);

--U1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26 at LABCELL_X12_Y5_N33
U1L27_adder_eqn = ( !SB2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L27 = CARRY(U1L27_adder_eqn);


--QD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] at FF_X3_Y5_N17
--register power-up is low

QD1_sr[21] = DFFEAS(QD1L70, A1L5,  ,  , QD1L32,  ,  , QD1L31,  );


--QD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] at FF_X3_Y5_N14
--register power-up is low

QD1_sr[20] = DFFEAS(QD1L71, A1L5,  ,  , QD1L32,  ,  , QD1L31,  );


--XC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] at FF_X27_Y7_N23
--register power-up is low

XC1_readdata[27] = DFFEAS(XC1L70, GLOBAL(A1L23),  ,  ,  , YD1_q_a[27],  ,  , !XC1_address[8]);


--XC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] at FF_X13_Y5_N32
--register power-up is low

XC1_readdata[28] = DFFEAS(XC1L72, GLOBAL(A1L23),  ,  ,  , YD1_q_a[28],  ,  , !XC1_address[8]);


--XC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] at FF_X11_Y5_N43
--register power-up is low

XC1_readdata[29] = DFFEAS(XC1L74, GLOBAL(A1L23),  ,  ,  , YD1_q_a[29],  ,  , !XC1_address[8]);


--XC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] at FF_X27_Y7_N4
--register power-up is low

XC1_readdata[30] = DFFEAS(XC1L76, GLOBAL(A1L23),  ,  ,  , YD1_q_a[30],  ,  , !XC1_address[8]);


--XC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] at FF_X12_Y4_N22
--register power-up is low

XC1_readdata[31] = DFFEAS(XC1L78, GLOBAL(A1L23),  ,  ,  , YD1_q_a[31],  ,  , !XC1_address[8]);


--YD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X5_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L173, MD1L174, MD1L175, MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, , , MD1L189, MD1L190, MD1L191, MD1L192, MD1L193, MD1L194, MD1L195, MD1L196, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L198;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L198;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L161, MD1L163);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[8] = YD1_q_a[8]_PORT_A_data_out[0];

--YD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X5_Y5_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L173, MD1L174, MD1L175, MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, , , MD1L189, MD1L190, MD1L191, MD1L192, MD1L193, MD1L194, MD1L195, MD1L196, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L198;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L198;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L161, MD1L163);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[31] = YD1_q_a[8]_PORT_A_data_out[17];

--YD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X5_Y5_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L173, MD1L174, MD1L175, MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, , , MD1L189, MD1L190, MD1L191, MD1L192, MD1L193, MD1L194, MD1L195, MD1L196, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L198;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L198;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L161, MD1L163);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[30] = YD1_q_a[8]_PORT_A_data_out[16];

--YD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X5_Y5_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L173, MD1L174, MD1L175, MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, , , MD1L189, MD1L190, MD1L191, MD1L192, MD1L193, MD1L194, MD1L195, MD1L196, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L198;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L198;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L161, MD1L163);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[29] = YD1_q_a[8]_PORT_A_data_out[15];

--YD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X5_Y5_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L173, MD1L174, MD1L175, MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, , , MD1L189, MD1L190, MD1L191, MD1L192, MD1L193, MD1L194, MD1L195, MD1L196, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L198;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L198;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L161, MD1L163);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[28] = YD1_q_a[8]_PORT_A_data_out[14];

--YD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X5_Y5_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L173, MD1L174, MD1L175, MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, , , MD1L189, MD1L190, MD1L191, MD1L192, MD1L193, MD1L194, MD1L195, MD1L196, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L198;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L198;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L161, MD1L163);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[27] = YD1_q_a[8]_PORT_A_data_out[13];

--YD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X5_Y5_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L173, MD1L174, MD1L175, MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, , , MD1L189, MD1L190, MD1L191, MD1L192, MD1L193, MD1L194, MD1L195, MD1L196, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L198;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L198;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L161, MD1L163);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[26] = YD1_q_a[8]_PORT_A_data_out[12];

--YD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X5_Y5_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L173, MD1L174, MD1L175, MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, , , MD1L189, MD1L190, MD1L191, MD1L192, MD1L193, MD1L194, MD1L195, MD1L196, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L198;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L198;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L161, MD1L163);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[25] = YD1_q_a[8]_PORT_A_data_out[11];

--YD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X5_Y5_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L173, MD1L174, MD1L175, MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, , , MD1L189, MD1L190, MD1L191, MD1L192, MD1L193, MD1L194, MD1L195, MD1L196, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L198;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L198;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L161, MD1L163);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[24] = YD1_q_a[8]_PORT_A_data_out[10];

--YD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X5_Y5_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L173, MD1L174, MD1L175, MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, , , MD1L189, MD1L190, MD1L191, MD1L192, MD1L193, MD1L194, MD1L195, MD1L196, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L198;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L198;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L161, MD1L163);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[15] = YD1_q_a[8]_PORT_A_data_out[7];

--YD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X5_Y5_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L173, MD1L174, MD1L175, MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, , , MD1L189, MD1L190, MD1L191, MD1L192, MD1L193, MD1L194, MD1L195, MD1L196, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L198;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L198;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L161, MD1L163);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[14] = YD1_q_a[8]_PORT_A_data_out[6];

--YD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X5_Y5_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L173, MD1L174, MD1L175, MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, , , MD1L189, MD1L190, MD1L191, MD1L192, MD1L193, MD1L194, MD1L195, MD1L196, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L198;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L198;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L161, MD1L163);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[13] = YD1_q_a[8]_PORT_A_data_out[5];

--YD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X5_Y5_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L173, MD1L174, MD1L175, MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, , , MD1L189, MD1L190, MD1L191, MD1L192, MD1L193, MD1L194, MD1L195, MD1L196, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L198;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L198;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L161, MD1L163);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[12] = YD1_q_a[8]_PORT_A_data_out[4];

--YD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X5_Y5_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L173, MD1L174, MD1L175, MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, , , MD1L189, MD1L190, MD1L191, MD1L192, MD1L193, MD1L194, MD1L195, MD1L196, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L198;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L198;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L161, MD1L163);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[11] = YD1_q_a[8]_PORT_A_data_out[3];

--YD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X5_Y5_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L173, MD1L174, MD1L175, MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, , , MD1L189, MD1L190, MD1L191, MD1L192, MD1L193, MD1L194, MD1L195, MD1L196, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L198;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L198;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L161, MD1L163);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[10] = YD1_q_a[8]_PORT_A_data_out[2];

--YD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X5_Y5_N0
YD1_q_a[8]_PORT_A_data_in = BUS(MD1L173, MD1L174, MD1L175, MD1L176, MD1L177, MD1L178, MD1L179, MD1L180, , , MD1L189, MD1L190, MD1L191, MD1L192, MD1L193, MD1L194, MD1L195, MD1L196, , );
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L152, MD1L153, MD1L154, MD1L155, MD1L156, MD1L157, MD1L158, MD1L159);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L198;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L198;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = BUS(MD1L161, MD1L163);
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = GLOBAL(A1L23);
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[9] = YD1_q_a[8]_PORT_A_data_out[1];


--AC1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X16_Y5_N40
--register power-up is low

AC1_av_readdata_pre[19] = DFFEAS(U1L34, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , SB2L31Q,  ,  , U1_read_0);


--AC1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X16_Y5_N37
--register power-up is low

AC1_av_readdata_pre[18] = DFFEAS(U1L38, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , SB2_counter_reg_bit[2],  ,  , U1_read_0);


--EB3_ram_block1a1 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_3_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a1 at M10K_X14_Y11_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 2, Port B Depth: 4096, Port B Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB3_ram_block1a1_PORT_A_data_in = BUS(UC1_d_writedata[17], UC1_d_writedata[18]);
EB3_ram_block1a1_PORT_A_data_in_reg = DFFE(EB3_ram_block1a1_PORT_A_data_in, EB3_ram_block1a1_clock_0, , , );
EB3_ram_block1a1_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB3_ram_block1a1_PORT_A_address_reg = DFFE(EB3_ram_block1a1_PORT_A_address, EB3_ram_block1a1_clock_0, , , );
EB3_ram_block1a1_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB3_ram_block1a1_PORT_B_address_reg = DFFE(EB3_ram_block1a1_PORT_B_address, EB3_ram_block1a1_clock_0, , , );
EB3_ram_block1a1_PORT_A_write_enable = AC2_av_writebyteenable[2];
EB3_ram_block1a1_PORT_A_write_enable_reg = DFFE(EB3_ram_block1a1_PORT_A_write_enable, EB3_ram_block1a1_clock_0, , , );
EB3_ram_block1a1_PORT_B_read_enable = VCC;
EB3_ram_block1a1_PORT_B_read_enable_reg = DFFE(EB3_ram_block1a1_PORT_B_read_enable, EB3_ram_block1a1_clock_0, , , );
EB3_ram_block1a1_clock_0 = GLOBAL(A1L23);
EB3_ram_block1a1_PORT_B_data_out = MEMORY(EB3_ram_block1a1_PORT_A_data_in_reg, , EB3_ram_block1a1_PORT_A_address_reg, EB3_ram_block1a1_PORT_B_address_reg, EB3_ram_block1a1_PORT_A_write_enable_reg, , , EB3_ram_block1a1_PORT_B_read_enable_reg, , , EB3_ram_block1a1_clock_0, , , , , , , );
EB3_ram_block1a1 = EB3_ram_block1a1_PORT_B_data_out[0];

--EB3_ram_block1a2 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_3_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a2 at M10K_X14_Y11_N0
EB3_ram_block1a1_PORT_A_data_in = BUS(UC1_d_writedata[17], UC1_d_writedata[18]);
EB3_ram_block1a1_PORT_A_data_in_reg = DFFE(EB3_ram_block1a1_PORT_A_data_in, EB3_ram_block1a1_clock_0, , , );
EB3_ram_block1a1_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB3_ram_block1a1_PORT_A_address_reg = DFFE(EB3_ram_block1a1_PORT_A_address, EB3_ram_block1a1_clock_0, , , );
EB3_ram_block1a1_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB3_ram_block1a1_PORT_B_address_reg = DFFE(EB3_ram_block1a1_PORT_B_address, EB3_ram_block1a1_clock_0, , , );
EB3_ram_block1a1_PORT_A_write_enable = AC2_av_writebyteenable[2];
EB3_ram_block1a1_PORT_A_write_enable_reg = DFFE(EB3_ram_block1a1_PORT_A_write_enable, EB3_ram_block1a1_clock_0, , , );
EB3_ram_block1a1_PORT_B_read_enable = VCC;
EB3_ram_block1a1_PORT_B_read_enable_reg = DFFE(EB3_ram_block1a1_PORT_B_read_enable, EB3_ram_block1a1_clock_0, , , );
EB3_ram_block1a1_clock_0 = GLOBAL(A1L23);
EB3_ram_block1a1_PORT_B_data_out = MEMORY(EB3_ram_block1a1_PORT_A_data_in_reg, , EB3_ram_block1a1_PORT_A_address_reg, EB3_ram_block1a1_PORT_B_address_reg, EB3_ram_block1a1_PORT_A_write_enable_reg, , , EB3_ram_block1a1_PORT_B_read_enable_reg, , , EB3_ram_block1a1_clock_0, , , , , , , );
EB3_ram_block1a2 = EB3_ram_block1a1_PORT_B_data_out[1];


--AC1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X16_Y5_N34
--register power-up is low

AC1_av_readdata_pre[17] = DFFEAS(U1L42, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , SB2L28Q,  ,  , U1_read_0);


--EB3_ram_block1a4 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_3_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a4 at M10K_X5_Y7_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 2, Port B Depth: 4096, Port B Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB3_ram_block1a4_PORT_A_data_in = BUS(UC1_d_writedata[20], UC1_d_writedata[23]);
EB3_ram_block1a4_PORT_A_data_in_reg = DFFE(EB3_ram_block1a4_PORT_A_data_in, EB3_ram_block1a4_clock_0, , , );
EB3_ram_block1a4_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB3_ram_block1a4_PORT_A_address_reg = DFFE(EB3_ram_block1a4_PORT_A_address, EB3_ram_block1a4_clock_0, , , );
EB3_ram_block1a4_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB3_ram_block1a4_PORT_B_address_reg = DFFE(EB3_ram_block1a4_PORT_B_address, EB3_ram_block1a4_clock_0, , , );
EB3_ram_block1a4_PORT_A_write_enable = AC2_av_writebyteenable[2];
EB3_ram_block1a4_PORT_A_write_enable_reg = DFFE(EB3_ram_block1a4_PORT_A_write_enable, EB3_ram_block1a4_clock_0, , , );
EB3_ram_block1a4_PORT_B_read_enable = VCC;
EB3_ram_block1a4_PORT_B_read_enable_reg = DFFE(EB3_ram_block1a4_PORT_B_read_enable, EB3_ram_block1a4_clock_0, , , );
EB3_ram_block1a4_clock_0 = GLOBAL(A1L23);
EB3_ram_block1a4_PORT_B_data_out = MEMORY(EB3_ram_block1a4_PORT_A_data_in_reg, , EB3_ram_block1a4_PORT_A_address_reg, EB3_ram_block1a4_PORT_B_address_reg, EB3_ram_block1a4_PORT_A_write_enable_reg, , , EB3_ram_block1a4_PORT_B_read_enable_reg, , , EB3_ram_block1a4_clock_0, , , , , , , );
EB3_ram_block1a4 = EB3_ram_block1a4_PORT_B_data_out[0];

--EB3_ram_block1a7 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_3_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a7 at M10K_X5_Y7_N0
EB3_ram_block1a4_PORT_A_data_in = BUS(UC1_d_writedata[20], UC1_d_writedata[23]);
EB3_ram_block1a4_PORT_A_data_in_reg = DFFE(EB3_ram_block1a4_PORT_A_data_in, EB3_ram_block1a4_clock_0, , , );
EB3_ram_block1a4_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB3_ram_block1a4_PORT_A_address_reg = DFFE(EB3_ram_block1a4_PORT_A_address, EB3_ram_block1a4_clock_0, , , );
EB3_ram_block1a4_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB3_ram_block1a4_PORT_B_address_reg = DFFE(EB3_ram_block1a4_PORT_B_address, EB3_ram_block1a4_clock_0, , , );
EB3_ram_block1a4_PORT_A_write_enable = AC2_av_writebyteenable[2];
EB3_ram_block1a4_PORT_A_write_enable_reg = DFFE(EB3_ram_block1a4_PORT_A_write_enable, EB3_ram_block1a4_clock_0, , , );
EB3_ram_block1a4_PORT_B_read_enable = VCC;
EB3_ram_block1a4_PORT_B_read_enable_reg = DFFE(EB3_ram_block1a4_PORT_B_read_enable, EB3_ram_block1a4_clock_0, , , );
EB3_ram_block1a4_clock_0 = GLOBAL(A1L23);
EB3_ram_block1a4_PORT_B_data_out = MEMORY(EB3_ram_block1a4_PORT_A_data_in_reg, , EB3_ram_block1a4_PORT_A_address_reg, EB3_ram_block1a4_PORT_B_address_reg, EB3_ram_block1a4_PORT_A_write_enable_reg, , , EB3_ram_block1a4_PORT_B_read_enable_reg, , , EB3_ram_block1a4_clock_0, , , , , , , );
EB3_ram_block1a7 = EB3_ram_block1a4_PORT_B_data_out[1];


--AC1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X16_Y5_N44
--register power-up is low

AC1_av_readdata_pre[20] = DFFEAS(U1L46, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , SB2_counter_reg_bit[4],  ,  , U1_read_0);


--UC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19] at FF_X22_Y10_N29
--register power-up is low

UC1_E_shift_rot_result[19] = DFFEAS(UC1L469, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[19],  ,  , UC1_E_new_inst);


--AC1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X16_Y5_N49
--register power-up is low

AC1_av_readdata_pre[22] = DFFEAS(U1L50, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , PB2_b_full,  ,  , U1_read_0);


--AC1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X16_Y5_N46
--register power-up is low

AC1_av_readdata_pre[21] = DFFEAS(U1L54, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , SB2_counter_reg_bit[5],  ,  , U1_read_0);


--EB3_ram_block1a5 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_3_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a5 at M10K_X14_Y12_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 2, Port B Depth: 4096, Port B Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB3_ram_block1a5_PORT_A_data_in = BUS(UC1_d_writedata[21], UC1_d_writedata[22]);
EB3_ram_block1a5_PORT_A_data_in_reg = DFFE(EB3_ram_block1a5_PORT_A_data_in, EB3_ram_block1a5_clock_0, , , );
EB3_ram_block1a5_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB3_ram_block1a5_PORT_A_address_reg = DFFE(EB3_ram_block1a5_PORT_A_address, EB3_ram_block1a5_clock_0, , , );
EB3_ram_block1a5_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB3_ram_block1a5_PORT_B_address_reg = DFFE(EB3_ram_block1a5_PORT_B_address, EB3_ram_block1a5_clock_0, , , );
EB3_ram_block1a5_PORT_A_write_enable = AC2_av_writebyteenable[2];
EB3_ram_block1a5_PORT_A_write_enable_reg = DFFE(EB3_ram_block1a5_PORT_A_write_enable, EB3_ram_block1a5_clock_0, , , );
EB3_ram_block1a5_PORT_B_read_enable = VCC;
EB3_ram_block1a5_PORT_B_read_enable_reg = DFFE(EB3_ram_block1a5_PORT_B_read_enable, EB3_ram_block1a5_clock_0, , , );
EB3_ram_block1a5_clock_0 = GLOBAL(A1L23);
EB3_ram_block1a5_PORT_B_data_out = MEMORY(EB3_ram_block1a5_PORT_A_data_in_reg, , EB3_ram_block1a5_PORT_A_address_reg, EB3_ram_block1a5_PORT_B_address_reg, EB3_ram_block1a5_PORT_A_write_enable_reg, , , EB3_ram_block1a5_PORT_B_read_enable_reg, , , EB3_ram_block1a5_clock_0, , , , , , , );
EB3_ram_block1a5 = EB3_ram_block1a5_PORT_B_data_out[0];

--EB3_ram_block1a6 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_3_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a6 at M10K_X14_Y12_N0
EB3_ram_block1a5_PORT_A_data_in = BUS(UC1_d_writedata[21], UC1_d_writedata[22]);
EB3_ram_block1a5_PORT_A_data_in_reg = DFFE(EB3_ram_block1a5_PORT_A_data_in, EB3_ram_block1a5_clock_0, , , );
EB3_ram_block1a5_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB3_ram_block1a5_PORT_A_address_reg = DFFE(EB3_ram_block1a5_PORT_A_address, EB3_ram_block1a5_clock_0, , , );
EB3_ram_block1a5_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB3_ram_block1a5_PORT_B_address_reg = DFFE(EB3_ram_block1a5_PORT_B_address, EB3_ram_block1a5_clock_0, , , );
EB3_ram_block1a5_PORT_A_write_enable = AC2_av_writebyteenable[2];
EB3_ram_block1a5_PORT_A_write_enable_reg = DFFE(EB3_ram_block1a5_PORT_A_write_enable, EB3_ram_block1a5_clock_0, , , );
EB3_ram_block1a5_PORT_B_read_enable = VCC;
EB3_ram_block1a5_PORT_B_read_enable_reg = DFFE(EB3_ram_block1a5_PORT_B_read_enable, EB3_ram_block1a5_clock_0, , , );
EB3_ram_block1a5_clock_0 = GLOBAL(A1L23);
EB3_ram_block1a5_PORT_B_data_out = MEMORY(EB3_ram_block1a5_PORT_A_data_in_reg, , EB3_ram_block1a5_PORT_A_address_reg, EB3_ram_block1a5_PORT_B_address_reg, EB3_ram_block1a5_PORT_A_write_enable_reg, , , EB3_ram_block1a5_PORT_B_read_enable_reg, , , EB3_ram_block1a5_clock_0, , , , , , , );
EB3_ram_block1a6 = EB3_ram_block1a5_PORT_B_data_out[1];


--QD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] at FF_X3_Y5_N56
--register power-up is low

QD1_sr[18] = DFFEAS(QD1L72, A1L5,  ,  , QD1L32,  ,  , QD1L31,  );


--CD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] at FF_X4_Y5_N1
--register power-up is low

CD1_break_readreg[16] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L48, PD1_jdo[16],  , CD1L49, VCC);


--MD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] at FF_X7_Y5_N40
--register power-up is low

MD1_MonDReg[16] = DFFEAS(MD1L85, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[16],  , MD1L75, !PD1_take_action_ocimem_b);


--RB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X15_Y3_N30
RB2_counter_comb_bita0_adder_eqn = ( RB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB2_counter_comb_bita0 = SUM(RB2_counter_comb_bita0_adder_eqn);

--RB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X15_Y3_N30
RB2L3_adder_eqn = ( RB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB2L3 = CARRY(RB2L3_adder_eqn);


--RB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X15_Y3_N33
RB2_counter_comb_bita1_adder_eqn = ( RB2_counter_reg_bit[1] ) + ( GND ) + ( RB2L3 );
RB2_counter_comb_bita1 = SUM(RB2_counter_comb_bita1_adder_eqn);

--RB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X15_Y3_N33
RB2L7_adder_eqn = ( RB2_counter_reg_bit[1] ) + ( GND ) + ( RB2L3 );
RB2L7 = CARRY(RB2L7_adder_eqn);


--RB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X15_Y3_N36
RB2_counter_comb_bita2_adder_eqn = ( RB2_counter_reg_bit[2] ) + ( GND ) + ( RB2L7 );
RB2_counter_comb_bita2 = SUM(RB2_counter_comb_bita2_adder_eqn);

--RB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X15_Y3_N36
RB2L11_adder_eqn = ( RB2_counter_reg_bit[2] ) + ( GND ) + ( RB2L7 );
RB2L11 = CARRY(RB2L11_adder_eqn);


--RB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X15_Y3_N39
RB2_counter_comb_bita3_adder_eqn = ( RB2_counter_reg_bit[3] ) + ( GND ) + ( RB2L11 );
RB2_counter_comb_bita3 = SUM(RB2_counter_comb_bita3_adder_eqn);

--RB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X15_Y3_N39
RB2L15_adder_eqn = ( RB2_counter_reg_bit[3] ) + ( GND ) + ( RB2L11 );
RB2L15 = CARRY(RB2L15_adder_eqn);


--RB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X15_Y3_N42
RB2_counter_comb_bita4_adder_eqn = ( RB2_counter_reg_bit[4] ) + ( GND ) + ( RB2L15 );
RB2_counter_comb_bita4 = SUM(RB2_counter_comb_bita4_adder_eqn);

--RB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X15_Y3_N42
RB2L19_adder_eqn = ( RB2_counter_reg_bit[4] ) + ( GND ) + ( RB2L15 );
RB2L19 = CARRY(RB2L19_adder_eqn);


--RB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X15_Y3_N45
RB2_counter_comb_bita5_adder_eqn = ( RB2_counter_reg_bit[5] ) + ( GND ) + ( RB2L19 );
RB2_counter_comb_bita5 = SUM(RB2_counter_comb_bita5_adder_eqn);


--RB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X15_Y3_N0
RB1_counter_comb_bita0_adder_eqn = ( RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB1_counter_comb_bita0 = SUM(RB1_counter_comb_bita0_adder_eqn);

--RB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X15_Y3_N0
RB1L3_adder_eqn = ( RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB1L3 = CARRY(RB1L3_adder_eqn);


--RB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X15_Y3_N3
RB1_counter_comb_bita1_adder_eqn = ( RB1_counter_reg_bit[1] ) + ( GND ) + ( RB1L3 );
RB1_counter_comb_bita1 = SUM(RB1_counter_comb_bita1_adder_eqn);

--RB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X15_Y3_N3
RB1L7_adder_eqn = ( RB1_counter_reg_bit[1] ) + ( GND ) + ( RB1L3 );
RB1L7 = CARRY(RB1L7_adder_eqn);


--RB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X15_Y3_N6
RB1_counter_comb_bita2_adder_eqn = ( RB1_counter_reg_bit[2] ) + ( GND ) + ( RB1L7 );
RB1_counter_comb_bita2 = SUM(RB1_counter_comb_bita2_adder_eqn);

--RB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X15_Y3_N6
RB1L11_adder_eqn = ( RB1_counter_reg_bit[2] ) + ( GND ) + ( RB1L7 );
RB1L11 = CARRY(RB1L11_adder_eqn);


--RB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X15_Y3_N9
RB1_counter_comb_bita3_adder_eqn = ( RB1_counter_reg_bit[3] ) + ( GND ) + ( RB1L11 );
RB1_counter_comb_bita3 = SUM(RB1_counter_comb_bita3_adder_eqn);

--RB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X15_Y3_N9
RB1L15_adder_eqn = ( RB1_counter_reg_bit[3] ) + ( GND ) + ( RB1L11 );
RB1L15 = CARRY(RB1L15_adder_eqn);


--RB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X15_Y3_N12
RB1_counter_comb_bita4_adder_eqn = ( RB1_counter_reg_bit[4] ) + ( GND ) + ( RB1L15 );
RB1_counter_comb_bita4 = SUM(RB1_counter_comb_bita4_adder_eqn);

--RB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X15_Y3_N12
RB1L19_adder_eqn = ( RB1_counter_reg_bit[4] ) + ( GND ) + ( RB1L15 );
RB1L19 = CARRY(RB1L19_adder_eqn);


--RB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X15_Y3_N15
RB1_counter_comb_bita5_adder_eqn = ( RB1_counter_reg_bit[5] ) + ( GND ) + ( RB1L19 );
RB1_counter_comb_bita5 = SUM(RB1_counter_comb_bita5_adder_eqn);


--SB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X12_Y5_N3
SB2_counter_comb_bita1_adder_eqn = ( SB2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( SB2L3 );
SB2_counter_comb_bita1 = SUM(SB2_counter_comb_bita1_adder_eqn);

--SB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X12_Y5_N3
SB2L7_adder_eqn = ( SB2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( SB2L3 );
SB2L7 = CARRY(SB2L7_adder_eqn);


--SB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X12_Y5_N0
SB2_counter_comb_bita0_adder_eqn = ( SB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB2_counter_comb_bita0 = SUM(SB2_counter_comb_bita0_adder_eqn);

--SB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X12_Y5_N0
SB2L3_adder_eqn = ( SB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB2L3 = CARRY(SB2L3_adder_eqn);


--SB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X12_Y5_N15
SB2_counter_comb_bita5_adder_eqn = ( SB2_counter_reg_bit[5] ) + ( !U1_wr_rfifo ) + ( SB2L19 );
SB2_counter_comb_bita5 = SUM(SB2_counter_comb_bita5_adder_eqn);


--SB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X12_Y5_N12
SB2_counter_comb_bita4_adder_eqn = ( SB2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( SB2L15 );
SB2_counter_comb_bita4 = SUM(SB2_counter_comb_bita4_adder_eqn);

--SB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X12_Y5_N12
SB2L19_adder_eqn = ( SB2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( SB2L15 );
SB2L19 = CARRY(SB2L19_adder_eqn);


--SB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X12_Y5_N9
SB2_counter_comb_bita3_adder_eqn = ( SB2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( SB2L11 );
SB2_counter_comb_bita3 = SUM(SB2_counter_comb_bita3_adder_eqn);

--SB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X12_Y5_N9
SB2L15_adder_eqn = ( SB2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( SB2L11 );
SB2L15 = CARRY(SB2L15_adder_eqn);


--SB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X12_Y5_N6
SB2_counter_comb_bita2_adder_eqn = ( SB2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( SB2L7 );
SB2_counter_comb_bita2 = SUM(SB2_counter_comb_bita2_adder_eqn);

--SB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X12_Y5_N6
SB2L11_adder_eqn = ( SB2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( SB2L7 );
SB2L11 = CARRY(SB2L11_adder_eqn);


--FB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X6_Y2_N40
--register power-up is low

FB1_count[5] = AMPP_FUNCTION(A1L5, FB1_count[4], !N1_clr_reg, !Q1_state[4], GND, FB1L67);


--QD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] at FF_X3_Y5_N50
--register power-up is low

QD1_sr[26] = DFFEAS(QD1L73, A1L5,  ,  , QD1L32,  ,  , QD1L31,  );


--CD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] at FF_X4_Y5_N4
--register power-up is low

CD1_break_readreg[24] = DFFEAS(CD1L40, GLOBAL(A1L23),  ,  , CD1L48,  ,  , CD1L49,  );


--MD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] at FF_X7_Y5_N31
--register power-up is low

MD1_MonDReg[24] = DFFEAS(MD1L101, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[24],  , MD1L75, !PD1_take_action_ocimem_b);


--QD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] at FF_X2_Y5_N26
--register power-up is low

QD1_sr[6] = DFFEAS(QD1L74, A1L5,  ,  , QD1L20,  ,  , QD1L19,  );


--CD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] at FF_X4_Y5_N19
--register power-up is low

CD1_break_readreg[4] = DFFEAS(CD1L8, GLOBAL(A1L23),  ,  , CD1L48,  ,  , CD1L49,  );


--QD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] at FF_X3_Y5_N53
--register power-up is low

QD1_sr[27] = DFFEAS(QD1L75, A1L5,  ,  , QD1L32,  ,  , QD1L31,  );


--QD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] at FF_X3_Y5_N32
--register power-up is low

QD1_sr[28] = DFFEAS(QD1L76, A1L5,  ,  , QD1L32,  ,  , QD1L31,  );


--QD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] at FF_X3_Y5_N35
--register power-up is low

QD1_sr[29] = DFFEAS(QD1L77, A1L5,  ,  , QD1L32,  ,  , QD1L31,  );


--QD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] at FF_X3_Y5_N38
--register power-up is low

QD1_sr[30] = DFFEAS(QD1L78, A1L5,  ,  , QD1L32,  ,  , QD1L31,  );


--QD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] at FF_X3_Y5_N20
--register power-up is low

QD1_sr[32] = DFFEAS(QD1L82, A1L5,  ,  , QD1L32,  ,  , QD1L31,  );


--RB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X6_Y4_N30
RB4_counter_comb_bita0_adder_eqn = ( RB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB4_counter_comb_bita0 = SUM(RB4_counter_comb_bita0_adder_eqn);

--RB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X6_Y4_N30
RB4L3_adder_eqn = ( RB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB4L3 = CARRY(RB4L3_adder_eqn);


--RB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X6_Y4_N33
RB4_counter_comb_bita1_adder_eqn = ( RB4_counter_reg_bit[1] ) + ( GND ) + ( RB4L3 );
RB4_counter_comb_bita1 = SUM(RB4_counter_comb_bita1_adder_eqn);

--RB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X6_Y4_N33
RB4L7_adder_eqn = ( RB4_counter_reg_bit[1] ) + ( GND ) + ( RB4L3 );
RB4L7 = CARRY(RB4L7_adder_eqn);


--RB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X6_Y4_N36
RB4_counter_comb_bita2_adder_eqn = ( RB4_counter_reg_bit[2] ) + ( GND ) + ( RB4L7 );
RB4_counter_comb_bita2 = SUM(RB4_counter_comb_bita2_adder_eqn);

--RB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X6_Y4_N36
RB4L11_adder_eqn = ( RB4_counter_reg_bit[2] ) + ( GND ) + ( RB4L7 );
RB4L11 = CARRY(RB4L11_adder_eqn);


--RB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X6_Y4_N39
RB4_counter_comb_bita3_adder_eqn = ( RB4_counter_reg_bit[3] ) + ( GND ) + ( RB4L11 );
RB4_counter_comb_bita3 = SUM(RB4_counter_comb_bita3_adder_eqn);

--RB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X6_Y4_N39
RB4L15_adder_eqn = ( RB4_counter_reg_bit[3] ) + ( GND ) + ( RB4L11 );
RB4L15 = CARRY(RB4L15_adder_eqn);


--RB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X6_Y4_N42
RB4_counter_comb_bita4_adder_eqn = ( RB4_counter_reg_bit[4] ) + ( GND ) + ( RB4L15 );
RB4_counter_comb_bita4 = SUM(RB4_counter_comb_bita4_adder_eqn);

--RB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X6_Y4_N42
RB4L19_adder_eqn = ( RB4_counter_reg_bit[4] ) + ( GND ) + ( RB4L15 );
RB4L19 = CARRY(RB4L19_adder_eqn);


--RB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X6_Y4_N45
RB4_counter_comb_bita5_adder_eqn = ( RB4_counter_reg_bit[5] ) + ( GND ) + ( RB4L19 );
RB4_counter_comb_bita5 = SUM(RB4_counter_comb_bita5_adder_eqn);


--RB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X6_Y4_N0
RB3_counter_comb_bita0_adder_eqn = ( RB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB3_counter_comb_bita0 = SUM(RB3_counter_comb_bita0_adder_eqn);

--RB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X6_Y4_N0
RB3L3_adder_eqn = ( RB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB3L3 = CARRY(RB3L3_adder_eqn);


--RB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X6_Y4_N3
RB3_counter_comb_bita1_adder_eqn = ( RB3_counter_reg_bit[1] ) + ( GND ) + ( RB3L3 );
RB3_counter_comb_bita1 = SUM(RB3_counter_comb_bita1_adder_eqn);

--RB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X6_Y4_N3
RB3L7_adder_eqn = ( RB3_counter_reg_bit[1] ) + ( GND ) + ( RB3L3 );
RB3L7 = CARRY(RB3L7_adder_eqn);


--RB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X6_Y4_N6
RB3_counter_comb_bita2_adder_eqn = ( RB3_counter_reg_bit[2] ) + ( GND ) + ( RB3L7 );
RB3_counter_comb_bita2 = SUM(RB3_counter_comb_bita2_adder_eqn);

--RB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X6_Y4_N6
RB3L11_adder_eqn = ( RB3_counter_reg_bit[2] ) + ( GND ) + ( RB3L7 );
RB3L11 = CARRY(RB3L11_adder_eqn);


--RB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X6_Y4_N9
RB3_counter_comb_bita3_adder_eqn = ( RB3_counter_reg_bit[3] ) + ( GND ) + ( RB3L11 );
RB3_counter_comb_bita3 = SUM(RB3_counter_comb_bita3_adder_eqn);

--RB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X6_Y4_N9
RB3L15_adder_eqn = ( RB3_counter_reg_bit[3] ) + ( GND ) + ( RB3L11 );
RB3L15 = CARRY(RB3L15_adder_eqn);


--RB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X6_Y4_N12
RB3_counter_comb_bita4_adder_eqn = ( RB3_counter_reg_bit[4] ) + ( GND ) + ( RB3L15 );
RB3_counter_comb_bita4 = SUM(RB3_counter_comb_bita4_adder_eqn);

--RB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X6_Y4_N12
RB3L19_adder_eqn = ( RB3_counter_reg_bit[4] ) + ( GND ) + ( RB3L15 );
RB3L19 = CARRY(RB3L19_adder_eqn);


--RB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X6_Y4_N15
RB3_counter_comb_bita5_adder_eqn = ( RB3_counter_reg_bit[5] ) + ( GND ) + ( RB3L19 );
RB3_counter_comb_bita5 = SUM(RB3_counter_comb_bita5_adder_eqn);


--U1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1 at LABCELL_X16_Y5_N30
U1L30_adder_eqn = ( !SB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L30 = SUM(U1L30_adder_eqn);

--U1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2 at LABCELL_X16_Y5_N30
U1L31_adder_eqn = ( !SB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L31 = CARRY(U1L31_adder_eqn);


--EB4_ram_block1a0 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_4_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a0 at M10K_X26_Y7_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 2, Port B Depth: 4096, Port B Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB4_ram_block1a0_PORT_A_data_in = BUS(UC1_d_writedata[24], UC1_d_writedata[26]);
EB4_ram_block1a0_PORT_A_data_in_reg = DFFE(EB4_ram_block1a0_PORT_A_data_in, EB4_ram_block1a0_clock_0, , , );
EB4_ram_block1a0_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB4_ram_block1a0_PORT_A_address_reg = DFFE(EB4_ram_block1a0_PORT_A_address, EB4_ram_block1a0_clock_0, , , );
EB4_ram_block1a0_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB4_ram_block1a0_PORT_B_address_reg = DFFE(EB4_ram_block1a0_PORT_B_address, EB4_ram_block1a0_clock_0, , , );
EB4_ram_block1a0_PORT_A_write_enable = AC2_av_writebyteenable[3];
EB4_ram_block1a0_PORT_A_write_enable_reg = DFFE(EB4_ram_block1a0_PORT_A_write_enable, EB4_ram_block1a0_clock_0, , , );
EB4_ram_block1a0_PORT_B_read_enable = VCC;
EB4_ram_block1a0_PORT_B_read_enable_reg = DFFE(EB4_ram_block1a0_PORT_B_read_enable, EB4_ram_block1a0_clock_0, , , );
EB4_ram_block1a0_clock_0 = GLOBAL(A1L23);
EB4_ram_block1a0_PORT_B_data_out = MEMORY(EB4_ram_block1a0_PORT_A_data_in_reg, , EB4_ram_block1a0_PORT_A_address_reg, EB4_ram_block1a0_PORT_B_address_reg, EB4_ram_block1a0_PORT_A_write_enable_reg, , , EB4_ram_block1a0_PORT_B_read_enable_reg, , , EB4_ram_block1a0_clock_0, , , , , , , );
EB4_ram_block1a0 = EB4_ram_block1a0_PORT_B_data_out[0];

--EB4_ram_block1a2 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_4_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a2 at M10K_X26_Y7_N0
EB4_ram_block1a0_PORT_A_data_in = BUS(UC1_d_writedata[24], UC1_d_writedata[26]);
EB4_ram_block1a0_PORT_A_data_in_reg = DFFE(EB4_ram_block1a0_PORT_A_data_in, EB4_ram_block1a0_clock_0, , , );
EB4_ram_block1a0_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB4_ram_block1a0_PORT_A_address_reg = DFFE(EB4_ram_block1a0_PORT_A_address, EB4_ram_block1a0_clock_0, , , );
EB4_ram_block1a0_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB4_ram_block1a0_PORT_B_address_reg = DFFE(EB4_ram_block1a0_PORT_B_address, EB4_ram_block1a0_clock_0, , , );
EB4_ram_block1a0_PORT_A_write_enable = AC2_av_writebyteenable[3];
EB4_ram_block1a0_PORT_A_write_enable_reg = DFFE(EB4_ram_block1a0_PORT_A_write_enable, EB4_ram_block1a0_clock_0, , , );
EB4_ram_block1a0_PORT_B_read_enable = VCC;
EB4_ram_block1a0_PORT_B_read_enable_reg = DFFE(EB4_ram_block1a0_PORT_B_read_enable, EB4_ram_block1a0_clock_0, , , );
EB4_ram_block1a0_clock_0 = GLOBAL(A1L23);
EB4_ram_block1a0_PORT_B_data_out = MEMORY(EB4_ram_block1a0_PORT_A_data_in_reg, , EB4_ram_block1a0_PORT_A_address_reg, EB4_ram_block1a0_PORT_B_address_reg, EB4_ram_block1a0_PORT_A_write_enable_reg, , , EB4_ram_block1a0_PORT_B_read_enable_reg, , , EB4_ram_block1a0_clock_0, , , , , , , );
EB4_ram_block1a2 = EB4_ram_block1a0_PORT_B_data_out[1];


--UC1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81 at LABCELL_X24_Y10_N30
UC1L138_adder_eqn = ( UC1_E_src1[29] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[29]) ) + ( UC1L187 );
UC1L138 = SUM(UC1L138_adder_eqn);

--UC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82 at LABCELL_X24_Y10_N30
UC1L139_adder_eqn = ( UC1_E_src1[29] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[29]) ) + ( UC1L187 );
UC1L139 = CARRY(UC1L139_adder_eqn);


--UC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24] at FF_X22_Y10_N46
--register power-up is low

UC1_E_shift_rot_result[24] = DFFEAS(UC1L474, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[24],  ,  , UC1_E_new_inst);


--UC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85 at LABCELL_X24_Y10_N15
UC1L142_adder_eqn = ( UC1_E_src1[24] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[24]) ) + ( UC1L171 );
UC1L142 = SUM(UC1L142_adder_eqn);

--UC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86 at LABCELL_X24_Y10_N15
UC1L143_adder_eqn = ( UC1_E_src1[24] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[24]) ) + ( UC1L171 );
UC1L143 = CARRY(UC1L143_adder_eqn);


--UC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21] at FF_X22_Y10_N16
--register power-up is low

UC1_E_shift_rot_result[21] = DFFEAS(UC1L471, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[21],  ,  , UC1_E_new_inst);


--UC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89 at LABCELL_X24_Y10_N6
UC1L146_adder_eqn = ( UC1_E_src1[21] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[21]) ) + ( UC1L151 );
UC1L146 = SUM(UC1L146_adder_eqn);

--UC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90 at LABCELL_X24_Y10_N6
UC1L147_adder_eqn = ( UC1_E_src1[21] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[21]) ) + ( UC1L151 );
UC1L147 = CARRY(UC1L147_adder_eqn);


--UC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20] at FF_X22_Y10_N26
--register power-up is low

UC1_E_shift_rot_result[20] = DFFEAS(UC1L470, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[20],  ,  , UC1_E_new_inst);


--UC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93 at LABCELL_X24_Y10_N3
UC1L150_adder_eqn = ( UC1_E_src1[20] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[20]) ) + ( UC1L155 );
UC1L150 = SUM(UC1L150_adder_eqn);

--UC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94 at LABCELL_X24_Y10_N3
UC1L151_adder_eqn = ( UC1_E_src1[20] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[20]) ) + ( UC1L155 );
UC1L151 = CARRY(UC1L151_adder_eqn);


--UC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97 at LABCELL_X24_Y10_N0
UC1L154_adder_eqn = ( UC1_E_src1[19] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[19]) ) + ( UC1L159 );
UC1L154 = SUM(UC1L154_adder_eqn);

--UC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98 at LABCELL_X24_Y10_N0
UC1L155_adder_eqn = ( UC1_E_src1[19] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[19]) ) + ( UC1L159 );
UC1L155 = CARRY(UC1L155_adder_eqn);


--UC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101 at LABCELL_X24_Y11_N57
UC1L158_adder_eqn = ( UC1_E_src1[18] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[18]) ) + ( UC1L163 );
UC1L158 = SUM(UC1L158_adder_eqn);

--UC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102 at LABCELL_X24_Y11_N57
UC1L159_adder_eqn = ( UC1_E_src1[18] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[18]) ) + ( UC1L163 );
UC1L159 = CARRY(UC1L159_adder_eqn);


--UC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105 at LABCELL_X24_Y11_N54
UC1L162_adder_eqn = ( UC1_E_src1[17] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[17]) ) + ( UC1L167 );
UC1L162 = SUM(UC1L162_adder_eqn);

--UC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106 at LABCELL_X24_Y11_N54
UC1L163_adder_eqn = ( UC1_E_src1[17] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[17]) ) + ( UC1L167 );
UC1L163 = CARRY(UC1L163_adder_eqn);


--UC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109 at LABCELL_X24_Y11_N51
UC1L166_adder_eqn = ( UC1_E_src1[16] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[16]) ) + ( UC1L95 );
UC1L166 = SUM(UC1L166_adder_eqn);

--UC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110 at LABCELL_X24_Y11_N51
UC1L167_adder_eqn = ( UC1_E_src1[16] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[16]) ) + ( UC1L95 );
UC1L167 = CARRY(UC1L167_adder_eqn);


--UC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23] at FF_X22_Y10_N19
--register power-up is low

UC1_E_shift_rot_result[23] = DFFEAS(UC1L473, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[23],  ,  , UC1_E_new_inst);


--UC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113 at LABCELL_X24_Y10_N12
UC1L170_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[23]) ) + ( UC1_E_src1[23] ) + ( UC1L175 );
UC1L170 = SUM(UC1L170_adder_eqn);

--UC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114 at LABCELL_X24_Y10_N12
UC1L171_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[23]) ) + ( UC1_E_src1[23] ) + ( UC1L175 );
UC1L171 = CARRY(UC1L171_adder_eqn);


--UC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22] at FF_X22_Y10_N23
--register power-up is low

UC1_E_shift_rot_result[22] = DFFEAS(UC1L472, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[22],  ,  , UC1_E_new_inst);


--UC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117 at LABCELL_X24_Y10_N9
UC1L174_adder_eqn = ( UC1_E_src1[22] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[22]) ) + ( UC1L147 );
UC1L174 = SUM(UC1L174_adder_eqn);

--UC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118 at LABCELL_X24_Y10_N9
UC1L175_adder_eqn = ( UC1_E_src1[22] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[22]) ) + ( UC1L147 );
UC1L175 = CARRY(UC1L175_adder_eqn);


--UC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26] at FF_X22_Y10_N4
--register power-up is low

UC1_E_shift_rot_result[26] = DFFEAS(UC1L476, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[26],  ,  , UC1_E_new_inst);


--UC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121 at LABCELL_X24_Y10_N21
UC1L178_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[26]) ) + ( UC1_E_src1[26] ) + ( UC1L183 );
UC1L178 = SUM(UC1L178_adder_eqn);

--UC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122 at LABCELL_X24_Y10_N21
UC1L179_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[26]) ) + ( UC1_E_src1[26] ) + ( UC1L183 );
UC1L179 = CARRY(UC1L179_adder_eqn);


--EB4_ram_block1a1 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_4_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a1 at M10K_X14_Y5_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 2, Port B Depth: 4096, Port B Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB4_ram_block1a1_PORT_A_data_in = BUS(UC1_d_writedata[25], UC1_d_writedata[28]);
EB4_ram_block1a1_PORT_A_data_in_reg = DFFE(EB4_ram_block1a1_PORT_A_data_in, EB4_ram_block1a1_clock_0, , , );
EB4_ram_block1a1_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB4_ram_block1a1_PORT_A_address_reg = DFFE(EB4_ram_block1a1_PORT_A_address, EB4_ram_block1a1_clock_0, , , );
EB4_ram_block1a1_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB4_ram_block1a1_PORT_B_address_reg = DFFE(EB4_ram_block1a1_PORT_B_address, EB4_ram_block1a1_clock_0, , , );
EB4_ram_block1a1_PORT_A_write_enable = AC2_av_writebyteenable[3];
EB4_ram_block1a1_PORT_A_write_enable_reg = DFFE(EB4_ram_block1a1_PORT_A_write_enable, EB4_ram_block1a1_clock_0, , , );
EB4_ram_block1a1_PORT_B_read_enable = VCC;
EB4_ram_block1a1_PORT_B_read_enable_reg = DFFE(EB4_ram_block1a1_PORT_B_read_enable, EB4_ram_block1a1_clock_0, , , );
EB4_ram_block1a1_clock_0 = GLOBAL(A1L23);
EB4_ram_block1a1_PORT_B_data_out = MEMORY(EB4_ram_block1a1_PORT_A_data_in_reg, , EB4_ram_block1a1_PORT_A_address_reg, EB4_ram_block1a1_PORT_B_address_reg, EB4_ram_block1a1_PORT_A_write_enable_reg, , , EB4_ram_block1a1_PORT_B_read_enable_reg, , , EB4_ram_block1a1_clock_0, , , , , , , );
EB4_ram_block1a1 = EB4_ram_block1a1_PORT_B_data_out[0];

--EB4_ram_block1a4 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_4_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a4 at M10K_X14_Y5_N0
EB4_ram_block1a1_PORT_A_data_in = BUS(UC1_d_writedata[25], UC1_d_writedata[28]);
EB4_ram_block1a1_PORT_A_data_in_reg = DFFE(EB4_ram_block1a1_PORT_A_data_in, EB4_ram_block1a1_clock_0, , , );
EB4_ram_block1a1_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB4_ram_block1a1_PORT_A_address_reg = DFFE(EB4_ram_block1a1_PORT_A_address, EB4_ram_block1a1_clock_0, , , );
EB4_ram_block1a1_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB4_ram_block1a1_PORT_B_address_reg = DFFE(EB4_ram_block1a1_PORT_B_address, EB4_ram_block1a1_clock_0, , , );
EB4_ram_block1a1_PORT_A_write_enable = AC2_av_writebyteenable[3];
EB4_ram_block1a1_PORT_A_write_enable_reg = DFFE(EB4_ram_block1a1_PORT_A_write_enable, EB4_ram_block1a1_clock_0, , , );
EB4_ram_block1a1_PORT_B_read_enable = VCC;
EB4_ram_block1a1_PORT_B_read_enable_reg = DFFE(EB4_ram_block1a1_PORT_B_read_enable, EB4_ram_block1a1_clock_0, , , );
EB4_ram_block1a1_clock_0 = GLOBAL(A1L23);
EB4_ram_block1a1_PORT_B_data_out = MEMORY(EB4_ram_block1a1_PORT_A_data_in_reg, , EB4_ram_block1a1_PORT_A_address_reg, EB4_ram_block1a1_PORT_B_address_reg, EB4_ram_block1a1_PORT_A_write_enable_reg, , , EB4_ram_block1a1_PORT_B_read_enable_reg, , , EB4_ram_block1a1_clock_0, , , , , , , );
EB4_ram_block1a4 = EB4_ram_block1a1_PORT_B_data_out[1];


--UC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25] at FF_X22_Y10_N11
--register power-up is low

UC1_E_shift_rot_result[25] = DFFEAS(UC1L475, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[25],  ,  , UC1_E_new_inst);


--UC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125 at LABCELL_X24_Y10_N18
UC1L182_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[25]) ) + ( UC1_E_src1[25] ) + ( UC1L143 );
UC1L182 = SUM(UC1L182_adder_eqn);

--UC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126 at LABCELL_X24_Y10_N18
UC1L183_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[25]) ) + ( UC1_E_src1[25] ) + ( UC1L143 );
UC1L183 = CARRY(UC1L183_adder_eqn);


--UC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28] at FF_X22_Y10_N2
--register power-up is low

UC1_E_shift_rot_result[28] = DFFEAS(UC1L478, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[28],  ,  , UC1_E_new_inst);


--UC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129 at LABCELL_X24_Y10_N27
UC1L186_adder_eqn = ( UC1_E_src1[28] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[28]) ) + ( UC1L191 );
UC1L186 = SUM(UC1L186_adder_eqn);

--UC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130 at LABCELL_X24_Y10_N27
UC1L187_adder_eqn = ( UC1_E_src1[28] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[28]) ) + ( UC1L191 );
UC1L187 = CARRY(UC1L187_adder_eqn);


--EB4_ram_block1a3 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_4_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a3 at M10K_X14_Y7_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 2, Port B Depth: 4096, Port B Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB4_ram_block1a3_PORT_A_data_in = BUS(UC1_d_writedata[27], UC1_d_writedata[31]);
EB4_ram_block1a3_PORT_A_data_in_reg = DFFE(EB4_ram_block1a3_PORT_A_data_in, EB4_ram_block1a3_clock_0, , , );
EB4_ram_block1a3_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB4_ram_block1a3_PORT_A_address_reg = DFFE(EB4_ram_block1a3_PORT_A_address, EB4_ram_block1a3_clock_0, , , );
EB4_ram_block1a3_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB4_ram_block1a3_PORT_B_address_reg = DFFE(EB4_ram_block1a3_PORT_B_address, EB4_ram_block1a3_clock_0, , , );
EB4_ram_block1a3_PORT_A_write_enable = AC2_av_writebyteenable[3];
EB4_ram_block1a3_PORT_A_write_enable_reg = DFFE(EB4_ram_block1a3_PORT_A_write_enable, EB4_ram_block1a3_clock_0, , , );
EB4_ram_block1a3_PORT_B_read_enable = VCC;
EB4_ram_block1a3_PORT_B_read_enable_reg = DFFE(EB4_ram_block1a3_PORT_B_read_enable, EB4_ram_block1a3_clock_0, , , );
EB4_ram_block1a3_clock_0 = GLOBAL(A1L23);
EB4_ram_block1a3_PORT_B_data_out = MEMORY(EB4_ram_block1a3_PORT_A_data_in_reg, , EB4_ram_block1a3_PORT_A_address_reg, EB4_ram_block1a3_PORT_B_address_reg, EB4_ram_block1a3_PORT_A_write_enable_reg, , , EB4_ram_block1a3_PORT_B_read_enable_reg, , , EB4_ram_block1a3_clock_0, , , , , , , );
EB4_ram_block1a3 = EB4_ram_block1a3_PORT_B_data_out[0];

--EB4_ram_block1a7 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_4_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a7 at M10K_X14_Y7_N0
EB4_ram_block1a3_PORT_A_data_in = BUS(UC1_d_writedata[27], UC1_d_writedata[31]);
EB4_ram_block1a3_PORT_A_data_in_reg = DFFE(EB4_ram_block1a3_PORT_A_data_in, EB4_ram_block1a3_clock_0, , , );
EB4_ram_block1a3_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB4_ram_block1a3_PORT_A_address_reg = DFFE(EB4_ram_block1a3_PORT_A_address, EB4_ram_block1a3_clock_0, , , );
EB4_ram_block1a3_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB4_ram_block1a3_PORT_B_address_reg = DFFE(EB4_ram_block1a3_PORT_B_address, EB4_ram_block1a3_clock_0, , , );
EB4_ram_block1a3_PORT_A_write_enable = AC2_av_writebyteenable[3];
EB4_ram_block1a3_PORT_A_write_enable_reg = DFFE(EB4_ram_block1a3_PORT_A_write_enable, EB4_ram_block1a3_clock_0, , , );
EB4_ram_block1a3_PORT_B_read_enable = VCC;
EB4_ram_block1a3_PORT_B_read_enable_reg = DFFE(EB4_ram_block1a3_PORT_B_read_enable, EB4_ram_block1a3_clock_0, , , );
EB4_ram_block1a3_clock_0 = GLOBAL(A1L23);
EB4_ram_block1a3_PORT_B_data_out = MEMORY(EB4_ram_block1a3_PORT_A_data_in_reg, , EB4_ram_block1a3_PORT_A_address_reg, EB4_ram_block1a3_PORT_B_address_reg, EB4_ram_block1a3_PORT_A_write_enable_reg, , , EB4_ram_block1a3_PORT_B_read_enable_reg, , , EB4_ram_block1a3_clock_0, , , , , , , );
EB4_ram_block1a7 = EB4_ram_block1a3_PORT_B_data_out[1];


--UC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27] at FF_X22_Y10_N31
--register power-up is low

UC1_E_shift_rot_result[27] = DFFEAS(UC1L477, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[27],  ,  , UC1_E_new_inst);


--UC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133 at LABCELL_X24_Y10_N24
UC1L190_adder_eqn = ( UC1_E_src1[27] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[27]) ) + ( UC1L179 );
UC1L190 = SUM(UC1L190_adder_eqn);

--UC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134 at LABCELL_X24_Y10_N24
UC1L191_adder_eqn = ( UC1_E_src1[27] ) + ( !UC1_E_alu_sub $ (!UC1_E_src2[27]) ) + ( UC1L179 );
UC1L191 = CARRY(UC1L191_adder_eqn);


--EB4_ram_block1a5 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_4_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a5 at M10K_X14_Y9_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 2, Port B Depth: 4096, Port B Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 8, Port B Logical Depth: 4096, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB4_ram_block1a5_PORT_A_data_in = BUS(UC1_d_writedata[29], UC1_d_writedata[30]);
EB4_ram_block1a5_PORT_A_data_in_reg = DFFE(EB4_ram_block1a5_PORT_A_data_in, EB4_ram_block1a5_clock_0, , , );
EB4_ram_block1a5_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB4_ram_block1a5_PORT_A_address_reg = DFFE(EB4_ram_block1a5_PORT_A_address, EB4_ram_block1a5_clock_0, , , );
EB4_ram_block1a5_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB4_ram_block1a5_PORT_B_address_reg = DFFE(EB4_ram_block1a5_PORT_B_address, EB4_ram_block1a5_clock_0, , , );
EB4_ram_block1a5_PORT_A_write_enable = AC2_av_writebyteenable[3];
EB4_ram_block1a5_PORT_A_write_enable_reg = DFFE(EB4_ram_block1a5_PORT_A_write_enable, EB4_ram_block1a5_clock_0, , , );
EB4_ram_block1a5_PORT_B_read_enable = VCC;
EB4_ram_block1a5_PORT_B_read_enable_reg = DFFE(EB4_ram_block1a5_PORT_B_read_enable, EB4_ram_block1a5_clock_0, , , );
EB4_ram_block1a5_clock_0 = GLOBAL(A1L23);
EB4_ram_block1a5_PORT_B_data_out = MEMORY(EB4_ram_block1a5_PORT_A_data_in_reg, , EB4_ram_block1a5_PORT_A_address_reg, EB4_ram_block1a5_PORT_B_address_reg, EB4_ram_block1a5_PORT_A_write_enable_reg, , , EB4_ram_block1a5_PORT_B_read_enable_reg, , , EB4_ram_block1a5_clock_0, , , , , , , );
EB4_ram_block1a5 = EB4_ram_block1a5_PORT_B_data_out[0];

--EB4_ram_block1a6 is nios_system:u0|raminfr_be:inferred_ram_be_0|altsyncram:RAM_4_rtl_0|altsyncram_s9n1:auto_generated|ram_block1a6 at M10K_X14_Y9_N0
EB4_ram_block1a5_PORT_A_data_in = BUS(UC1_d_writedata[29], UC1_d_writedata[30]);
EB4_ram_block1a5_PORT_A_data_in_reg = DFFE(EB4_ram_block1a5_PORT_A_data_in, EB4_ram_block1a5_clock_0, , , );
EB4_ram_block1a5_PORT_A_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB4_ram_block1a5_PORT_A_address_reg = DFFE(EB4_ram_block1a5_PORT_A_address, EB4_ram_block1a5_clock_0, , , );
EB4_ram_block1a5_PORT_B_address = BUS(UC1_W_alu_result[2], UC1_W_alu_result[3], UC1_W_alu_result[4], UC1_W_alu_result[5], UC1_W_alu_result[6], UC1_W_alu_result[7], UC1_W_alu_result[8], UC1_W_alu_result[9], UC1_W_alu_result[10], UC1_W_alu_result[11], UC1_W_alu_result[12], UC1_W_alu_result[13]);
EB4_ram_block1a5_PORT_B_address_reg = DFFE(EB4_ram_block1a5_PORT_B_address, EB4_ram_block1a5_clock_0, , , );
EB4_ram_block1a5_PORT_A_write_enable = AC2_av_writebyteenable[3];
EB4_ram_block1a5_PORT_A_write_enable_reg = DFFE(EB4_ram_block1a5_PORT_A_write_enable, EB4_ram_block1a5_clock_0, , , );
EB4_ram_block1a5_PORT_B_read_enable = VCC;
EB4_ram_block1a5_PORT_B_read_enable_reg = DFFE(EB4_ram_block1a5_PORT_B_read_enable, EB4_ram_block1a5_clock_0, , , );
EB4_ram_block1a5_clock_0 = GLOBAL(A1L23);
EB4_ram_block1a5_PORT_B_data_out = MEMORY(EB4_ram_block1a5_PORT_A_data_in_reg, , EB4_ram_block1a5_PORT_A_address_reg, EB4_ram_block1a5_PORT_B_address_reg, EB4_ram_block1a5_PORT_A_write_enable_reg, , , EB4_ram_block1a5_PORT_B_read_enable_reg, , , EB4_ram_block1a5_clock_0, , , , , , , );
EB4_ram_block1a6 = EB4_ram_block1a5_PORT_B_data_out[1];


--UC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29] at FF_X22_Y10_N35
--register power-up is low

UC1_E_shift_rot_result[29] = DFFEAS(UC1L479, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[29],  ,  , UC1_E_new_inst);


--SB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at MLABCELL_X15_Y5_N9
SB1_counter_comb_bita3_adder_eqn = ( SB1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( SB1L11 );
SB1_counter_comb_bita3 = SUM(SB1_counter_comb_bita3_adder_eqn);

--SB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at MLABCELL_X15_Y5_N9
SB1L15_adder_eqn = ( SB1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( SB1L11 );
SB1L15 = CARRY(SB1L15_adder_eqn);


--SB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at MLABCELL_X15_Y5_N0
SB1_counter_comb_bita0_adder_eqn = ( SB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB1_counter_comb_bita0 = SUM(SB1_counter_comb_bita0_adder_eqn);

--SB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at MLABCELL_X15_Y5_N0
SB1L3_adder_eqn = ( SB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB1L3 = CARRY(SB1L3_adder_eqn);


--SB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at MLABCELL_X15_Y5_N6
SB1_counter_comb_bita2_adder_eqn = ( SB1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( SB1L7 );
SB1_counter_comb_bita2 = SUM(SB1_counter_comb_bita2_adder_eqn);

--SB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at MLABCELL_X15_Y5_N6
SB1L11_adder_eqn = ( SB1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( SB1L7 );
SB1L11 = CARRY(SB1L11_adder_eqn);


--SB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at MLABCELL_X15_Y5_N3
SB1_counter_comb_bita1_adder_eqn = ( SB1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( SB1L3 );
SB1_counter_comb_bita1 = SUM(SB1_counter_comb_bita1_adder_eqn);

--SB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at MLABCELL_X15_Y5_N3
SB1L7_adder_eqn = ( SB1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( SB1L3 );
SB1L7 = CARRY(SB1L7_adder_eqn);


--SB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at MLABCELL_X15_Y5_N15
SB1_counter_comb_bita5_adder_eqn = ( SB1_counter_reg_bit[5] ) + ( !U1_fifo_wr ) + ( SB1L19 );
SB1_counter_comb_bita5 = SUM(SB1_counter_comb_bita5_adder_eqn);


--SB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at MLABCELL_X15_Y5_N12
SB1_counter_comb_bita4_adder_eqn = ( SB1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( SB1L15 );
SB1_counter_comb_bita4 = SUM(SB1_counter_comb_bita4_adder_eqn);

--SB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at MLABCELL_X15_Y5_N12
SB1L19_adder_eqn = ( SB1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( SB1L15 );
SB1L19 = CARRY(SB1L19_adder_eqn);


--MD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] at FF_X7_Y5_N35
--register power-up is low

MD1_MonDReg[22] = DFFEAS(MD1L96, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[22],  , MD1L75, !PD1_take_action_ocimem_b);


--QD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] at FF_X3_Y5_N2
--register power-up is low

QD1_sr[22] = DFFEAS(QD1L84, A1L5,  ,  , QD1L32,  ,  , QD1L31,  );


--CD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] at FF_X4_Y5_N23
--register power-up is low

CD1_break_readreg[20] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L48, PD1_jdo[20],  , CD1L49, VCC);


--MD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] at FF_X8_Y5_N1
--register power-up is low

MD1_MonDReg[20] = DFFEAS(MD1L92, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[20],  , MD1L75, !PD1_take_action_ocimem_b);


--CD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] at FF_X4_Y5_N50
--register power-up is low

CD1_break_readreg[19] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L48, PD1_jdo[19],  , CD1L49, VCC);


--MD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] at FF_X7_Y5_N1
--register power-up is low

MD1_MonDReg[19] = DFFEAS(MD1L90, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[19],  , MD1L75, !PD1_take_action_ocimem_b);


--QD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] at FF_X3_Y5_N59
--register power-up is low

QD1_sr[19] = DFFEAS(QD1L85, A1L5,  ,  , QD1L32,  ,  , QD1L31,  );


--MD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] at FF_X7_Y5_N4
--register power-up is low

MD1_MonDReg[23] = DFFEAS(MD1L99, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[23],  , MD1L75, !PD1_take_action_ocimem_b);


--MD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] at FF_X7_Y5_N55
--register power-up is low

MD1_MonDReg[25] = DFFEAS(MD1L103, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[25],  , MD1L75, !PD1_take_action_ocimem_b);


--MD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] at FF_X7_Y5_N17
--register power-up is low

MD1_MonDReg[26] = DFFEAS(MD1L106, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[26],  , MD1L75, !PD1_take_action_ocimem_b);


--MD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] at FF_X7_Y5_N19
--register power-up is low

MD1_MonDReg[11] = DFFEAS(MD1L76, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[11],  , MD1L75, !PD1_take_action_ocimem_b);


--MD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] at FF_X8_Y5_N31
--register power-up is low

MD1_MonDReg[13] = DFFEAS(MD1L80, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[13],  , MD1L75, !PD1_take_action_ocimem_b);


--MD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] at FF_X7_Y5_N25
--register power-up is low

MD1_MonDReg[15] = DFFEAS(MD1L83, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[15],  , MD1L75, !PD1_take_action_ocimem_b);


--MD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] at FF_X8_Y5_N52
--register power-up is low

MD1_MonDReg[9] = DFFEAS(MD1L71, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[9],  , MD1L75, !PD1_take_action_ocimem_b);


--MD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] at FF_X8_Y5_N7
--register power-up is low

MD1_MonDReg[10] = DFFEAS(MD1L73, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[10],  , MD1L75, !PD1_take_action_ocimem_b);


--U1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5 at LABCELL_X16_Y5_N39
U1L34_adder_eqn = ( !SB1L31Q ) + ( GND ) + ( U1L39 );
U1L34 = SUM(U1L34_adder_eqn);

--U1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6 at LABCELL_X16_Y5_N39
U1L35_adder_eqn = ( !SB1L31Q ) + ( GND ) + ( U1L39 );
U1L35 = CARRY(U1L35_adder_eqn);


--MD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] at FF_X8_Y5_N10
--register power-up is low

MD1_MonDReg[17] = DFFEAS(MD1L87, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[17],  , MD1L75, !PD1_take_action_ocimem_b);


--U1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9 at LABCELL_X16_Y5_N36
U1L38_adder_eqn = ( !SB1_counter_reg_bit[2] ) + ( GND ) + ( U1L43 );
U1L38 = SUM(U1L38_adder_eqn);

--U1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10 at LABCELL_X16_Y5_N36
U1L39_adder_eqn = ( !SB1_counter_reg_bit[2] ) + ( GND ) + ( U1L43 );
U1L39 = CARRY(U1L39_adder_eqn);


--U1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13 at LABCELL_X16_Y5_N33
U1L42_adder_eqn = ( !SB1L28Q ) + ( GND ) + ( U1L31 );
U1L42 = SUM(U1L42_adder_eqn);

--U1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14 at LABCELL_X16_Y5_N33
U1L43_adder_eqn = ( !SB1L28Q ) + ( GND ) + ( U1L31 );
U1L43 = CARRY(U1L43_adder_eqn);


--U1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17 at LABCELL_X16_Y5_N42
U1L46_adder_eqn = ( !SB1_counter_reg_bit[4] ) + ( GND ) + ( U1L35 );
U1L46 = SUM(U1L46_adder_eqn);

--U1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18 at LABCELL_X16_Y5_N42
U1L47_adder_eqn = ( !SB1_counter_reg_bit[4] ) + ( GND ) + ( U1L35 );
U1L47 = CARRY(U1L47_adder_eqn);


--MD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] at FF_X8_Y5_N49
--register power-up is low

MD1_MonDReg[21] = DFFEAS(MD1L94, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[21],  , MD1L75, !PD1_take_action_ocimem_b);


--U1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21 at LABCELL_X16_Y5_N48
U1L50_adder_eqn = ( !PB1_b_full ) + ( VCC ) + ( U1L55 );
U1L50 = SUM(U1L50_adder_eqn);


--U1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25 at LABCELL_X16_Y5_N45
U1L54_adder_eqn = ( !SB1_counter_reg_bit[5] ) + ( GND ) + ( U1L47 );
U1L54 = SUM(U1L54_adder_eqn);

--U1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26 at LABCELL_X16_Y5_N45
U1L55_adder_eqn = ( !SB1_counter_reg_bit[5] ) + ( GND ) + ( U1L47 );
U1L55 = CARRY(U1L55_adder_eqn);


--MD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] at FF_X7_Y5_N13
--register power-up is low

MD1_MonDReg[7] = DFFEAS(MD1L68, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[7],  , MD1L75, !PD1_take_action_ocimem_b);


--MD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] at FF_X8_Y5_N4
--register power-up is low

MD1_MonDReg[6] = DFFEAS(MD1L66, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[6],  , MD1L75, !PD1_take_action_ocimem_b);


--CD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] at FF_X4_Y5_N52
--register power-up is low

CD1_break_readreg[17] = DFFEAS(CD1L30, GLOBAL(A1L23),  ,  , CD1L48,  ,  , CD1L49,  );


--FB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X7_Y2_N5
--register power-up is low

FB1_td_shift[8] = AMPP_FUNCTION(A1L5, FB1L76, !N1_clr_reg, !Q1_state[4], FB1L67);


--FB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X7_Y2_N10
--register power-up is low

FB1_count[4] = AMPP_FUNCTION(A1L5, FB1_count[3], !N1_clr_reg, !Q1_state[4], GND, FB1L67);


--CD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] at FF_X4_Y5_N44
--register power-up is low

CD1_break_readreg[25] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L48, PD1_jdo[25],  , CD1L49, VCC);


--CD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] at FF_X4_Y5_N47
--register power-up is low

CD1_break_readreg[5] = DFFEAS(CD1L10, GLOBAL(A1L23),  ,  , CD1L48,  ,  , CD1L49,  );


--CD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] at FF_X4_Y5_N14
--register power-up is low

CD1_break_readreg[26] = DFFEAS(CD1L43, GLOBAL(A1L23),  ,  , CD1L48,  ,  , CD1L49,  );


--CD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] at FF_X4_Y5_N16
--register power-up is low

CD1_break_readreg[27] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L48, PD1_jdo[27],  , CD1L49, VCC);


--MD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] at FF_X8_Y5_N38
--register power-up is low

MD1_MonDReg[27] = DFFEAS(MD1L109, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[27],  , MD1L75, !PD1_take_action_ocimem_b);


--CD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] at FF_X4_Y5_N56
--register power-up is low

CD1_break_readreg[28] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L48, PD1_jdo[28],  , CD1L49, VCC);


--MD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] at FF_X8_Y5_N40
--register power-up is low

MD1_MonDReg[28] = DFFEAS(MD1L111, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[28],  , MD1L75, !PD1_take_action_ocimem_b);


--CD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] at FF_X4_Y5_N13
--register power-up is low

CD1_break_readreg[29] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L48, PD1_jdo[29],  , CD1L49, VCC);


--MD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] at FF_X7_Y5_N23
--register power-up is low

MD1_MonDReg[30] = DFFEAS(MD1L115, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[30],  , MD1L75, !PD1_take_action_ocimem_b);


--CD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] at FF_X4_Y5_N58
--register power-up is low

CD1_break_readreg[30] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L48, PD1_jdo[30],  , CD1L49, VCC);


--CD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] at FF_X4_Y5_N17
--register power-up is low

CD1_break_readreg[31] = DFFEAS(CD1L51, GLOBAL(A1L23),  ,  , CD1L48,  ,  , CD1L49,  );


--MD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] at FF_X8_Y5_N34
--register power-up is low

MD1_MonDReg[31] = DFFEAS(MD1L117, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[31],  , MD1L75, !PD1_take_action_ocimem_b);


--QD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] at FF_X3_Y5_N5
--register power-up is low

QD1_sr[23] = DFFEAS(QD1L88, A1L5,  ,  , QD1L32,  ,  , QD1L31,  );


--CD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] at FF_X4_Y5_N38
--register power-up is low

CD1_break_readreg[21] = DFFEAS(CD1L35, GLOBAL(A1L23),  ,  , CD1L48,  ,  , CD1L49,  );


--CD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] at FF_X4_Y5_N32
--register power-up is low

CD1_break_readreg[18] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L48, PD1_jdo[18],  , CD1L49, VCC);


--QD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] at FF_X3_Y5_N23
--register power-up is low

QD1_sr[16] = DFFEAS(QD1L89, A1L5,  ,  , QD1L32,  ,  , QD1L31,  );


--FB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X7_Y2_N1
--register power-up is low

FB1_count[3] = AMPP_FUNCTION(A1L5, FB1L11, !N1_clr_reg, !Q1_state[4], FB1L67);


--QD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] at FF_X3_Y5_N8
--register power-up is low

QD1_sr[24] = DFFEAS(QD1L90, A1L5,  ,  , QD1L32,  ,  , QD1L31,  );


--QD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] at FF_X2_Y5_N20
--register power-up is low

QD1_sr[8] = DFFEAS(QD1L91, A1L5,  ,  , QD1L20,  ,  , QD1L19,  );


--CD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] at FF_X4_Y5_N41
--register power-up is low

CD1_break_readreg[6] = DFFEAS(CD1L12, GLOBAL(A1L23),  ,  , CD1L48,  ,  , CD1L49,  );


--CD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] at FF_X4_Y5_N35
--register power-up is low

CD1_break_readreg[22] = DFFEAS(CD1L37, GLOBAL(A1L23),  ,  , CD1L48,  ,  , CD1L49,  );


--QD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] at FF_X2_Y5_N14
--register power-up is low

QD1_sr[14] = DFFEAS(QD1L92, A1L5,  ,  , QD1L20,  ,  , QD1L19,  );


--QD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] at FF_X2_Y5_N32
--register power-up is low

QD1_sr[12] = DFFEAS(QD1L95, A1L5,  ,  , QD1L20,  ,  , QD1L19,  );


--QD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] at FF_X2_Y5_N35
--register power-up is low

QD1_sr[13] = DFFEAS(QD1L96, A1L5,  ,  , QD1L20,  ,  , QD1L19,  );


--QD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] at FF_X2_Y5_N41
--register power-up is low

QD1_sr[11] = DFFEAS(QD1L97, A1L5,  ,  , QD1L20,  ,  , QD1L19,  );


--QD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] at FF_X2_Y5_N38
--register power-up is low

QD1_sr[10] = DFFEAS(QD1L98, A1L5,  ,  , QD1L20,  ,  , QD1L19,  );


--QD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] at FF_X2_Y5_N23
--register power-up is low

QD1_sr[9] = DFFEAS(QD1L99, A1L5,  ,  , QD1L20,  ,  , QD1L19,  );


--CD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] at FF_X4_Y5_N2
--register power-up is low

CD1_break_readreg[15] = DFFEAS(CD1L27, GLOBAL(A1L23),  ,  , CD1L48,  ,  , CD1L49,  );


--FB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X7_Y2_N25
--register power-up is low

FB1_count[2] = AMPP_FUNCTION(A1L5, FB1L8Q, !N1_clr_reg, !Q1_state[4], GND, FB1L67);


--CD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] at FF_X4_Y5_N20
--register power-up is low

CD1_break_readreg[23] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L48, PD1_jdo[23],  , CD1L49, VCC);


--CD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] at FF_X4_Y5_N5
--register power-up is low

CD1_break_readreg[7] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L48, PD1_jdo[7],  , CD1L49, VCC);


--CD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] at FF_X4_Y5_N22
--register power-up is low

CD1_break_readreg[13] = DFFEAS(CD1L23, GLOBAL(A1L23),  ,  , CD1L48,  ,  , CD1L49,  );


--CD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] at FF_X4_Y5_N49
--register power-up is low

CD1_break_readreg[14] = DFFEAS(CD1L25, GLOBAL(A1L23),  ,  , CD1L48,  ,  , CD1L49,  );


--CD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] at FF_X4_Y5_N55
--register power-up is low

CD1_break_readreg[11] = DFFEAS(CD1L20, GLOBAL(A1L23),  ,  , CD1L48,  ,  , CD1L49,  );


--CD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] at FF_X3_Y6_N1
--register power-up is low

CD1_break_readreg[12] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L48, PD1_jdo[12],  , CD1L49, VCC);


--CD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] at FF_X3_Y6_N46
--register power-up is low

CD1_break_readreg[10] = DFFEAS(CD1L18, GLOBAL(A1L23),  ,  , CD1L48,  ,  , CD1L49,  );


--CD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] at FF_X3_Y6_N49
--register power-up is low

CD1_break_readreg[9] = DFFEAS( , GLOBAL(A1L23),  ,  , CD1L48, PD1_jdo[9],  , CD1L49, VCC);


--CD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] at FF_X4_Y5_N59
--register power-up is low

CD1_break_readreg[8] = DFFEAS(CD1L15, GLOBAL(A1L23),  ,  , CD1L48,  ,  , CD1L49,  );


--MD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 at LABCELL_X4_Y4_N48
MD1L123 = ( !MD1_jtag_ram_rd_d1 & ( (!PD1_take_action_ocimem_b & (!MD1_MonAReg[3] & (MD1_MonAReg[4] & (!MD1_MonAReg[2])))) # (PD1_take_action_ocimem_b & ((((PD1_jdo[32]))))) ) ) # ( MD1_jtag_ram_rd_d1 & ( ((!PD1_take_action_ocimem_b & (YD1_q_a[29])) # (PD1_take_action_ocimem_b & (((PD1_jdo[32]))))) ) );


--MD1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11 at LABCELL_X4_Y4_N30
MD1L127 = ( !MD1_jtag_ram_rd_d1 & ( (!PD1_take_action_ocimem_b & (MD1_MonAReg[3] & (!MD1_MonAReg[4] & (!MD1_MonAReg[2])))) # (PD1_take_action_ocimem_b & ((((PD1_jdo[21]))))) ) ) # ( MD1_jtag_ram_rd_d1 & ( ((!PD1_take_action_ocimem_b & (YD1_q_a[18])) # (PD1_take_action_ocimem_b & (((PD1_jdo[21]))))) ) );


--MD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 at LABCELL_X4_Y5_N24
MD1L131 = ( !MD1_jtag_ram_rd_d1 & ( (!PD1_take_action_ocimem_b & (MD1_MonAReg[2] & (((!MD1_MonAReg[4] & MD1_MonAReg[3]))))) # (PD1_take_action_ocimem_b & (((PD1_jdo[11])))) ) ) # ( MD1_jtag_ram_rd_d1 & ( (((!PD1_take_action_ocimem_b & ((YD1_q_a[8]))) # (PD1_take_action_ocimem_b & (PD1_jdo[11])))) ) );


--MD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19 at LABCELL_X10_Y5_N24
MD1L135 = ( !MD1_jtag_ram_rd_d1 & ( (!PD1_take_action_ocimem_b & (((!MD1_MonAReg[2] & (!MD1_MonAReg[4] & !MD1_MonAReg[3]))))) # (PD1_take_action_ocimem_b & (PD1_jdo[8])) ) ) # ( MD1_jtag_ram_rd_d1 & ( ((!PD1_take_action_ocimem_b & (((YD1_q_a[5])))) # (PD1_take_action_ocimem_b & (PD1_jdo[8]))) ) );


--PB2L9 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X17_Y5_N24
PB2L9 = ( !PB2_b_non_empty & ( ((((PB2_b_full)) # (FB1L60Q))) ) ) # ( PB2_b_non_empty & ( (!AC1L35) # (((!AC1L36) # ((!U1L73) # (PB2_b_full))) # (PB2L2)) ) );


--UC1L813 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0 at LABCELL_X18_Y9_N6
UC1L813 = ( !UC1_R_ctrl_break & ( (!UC1_D_iw[6] & ((!UC1_R_ctrl_wrctl_inst & (((UC1_W_bstatus_reg)))) # (UC1_R_ctrl_wrctl_inst & ((!UC1L623 & ((UC1_W_bstatus_reg))) # (UC1L623 & (UC1_E_src1[0])))))) # (UC1_D_iw[6] & ((((UC1_W_bstatus_reg))))) ) ) # ( UC1_R_ctrl_break & ( (((UC1_W_status_reg_pie))) ) );


--UC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3 at LABCELL_X23_Y7_N30
UC1L350 = ( !UC1_D_iw[8] & ( (!UC1_D_iw[9] & (UC1_D_iw[6] & (UC1_W_ienable_reg[1] & (!UC1_D_iw[10] & UC1_D_iw[7])))) ) ) # ( UC1_D_iw[8] & ( (!UC1_D_iw[9] & (!UC1_D_iw[6] & (UC1_W_ipending_reg[1] & (!UC1_D_iw[10] & !UC1_D_iw[7])))) ) );


--UC1L773 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1 at LABCELL_X27_Y8_N36
UC1L773 = ( !UC1L280Q & ( (!UC1_D_iw[13] & (UC1L276Q & (!UC1_D_iw[16] & (UC1L577 & !UC1_D_iw[11])))) ) ) # ( UC1L280Q & ( (!UC1_D_iw[13] & (UC1L276Q & (UC1L282Q & (UC1L577 & !UC1_D_iw[11])))) ) );


--FB1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at MLABCELL_X6_Y2_N6
FB1L55 = AMPP_FUNCTION(!A1L6, !H1_splitter_nodes_receive_0[3], !Q1_state[3], !Q1_state[4], !FB1_state, !N1_virtual_ir_scan_reg, !N1_irf_reg[1][0]);


--UC1L833 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31 at MLABCELL_X21_Y10_N0
UC1L833 = ( !UC1_R_ctrl_rd_ctl_reg & ( (!UC1_R_ctrl_ld & (((!UC1_R_ctrl_br_cmp & ((UC1_W_alu_result[0]))) # (UC1_R_ctrl_br_cmp & (UC1_W_cmp_result))))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte0_data[0])))) ) ) # ( UC1_R_ctrl_rd_ctl_reg & ( (!UC1_R_ctrl_ld & (((!UC1_R_ctrl_br_cmp & ((UC1_W_control_rd_data[0]))) # (UC1_R_ctrl_br_cmp & (UC1_W_cmp_result))))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte0_data[0])))) ) );


--V1_data_out[0] is nios_system:u0|nios_system_leds:leds|data_out[0] at FF_X21_Y5_N50
--register power-up is low

V1_data_out[0] = DFFEAS(V1L8, GLOBAL(A1L23), !AE2_r_sync_rst,  , V1L3,  ,  ,  ,  );


--V1_data_out[1] is nios_system:u0|nios_system_leds:leds|data_out[1] at FF_X21_Y5_N53
--register power-up is low

V1_data_out[1] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , V1L3, UC1_d_writedata[1],  ,  , VCC);


--V1_data_out[2] is nios_system:u0|nios_system_leds:leds|data_out[2] at FF_X21_Y5_N11
--register power-up is low

V1_data_out[2] = DFFEAS(V1L11, GLOBAL(A1L23), !AE2_r_sync_rst,  , V1L3,  ,  ,  ,  );


--V1_data_out[3] is nios_system:u0|nios_system_leds:leds|data_out[3] at FF_X21_Y5_N8
--register power-up is low

V1_data_out[3] = DFFEAS(V1L13, GLOBAL(A1L23), !AE2_r_sync_rst,  , V1L3,  ,  ,  ,  );


--V1_data_out[4] is nios_system:u0|nios_system_leds:leds|data_out[4] at FF_X21_Y5_N10
--register power-up is low

V1_data_out[4] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , V1L3, UC1_d_writedata[4],  ,  , VCC);


--V1_data_out[5] is nios_system:u0|nios_system_leds:leds|data_out[5] at FF_X21_Y5_N28
--register power-up is low

V1_data_out[5] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , V1L3, UC1_d_writedata[5],  ,  , VCC);


--V1_data_out[6] is nios_system:u0|nios_system_leds:leds|data_out[6] at FF_X21_Y5_N52
--register power-up is low

V1_data_out[6] = DFFEAS(V1L17, GLOBAL(A1L23), !AE2_r_sync_rst,  , V1L3,  ,  ,  ,  );


--V1_data_out[7] is nios_system:u0|nios_system_leds:leds|data_out[7] at FF_X21_Y5_N7
--register power-up is low

V1_data_out[7] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , V1L3, UC1_d_writedata[7],  ,  , VCC);


--FB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X2_Y2_N2
--register power-up is low

FB1_adapted_tdo = AMPP_FUNCTION(!A1L5, FB1L2, !N1_clr_reg);


--QD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] at FF_X1_Y5_N50
--register power-up is low

QD1_sr[0] = DFFEAS(QD1L58, A1L5,  ,  ,  ,  ,  ,  ,  );


--QD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] at FF_X2_Y5_N56
--register power-up is low

QD1_ir_out[0] = DFFEAS( , A1L5,  ,  ,  , SD3_dreg[0],  ,  , VCC);


--QD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] at FF_X1_Y5_N46
--register power-up is low

QD1_ir_out[1] = DFFEAS( , A1L5,  ,  ,  , SD2_dreg[0],  ,  , VCC);


--UC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0] at FF_X27_Y9_N44
--register power-up is low

UC1_d_writedata[0] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[0],  ,  , VCC);


--AE2_r_sync_rst is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst at FF_X19_Y4_N41
--register power-up is low

AE2_r_sync_rst = DFFEAS(AE2L1, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--DC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0 at MLABCELL_X6_Y7_N48
DC1L2 = ( !UC1_W_alu_result[9] & ( !UC1_W_alu_result[11] & ( (!UC1_W_alu_result[8] & (!UC1_W_alu_result[6] & (!UC1_W_alu_result[10] & !UC1_W_alu_result[7]))) ) ) );


--DC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~1 at MLABCELL_X15_Y6_N0
DC1L3 = ( UC1_W_alu_result[12] & ( (!UC1_W_alu_result[14] & (!UC1_W_alu_result[13] & UC1_W_alu_result[15])) ) );


--FB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X6_Y4_N19
--register power-up is low

FB1_rst1 = AMPP_FUNCTION(A1L23, FB1L47, !AE2_r_sync_rst);


--AC7_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1] at FF_X21_Y5_N43
--register power-up is low

AC7_wait_latency_counter[1] = DFFEAS(AC7L17, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L1 is nios_system:u0|nios_system_leds:leds|always0~0 at MLABCELL_X21_Y5_N15
V1L1 = ( !AC7_wait_latency_counter[1] & ( FB1_rst1 ) );


--AC7_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0] at FF_X21_Y5_N31
--register power-up is low

AC7_wait_latency_counter[0] = DFFEAS(AC7L18, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1] at FF_X18_Y5_N14
--register power-up is low

ZB7_mem_used[1] = DFFEAS(ZB7L8, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write at FF_X18_Y6_N50
--register power-up is low

UC1_d_write = DFFEAS(UC1_E_st_stall, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted at FF_X18_Y6_N31
--register power-up is low

CC1_write_accepted = DFFEAS(CC1L11, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L2 is nios_system:u0|nios_system_leds:leds|always0~1 at MLABCELL_X21_Y5_N24
V1L2 = ( UC1L1039Q & ( !ZB7L9Q & ( (!AC7_wait_latency_counter[0] & (!UC1_W_alu_result[3] & (!UC1_W_alu_result[2] & !CC1_write_accepted))) ) ) );


--V1L3 is nios_system:u0|nios_system_leds:leds|always0~2 at MLABCELL_X21_Y5_N39
V1L3 = ( !UC1_W_alu_result[5] & ( DC1L2 & ( (!UC1_W_alu_result[4] & (V1L1 & (DC1L3 & V1L2))) ) ) );


--UC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1] at FF_X27_Y5_N17
--register power-up is low

UC1_d_writedata[1] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[1],  ,  , VCC);


--UC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2] at FF_X28_Y5_N50
--register power-up is low

UC1_d_writedata[2] = DFFEAS(UC1L990, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3] at FF_X28_Y5_N8
--register power-up is low

UC1_d_writedata[3] = DFFEAS(UC1L992, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4] at FF_X27_Y9_N20
--register power-up is low

UC1_d_writedata[4] = DFFEAS(UC1L994, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5] at FF_X27_Y9_N2
--register power-up is low

UC1_d_writedata[5] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[5],  ,  , VCC);


--UC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6] at FF_X27_Y9_N59
--register power-up is low

UC1_d_writedata[6] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , ZC2_q_b[6],  ,  , VCC);


--UC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7] at FF_X27_Y9_N23
--register power-up is low

UC1_d_writedata[7] = DFFEAS(UC1L998, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 at MLABCELL_X3_Y3_N51
ND1L3 = (H1_splitter_nodes_receive_1[3] & (Q1_state[4] & !N1_virtual_ir_scan_reg));


--QD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5 at MLABCELL_X3_Y3_N18
QD1L56 = ( H1_splitter_nodes_receive_1[3] & ( (QD1_sr[0] & ((!Q1_state[3]) # (N1_virtual_ir_scan_reg))) ) ) # ( !H1_splitter_nodes_receive_1[3] & ( QD1_sr[0] ) );


--SD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X2_Y5_N50
--register power-up is low

SD3_dreg[0] = DFFEAS( , A1L5,  ,  ,  , SD3_din_s1,  ,  , VCC);


--QD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6 at LABCELL_X2_Y5_N51
QD1L57 = ( H1_splitter_nodes_receive_1[3] & ( !N1_irf_reg[2][0] & ( (!N1_virtual_ir_scan_reg & (Q1_state[3] & (!N1_irf_reg[2][1] & SD3_dreg[0]))) ) ) );


--QD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 at FF_X1_Y5_N37
--register power-up is low

QD1_DRsize.000 = DFFEAS(QD1L2, A1L5,  ,  , ND1_virtual_state_uir,  ,  ,  ,  );


--QD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7 at LABCELL_X1_Y5_N48
QD1L58 = ( QD1_sr[1] & ( QD1L57 & ( ((!ND1L3) # (A1L6)) # (QD1_DRsize.000) ) ) ) # ( !QD1_sr[1] & ( QD1L57 & ( (!ND1L3) # ((!QD1_DRsize.000 & A1L6)) ) ) ) # ( QD1_sr[1] & ( !QD1L57 & ( (!ND1L3 & (QD1L56)) # (ND1L3 & (((A1L6) # (QD1_DRsize.000)))) ) ) ) # ( !QD1_sr[1] & ( !QD1L57 & ( (!ND1L3 & (QD1L56)) # (ND1L3 & (((!QD1_DRsize.000 & A1L6)))) ) ) );


--SD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X1_Y5_N44
--register power-up is low

SD2_dreg[0] = DFFEAS( , A1L5,  ,  ,  , SD2_din_s1,  ,  , VCC);


--AE2_altera_reset_synchronizer_int_chain[4] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4] at FF_X19_Y4_N37
--register power-up is low

AE2_altera_reset_synchronizer_int_chain[4] = DFFEAS(AE2L12, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AE2_r_sync_rst_chain[1] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1] at FF_X19_Y4_N35
--register power-up is low

AE2_r_sync_rst_chain[1] = DFFEAS(AE2L22, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AE2L1 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|WideOr0~0 at LABCELL_X19_Y4_N39
AE2L1 = ((!AE2_r_sync_rst_chain[1] & AE2_r_sync_rst)) # (AE2_altera_reset_synchronizer_int_chain[4]);


--UC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot at FF_X25_Y10_N22
--register power-up is low

UC1_R_ctrl_shift_rot = DFFEAS(UC1L243, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic at FF_X24_Y7_N31
--register power-up is low

UC1_R_ctrl_logic = DFFEAS(UC1L227, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1] at FF_X28_Y8_N41
--register power-up is low

UC1_R_logic_op[1] = DFFEAS(UC1L300, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0] at FF_X28_Y8_N38
--register power-up is low

UC1_R_logic_op[0] = DFFEAS(UC1L299, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5] at FF_X23_Y9_N4
--register power-up is low

UC1_E_src1[5] = DFFEAS(UC1L735, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~0 at LABCELL_X23_Y11_N51
UC1L362 = ( UC1_E_src2[5] & ( !UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src1[5]))) ) ) # ( !UC1_E_src2[5] & ( (!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src1[5])) # (UC1_R_logic_op[1] & ((UC1_E_src1[5]))) ) );


--UC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~0 at LABCELL_X19_Y10_N51
UC1L316 = ( UC1L362 & ( UC1L58 & ( (!UC1_R_ctrl_shift_rot) # (UC1L411Q) ) ) ) # ( !UC1L362 & ( UC1L58 & ( (!UC1_R_ctrl_shift_rot & (!UC1_R_ctrl_logic)) # (UC1_R_ctrl_shift_rot & ((UC1L411Q))) ) ) ) # ( UC1L362 & ( !UC1L58 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic)) # (UC1_R_ctrl_shift_rot & ((UC1L411Q))) ) ) ) # ( !UC1L362 & ( !UC1L58 & ( (UC1_R_ctrl_shift_rot & UC1L411Q) ) ) );


--UC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X21_Y10_N40
--register power-up is low

UC1_R_ctrl_rd_ctl_reg = DFFEAS(UC1_D_op_rdctl, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp at FF_X27_Y8_N19
--register power-up is low

UC1_R_ctrl_br_cmp = DFFEAS(UC1L204, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1 at LABCELL_X19_Y10_N36
UC1L343 = ( UC1_R_ctrl_rd_ctl_reg & ( UC1_R_ctrl_br_cmp ) ) # ( !UC1_R_ctrl_rd_ctl_reg & ( UC1_R_ctrl_br_cmp ) ) # ( UC1_R_ctrl_rd_ctl_reg & ( !UC1_R_ctrl_br_cmp ) );


--UC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4] at FF_X23_Y7_N49
--register power-up is low

UC1_E_src2[4] = DFFEAS(UC1L769, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4] at FF_X23_Y9_N22
--register power-up is low

UC1_E_src1[4] = DFFEAS(UC1L734, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~1 at LABCELL_X23_Y11_N9
UC1L361 = ( UC1_E_src1[4] & ( !UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src2[4]))) ) ) # ( !UC1_E_src1[4] & ( (!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src2[4])) # (UC1_R_logic_op[1] & ((UC1_E_src2[4]))) ) );


--UC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~2 at LABCELL_X22_Y11_N0
UC1L315 = ( UC1L361 & ( UC1_E_shift_rot_result[4] & ( ((UC1_R_ctrl_logic) # (UC1L62)) # (UC1_R_ctrl_shift_rot) ) ) ) # ( !UC1L361 & ( UC1_E_shift_rot_result[4] & ( ((UC1L62 & !UC1_R_ctrl_logic)) # (UC1_R_ctrl_shift_rot) ) ) ) # ( UC1L361 & ( !UC1_E_shift_rot_result[4] & ( (!UC1_R_ctrl_shift_rot & ((UC1_R_ctrl_logic) # (UC1L62))) ) ) ) # ( !UC1L361 & ( !UC1_E_shift_rot_result[4] & ( (!UC1_R_ctrl_shift_rot & (UC1L62 & !UC1_R_ctrl_logic)) ) ) );


--UC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6] at FF_X23_Y9_N49
--register power-up is low

UC1_E_src1[6] = DFFEAS(UC1L736, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~2 at LABCELL_X23_Y11_N36
UC1L363 = ( UC1_E_src2[6] & ( !UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src1[6]))) ) ) # ( !UC1_E_src2[6] & ( (!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src1[6])) # (UC1_R_logic_op[1] & ((UC1_E_src1[6]))) ) );


--UC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~3 at LABCELL_X22_Y11_N21
UC1L317 = ( UC1L66 & ( UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & (UC1L363)) # (UC1_R_ctrl_shift_rot & ((UC1_E_shift_rot_result[6]))) ) ) ) # ( !UC1L66 & ( UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & (UC1L363)) # (UC1_R_ctrl_shift_rot & ((UC1_E_shift_rot_result[6]))) ) ) ) # ( UC1L66 & ( !UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot) # (UC1_E_shift_rot_result[6]) ) ) ) # ( !UC1L66 & ( !UC1_R_ctrl_logic & ( (UC1_R_ctrl_shift_rot & UC1_E_shift_rot_result[6]) ) ) );


--UC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7] at FF_X23_Y9_N31
--register power-up is low

UC1_E_src1[7] = DFFEAS(UC1L737, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~3 at LABCELL_X23_Y11_N39
UC1L364 = ( UC1_R_logic_op[1] & ( (!UC1_E_src1[7] & ((UC1_E_src2[7]))) # (UC1_E_src1[7] & ((!UC1L730Q) # (!UC1_E_src2[7]))) ) ) # ( !UC1_R_logic_op[1] & ( (!UC1L730Q & (!UC1_E_src1[7] & !UC1_E_src2[7])) # (UC1L730Q & (UC1_E_src1[7] & UC1_E_src2[7])) ) );


--UC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~4 at LABCELL_X22_Y11_N48
UC1L318 = ( UC1_R_ctrl_shift_rot & ( UC1_E_shift_rot_result[7] ) ) # ( !UC1_R_ctrl_shift_rot & ( UC1_E_shift_rot_result[7] & ( (!UC1_R_ctrl_logic & ((UC1L70))) # (UC1_R_ctrl_logic & (UC1L364)) ) ) ) # ( !UC1_R_ctrl_shift_rot & ( !UC1_E_shift_rot_result[7] & ( (!UC1_R_ctrl_logic & ((UC1L70))) # (UC1_R_ctrl_logic & (UC1L364)) ) ) );


--UC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11] at FF_X25_Y11_N1
--register power-up is low

UC1_E_src1[11] = DFFEAS(UC1L741, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~4 at LABCELL_X23_Y11_N45
UC1L368 = (!UC1_E_src2[11] & ((!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src1[11])) # (UC1_R_logic_op[1] & ((UC1_E_src1[11]))))) # (UC1_E_src2[11] & (!UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src1[11])))));


--UC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~5 at LABCELL_X22_Y11_N30
UC1L322 = ( UC1_R_ctrl_shift_rot & ( UC1_R_ctrl_logic & ( UC1_E_shift_rot_result[11] ) ) ) # ( !UC1_R_ctrl_shift_rot & ( UC1_R_ctrl_logic & ( UC1L368 ) ) ) # ( UC1_R_ctrl_shift_rot & ( !UC1_R_ctrl_logic & ( UC1_E_shift_rot_result[11] ) ) ) # ( !UC1_R_ctrl_shift_rot & ( !UC1_R_ctrl_logic & ( UC1L74 ) ) );


--UC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10] at FF_X23_Y9_N28
--register power-up is low

UC1_E_src1[10] = DFFEAS(UC1L740, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~5 at LABCELL_X23_Y11_N12
UC1L367 = ( UC1_E_src2[10] & ( !UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src1[10]))) ) ) # ( !UC1_E_src2[10] & ( (!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src1[10])) # (UC1_R_logic_op[1] & ((UC1_E_src1[10]))) ) );


--UC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~6 at LABCELL_X22_Y11_N39
UC1L321 = ( UC1L418Q & ( UC1L78 & ( ((!UC1_R_ctrl_logic) # (UC1L367)) # (UC1_R_ctrl_shift_rot) ) ) ) # ( !UC1L418Q & ( UC1L78 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # (UC1L367))) ) ) ) # ( UC1L418Q & ( !UC1L78 & ( ((UC1L367 & UC1_R_ctrl_logic)) # (UC1_R_ctrl_shift_rot) ) ) ) # ( !UC1L418Q & ( !UC1L78 & ( (!UC1_R_ctrl_shift_rot & (UC1L367 & UC1_R_ctrl_logic)) ) ) );


--UC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9] at FF_X23_Y9_N46
--register power-up is low

UC1_E_src1[9] = DFFEAS(UC1L739, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~6 at LABCELL_X23_Y11_N15
UC1L366 = (!UC1_E_src1[9] & ((!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src2[9])) # (UC1_R_logic_op[1] & ((UC1_E_src2[9]))))) # (UC1_E_src1[9] & (!UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src2[9])))));


--UC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~7 at LABCELL_X22_Y11_N54
UC1L320 = ( UC1_E_shift_rot_result[9] & ( ((!UC1_R_ctrl_logic & ((UC1L82))) # (UC1_R_ctrl_logic & (UC1L366))) # (UC1_R_ctrl_shift_rot) ) ) # ( !UC1_E_shift_rot_result[9] & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic & ((UC1L82))) # (UC1_R_ctrl_logic & (UC1L366)))) ) );


--UC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8] at FF_X21_Y9_N49
--register power-up is low

UC1_E_src1[8] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1L738,  ,  , VCC);


--UC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~7 at MLABCELL_X28_Y8_N33
UC1L365 = ( UC1_R_logic_op[0] & ( (!UC1_E_src1[8] & (UC1_E_src2[8] & UC1_R_logic_op[1])) # (UC1_E_src1[8] & (!UC1_E_src2[8] $ (!UC1_R_logic_op[1]))) ) ) # ( !UC1_R_logic_op[0] & ( !UC1_R_logic_op[1] $ (((UC1_E_src2[8]) # (UC1_E_src1[8]))) ) );


--UC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~8 at LABCELL_X22_Y11_N27
UC1L319 = ( UC1L365 & ( UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot) # (UC1L415Q) ) ) ) # ( !UC1L365 & ( UC1_R_ctrl_logic & ( (UC1_R_ctrl_shift_rot & UC1L415Q) ) ) ) # ( UC1L365 & ( !UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & (UC1L86)) # (UC1_R_ctrl_shift_rot & ((UC1L415Q))) ) ) ) # ( !UC1L365 & ( !UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & (UC1L86)) # (UC1_R_ctrl_shift_rot & ((UC1L415Q))) ) ) );


--UC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12] at FF_X25_Y11_N55
--register power-up is low

UC1_E_src1[12] = DFFEAS(UC1L742, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~8 at MLABCELL_X28_Y8_N12
UC1L369 = ( UC1_R_logic_op[0] & ( UC1_E_src1[12] & ( !UC1_R_logic_op[1] $ (!UC1_E_src2[12]) ) ) ) # ( !UC1_R_logic_op[0] & ( UC1_E_src1[12] & ( UC1_R_logic_op[1] ) ) ) # ( UC1_R_logic_op[0] & ( !UC1_E_src1[12] & ( (UC1_R_logic_op[1] & UC1_E_src2[12]) ) ) ) # ( !UC1_R_logic_op[0] & ( !UC1_E_src1[12] & ( !UC1_R_logic_op[1] $ (UC1_E_src2[12]) ) ) );


--UC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~9 at LABCELL_X22_Y11_N6
UC1L323 = ( UC1_R_ctrl_shift_rot & ( UC1_E_shift_rot_result[12] ) ) # ( !UC1_R_ctrl_shift_rot & ( UC1_E_shift_rot_result[12] & ( (!UC1_R_ctrl_logic & ((UC1L90))) # (UC1_R_ctrl_logic & (UC1L369)) ) ) ) # ( !UC1_R_ctrl_shift_rot & ( !UC1_E_shift_rot_result[12] & ( (!UC1_R_ctrl_logic & ((UC1L90))) # (UC1_R_ctrl_logic & (UC1L369)) ) ) );


--UC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15] at FF_X23_Y9_N38
--register power-up is low

UC1_E_src1[15] = DFFEAS(UC1L745, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~9 at LABCELL_X23_Y11_N6
UC1L372 = ( UC1_E_src2[15] & ( !UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src1[15]))) ) ) # ( !UC1_E_src2[15] & ( (!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src1[15])) # (UC1_R_logic_op[1] & ((UC1_E_src1[15]))) ) );


--UC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~10 at LABCELL_X22_Y11_N12
UC1L326 = ( UC1_R_ctrl_shift_rot & ( UC1_R_ctrl_logic & ( UC1_E_shift_rot_result[15] ) ) ) # ( !UC1_R_ctrl_shift_rot & ( UC1_R_ctrl_logic & ( UC1L372 ) ) ) # ( UC1_R_ctrl_shift_rot & ( !UC1_R_ctrl_logic & ( UC1_E_shift_rot_result[15] ) ) ) # ( !UC1_R_ctrl_shift_rot & ( !UC1_R_ctrl_logic & ( UC1L94 ) ) );


--UC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14] at FF_X23_Y9_N44
--register power-up is low

UC1_E_src1[14] = DFFEAS(UC1L744, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~10 at LABCELL_X23_Y11_N48
UC1L371 = ( UC1_E_src2[14] & ( !UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src1[14]))) ) ) # ( !UC1_E_src2[14] & ( (!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src1[14])) # (UC1_R_logic_op[1] & ((UC1_E_src1[14]))) ) );


--UC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~11 at LABCELL_X22_Y11_N57
UC1L325 = ( UC1L98 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L371)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[14])))) ) ) # ( !UC1L98 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & (UC1L371))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[14])))) ) );


--UC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13] at FF_X23_Y9_N58
--register power-up is low

UC1_E_src1[13] = DFFEAS(UC1L743, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~11 at LABCELL_X23_Y11_N42
UC1L370 = ( UC1_E_src1[13] & ( !UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src2[13]))) ) ) # ( !UC1_E_src1[13] & ( (!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src2[13])) # (UC1_R_logic_op[1] & ((UC1_E_src2[13]))) ) );


--UC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~12 at LABCELL_X19_Y10_N57
UC1L324 = ( UC1L370 & ( UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot) # (UC1L423Q) ) ) ) # ( !UC1L370 & ( UC1_R_ctrl_logic & ( (UC1L423Q & UC1_R_ctrl_shift_rot) ) ) ) # ( UC1L370 & ( !UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & (UC1L102)) # (UC1_R_ctrl_shift_rot & ((UC1L423Q))) ) ) ) # ( !UC1L370 & ( !UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & (UC1L102)) # (UC1_R_ctrl_shift_rot & ((UC1L423Q))) ) ) );


--DC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~2 at MLABCELL_X21_Y5_N18
DC1L4 = ( DC1L3 & ( (DC1L2 & (!UC1_W_alu_result[5] & !UC1_W_alu_result[4])) ) );


--UC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read at FF_X19_Y5_N5
--register power-up is low

UC1_d_read = DFFEAS(UC1_d_read_nxt, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted at FF_X19_Y5_N43
--register power-up is low

CC1_read_accepted = DFFEAS(CC1L8, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0 at LABCELL_X19_Y5_N36
U1L68 = ( CC1_write_accepted & ( (FB1_rst1 & (UC1_d_read & !CC1_read_accepted)) ) ) # ( !CC1_write_accepted & ( (FB1_rst1 & (((UC1_d_read & !CC1_read_accepted)) # (UC1L1039Q))) ) );


--YB7L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|m0_write~0 at MLABCELL_X21_Y5_N21
YB7L1 = (FB1_rst1 & (!CC1_write_accepted & UC1L1039Q));


--AC7L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~0 at MLABCELL_X21_Y5_N42
AC7L17 = ( !AC7_wait_latency_counter[1] & ( AC7_wait_latency_counter[0] & ( (U1L68 & (!ZB7L9Q & (YB7L1 & DC1L4))) ) ) ) # ( AC7_wait_latency_counter[1] & ( !AC7_wait_latency_counter[0] & ( (U1L68 & (!ZB7L9Q & DC1L4)) ) ) );


--AC7L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~1 at MLABCELL_X21_Y5_N30
AC7L18 = ( !AC7_wait_latency_counter[0] & ( U1L68 & ( (DC1L4 & (!ZB7L9Q & ((!YB7L1) # (AC7_wait_latency_counter[1])))) ) ) );


--YB7L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|m0_write~1 at LABCELL_X18_Y5_N45
YB7L2 = ( YB7L1 & ( !ZB7_mem_used[1] & ( (DC1L3 & (DC1L2 & (!UC1_W_alu_result[5] & !UC1_W_alu_result[4]))) ) ) );


--V1L4 is nios_system:u0|nios_system_leds:leds|always0~3 at LABCELL_X18_Y5_N42
V1L4 = ( FB1_rst1 & ( !AC7_wait_latency_counter[1] & ( (DC1L3 & (DC1L2 & (!UC1_W_alu_result[4] & !UC1_W_alu_result[5]))) ) ) );


--AC7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0] at FF_X18_Y5_N1
--register power-up is low

AC7_read_latency_shift_reg[0] = DFFEAS(AC7L13, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0] at FF_X18_Y5_N32
--register power-up is low

ZB7_mem_used[0] = DFFEAS(ZB7L4, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB7L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X18_Y5_N15
ZB7L6 = ( ZB7_mem_used[1] & ( (!ZB7_mem_used[0]) # (!AC7_read_latency_shift_reg[0]) ) );


--CC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0 at LABCELL_X19_Y5_N9
CC1L9 = (!CC1_read_accepted & UC1_d_read);


--ZB7L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X18_Y5_N27
ZB7L7 = ( ZB7_mem_used[0] & ( (CC1L9 & !AC7_read_latency_shift_reg[0]) ) );


--ZB7L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X18_Y5_N12
ZB7L8 = ( V1L4 & ( ((ZB7L7 & (!AC7_wait_latency_counter[0] $ (!YB7L2)))) # (ZB7L6) ) ) # ( !V1L4 & ( ZB7L6 ) );


--UC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3] at FF_X25_Y11_N16
--register power-up is low

UC1_E_src1[3] = DFFEAS(UC1L733, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3] at FF_X23_Y7_N10
--register power-up is low

UC1_E_src2[3] = DFFEAS(UC1L768, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~12 at MLABCELL_X25_Y11_N33
UC1L360 = ( UC1_E_src2[3] & ( UC1_E_src1[3] & ( !UC1L730Q $ (!UC1_R_logic_op[1]) ) ) ) # ( !UC1_E_src2[3] & ( UC1_E_src1[3] & ( UC1_R_logic_op[1] ) ) ) # ( UC1_E_src2[3] & ( !UC1_E_src1[3] & ( UC1_R_logic_op[1] ) ) ) # ( !UC1_E_src2[3] & ( !UC1_E_src1[3] & ( (!UC1L730Q & !UC1_R_logic_op[1]) ) ) );


--UC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~13 at LABCELL_X19_Y11_N48
UC1L314 = ( UC1_R_ctrl_shift_rot & ( UC1L360 & ( UC1_E_shift_rot_result[3] ) ) ) # ( !UC1_R_ctrl_shift_rot & ( UC1L360 & ( (UC1L106) # (UC1_R_ctrl_logic) ) ) ) # ( UC1_R_ctrl_shift_rot & ( !UC1L360 & ( UC1_E_shift_rot_result[3] ) ) ) # ( !UC1_R_ctrl_shift_rot & ( !UC1L360 & ( (!UC1_R_ctrl_logic & UC1L106) ) ) );


--UC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2] at FF_X23_Y7_N1
--register power-up is low

UC1_E_src2[2] = DFFEAS(UC1L767, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2] at FF_X23_Y9_N14
--register power-up is low

UC1_E_src1[2] = DFFEAS(UC1L732, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~13 at LABCELL_X19_Y11_N42
UC1L359 = ( UC1L730Q & ( (!UC1_E_src1[2] & (UC1_E_src2[2] & UC1_R_logic_op[1])) # (UC1_E_src1[2] & (!UC1_E_src2[2] $ (!UC1_R_logic_op[1]))) ) ) # ( !UC1L730Q & ( !UC1_R_logic_op[1] $ (((UC1_E_src2[2]) # (UC1_E_src1[2]))) ) );


--UC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~14 at LABCELL_X19_Y11_N21
UC1L313 = ( UC1_E_shift_rot_result[2] & ( UC1_R_ctrl_logic & ( (UC1_R_ctrl_shift_rot) # (UC1L359) ) ) ) # ( !UC1_E_shift_rot_result[2] & ( UC1_R_ctrl_logic & ( (UC1L359 & !UC1_R_ctrl_shift_rot) ) ) ) # ( UC1_E_shift_rot_result[2] & ( !UC1_R_ctrl_logic & ( (UC1_R_ctrl_shift_rot) # (UC1L110) ) ) ) # ( !UC1_E_shift_rot_result[2] & ( !UC1_R_ctrl_logic & ( (UC1L110 & !UC1_R_ctrl_shift_rot) ) ) );


--UC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst at FF_X19_Y5_N50
--register power-up is low

UC1_E_new_inst = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_R_valid,  ,  , VCC);


--UC1L985 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0 at LABCELL_X19_Y5_N33
UC1L985 = ( UC1_E_new_inst & ( UC1_R_ctrl_st ) );


--CC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0 at LABCELL_X18_Y6_N33
CC1L1 = (!CC1_write_accepted & !UC1L983Q);


--ZB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_be_0_avalon_slave_0_agent_rsp_fifo|mem_used[1] at FF_X18_Y6_N2
--register power-up is low

ZB2_mem_used[1] = DFFEAS(ZB2L5, GLOBAL(A1L23), BE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--AC2_waitrequest_reset_override is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|waitrequest_reset_override at FF_X18_Y6_N22
--register power-up is low

AC2_waitrequest_reset_override = DFFEAS(AC2L19, GLOBAL(A1L23), BE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--DC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~3 at LABCELL_X19_Y8_N27
DC1L5 = ( DC1L3 & ( DC1L2 ) );


--DC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~0 at MLABCELL_X15_Y6_N33
DC1L10 = ( UC1_W_alu_result[11] & ( (!UC1_W_alu_result[14] & (!UC1_W_alu_result[12] & (UC1_W_alu_result[15] & !UC1_W_alu_result[13]))) # (UC1_W_alu_result[14] & (((!UC1_W_alu_result[15])))) ) ) # ( !UC1_W_alu_result[11] & ( (UC1_W_alu_result[14] & !UC1_W_alu_result[15]) ) );


--DC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~1 at LABCELL_X19_Y8_N30
DC1L11 = ( UC1_W_alu_result[4] & ( !DC1L10 & ( (!DC1L5) # (UC1_W_alu_result[5]) ) ) ) # ( !UC1_W_alu_result[4] & ( !DC1L10 & ( (!DC1L5) # ((!UC1_W_alu_result[3] & (UC1_W_alu_result[5] & !CC1L9))) ) ) );


--AC2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|wait_latency_counter[1] at FF_X18_Y6_N38
--register power-up is low

AC2_wait_latency_counter[1] = DFFEAS(AC2L16, GLOBAL(A1L23), BE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--AC2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|wait_latency_counter[0] at FF_X18_Y6_N56
--register power-up is low

AC2_wait_latency_counter[0] = DFFEAS(AC2L17, GLOBAL(A1L23), BE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--AC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|av_waitrequest_generated~0 at LABCELL_X19_Y8_N51
AC2L1 = ( !ZB2L6Q & ( AC2L12Q & ( (!YB7L1 & (DC1L11 & (AC2_waitrequest_reset_override & !AC2L15Q))) ) ) ) # ( !ZB2L6Q & ( !AC2L12Q & ( (YB7L1 & (DC1L11 & (AC2_waitrequest_reset_override & !AC2L15Q))) ) ) );


--ZB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] at FF_X17_Y5_N19
--register power-up is low

ZB3_mem_used[1] = DFFEAS(ZB3L5, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~0 at LABCELL_X17_Y5_N0
DC1L7 = ( DC1L3 & ( (UC1_W_alu_result[5] & (DC1L2 & !UC1_W_alu_result[4])) ) );


--AC3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] at FF_X13_Y5_N1
--register power-up is low

AC3_wait_latency_counter[1] = DFFEAS(AC3L14, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0] at FF_X17_Y5_N31
--register power-up is low

AC3_wait_latency_counter[0] = DFFEAS(AC3L15, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0 at LABCELL_X17_Y5_N3
DC1L8 = ( !UC1_W_alu_result[3] & ( (UC1L983Q & !CC1_read_accepted) ) );


--AC3L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0 at LABCELL_X17_Y5_N39
AC3L7 = ( AC3_wait_latency_counter[0] & ( YB7L1 & ( (!AC3_wait_latency_counter[1] & ((!DC1L7) # ((!DC1L8) # (ZB3_mem_used[1])))) ) ) ) # ( !AC3_wait_latency_counter[0] & ( YB7L1 & ( (DC1L7 & (!ZB3_mem_used[1] & (!AC3_wait_latency_counter[1] & DC1L8))) ) ) ) # ( AC3_wait_latency_counter[0] & ( !YB7L1 & ( !AC3_wait_latency_counter[1] ) ) );


--UB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0 at LABCELL_X18_Y5_N21
UB1L6 = ( FB1_rst1 & ( DC1L8 & ( (!UC1_W_alu_result[4] & (UC1_W_alu_result[5] & (DC1L2 & DC1L3))) ) ) );


--AC6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[0] at FF_X15_Y6_N41
--register power-up is low

AC6_wait_latency_counter[0] = DFFEAS(AC6L16, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1] at FF_X13_Y6_N7
--register power-up is low

ZB6_mem_used[1] = DFFEAS(ZB6L7, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~0 at LABCELL_X10_Y6_N24
DC1L6 = ( !UC1_W_alu_result[5] & ( UC1_W_alu_result[4] ) );


--YB6L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbuttons_s1_agent|m0_write~0 at MLABCELL_X3_Y4_N36
YB6L1 = ( DC1L3 & ( DC1L6 & ( (!ZB6_mem_used[1] & DC1L2) ) ) );


--AC6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[1] at FF_X15_Y6_N19
--register power-up is low

AC6_wait_latency_counter[1] = DFFEAS(AC6L17, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC6L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg~0 at LABCELL_X13_Y6_N27
AC6L9 = ( !AC6_wait_latency_counter[1] & ( FB1_rst1 ) );


--AC6L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg~1 at MLABCELL_X15_Y6_N36
AC6L10 = ( AC6_wait_latency_counter[0] & ( (!YB7L1 & (YB6L1 & AC6L9)) ) ) # ( !AC6_wait_latency_counter[0] & ( (YB7L1 & (YB6L1 & AC6L9)) ) );


--AC7L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~0 at LABCELL_X18_Y5_N3
AC7L12 = ( DC1L4 & ( (!ZB7_mem_used[1] & (V1L1 & (!AC7_wait_latency_counter[0] $ (!YB7L1)))) ) );


--ZB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X18_Y5_N37
--register power-up is low

ZB1_mem_used[1] = DFFEAS(ZB1L5, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest at FF_X15_Y5_N28
--register power-up is low

U1_av_waitrequest = DFFEAS(U1L69, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 at LABCELL_X18_Y5_N18
UB1L7 = ( U1_av_waitrequest & ( UC1_W_alu_result[3] & ( (!UC1_W_alu_result[4] & (UC1_W_alu_result[5] & (DC1L3 & DC1L2))) ) ) );


--XB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[0] at FF_X11_Y6_N26
--register power-up is low

XB1_saved_grant[0] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , XB1L54, MC1L2,  ,  , VCC);


--MD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest at FF_X11_Y6_N46
--register power-up is low

MD1_waitrequest = DFFEAS(MD1L201, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ZB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X16_Y6_N49
--register power-up is low

ZB4_mem_used[1] = DFFEAS(ZB4L11, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 at LABCELL_X16_Y6_N33
ZB4L16 = ( !MD1_waitrequest & ( !ZB4_mem_used[1] ) );


--DC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0 at MLABCELL_X15_Y6_N12
DC1L1 = ( !UC1_W_alu_result[12] & ( (!UC1_W_alu_result[14] & (UC1_W_alu_result[15] & (UC1_W_alu_result[11] & !UC1_W_alu_result[13]))) ) );


--XB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[0] at FF_X15_Y6_N8
--register power-up is low

XB2_saved_grant[0] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , XB2L57, MC2L2,  ,  , VCC);


--ZB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] at FF_X21_Y6_N1
--register power-up is low

ZB5_mem_used[1] = DFFEAS(ZB5L11, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 at MLABCELL_X15_Y6_N15
UB1L8 = ( XB2_saved_grant[0] & ( (UC1_W_alu_result[14] & (!UC1_W_alu_result[15] & (FB1_rst1 & !ZB5_mem_used[1]))) ) );


--UB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0 at MLABCELL_X15_Y6_N24
UB1L2 = ( ZB4L16 & ( DC1L1 & ( (!UB1L8 & (!XB1_saved_grant[0] & ((!UB1L7) # (ZB1_mem_used[1])))) ) ) ) # ( !ZB4L16 & ( DC1L1 & ( (!UB1L8 & ((!UB1L7) # (ZB1_mem_used[1]))) ) ) ) # ( ZB4L16 & ( !DC1L1 & ( (!UB1L8 & ((!UB1L7) # (ZB1_mem_used[1]))) ) ) ) # ( !ZB4L16 & ( !DC1L1 & ( (!UB1L8 & ((!UB1L7) # (ZB1_mem_used[1]))) ) ) );


--UB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1 at MLABCELL_X15_Y6_N54
UB1L3 = ( AC3L7 & ( UB1L6 & ( (UB1L2 & (!AC7L12 & (!AC6L10 & ZB3_mem_used[1]))) ) ) ) # ( !AC3L7 & ( UB1L6 & ( (UB1L2 & (!AC7L12 & !AC6L10)) ) ) ) # ( AC3L7 & ( !UB1L6 & ( (UB1L2 & (!AC7L12 & !AC6L10)) ) ) ) # ( !AC3L7 & ( !UB1L6 & ( (UB1L2 & (!AC7L12 & !AC6L10)) ) ) );


--CC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer at FF_X19_Y5_N41
--register power-up is low

CC1_end_begintransfer = DFFEAS(CC1L6, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X16_Y6_N17
--register power-up is low

AC4_read_latency_shift_reg[0] = DFFEAS(AC4L39, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][73] at FF_X16_Y6_N55
--register power-up is low

ZB4_mem[0][73] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , ZB4L12, ZB4L14,  ,  , VCC);


--ZB4_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55] at FF_X16_Y6_N29
--register power-up is low

ZB4_mem[0][55] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , ZB4L12, ZB4L15,  ,  , VCC);


--VB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0 at LABCELL_X16_Y6_N54
VB2L1 = (AC4_read_latency_shift_reg[0] & ((!ZB4_mem[0][55]) # (!ZB4_mem[0][73])));


--AC5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0] at FF_X21_Y6_N11
--register power-up is low

AC5_read_latency_shift_reg[0] = DFFEAS(AC5L4, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73] at FF_X21_Y6_N41
--register power-up is low

ZB5_mem[0][73] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , ZB5L12, ZB5L14,  ,  , VCC);


--ZB5_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55] at FF_X21_Y6_N38
--register power-up is low

ZB5_mem[0][55] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , ZB5L12, ZB5L15,  ,  , VCC);


--VB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0 at MLABCELL_X21_Y6_N39
VB3L1 = (AC5_read_latency_shift_reg[0] & ((!ZB5_mem[0][55]) # (!ZB5_mem[0][73])));


--AC1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X15_Y5_N22
--register power-up is low

AC1_read_latency_shift_reg[0] = DFFEAS(AC1L37, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|read_latency_shift_reg[0] at FF_X18_Y6_N16
--register power-up is low

AC2_read_latency_shift_reg[0] = DFFEAS(AC2L9, GLOBAL(A1L23), BE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--AC3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] at FF_X13_Y5_N5
--register power-up is low

AC3_read_latency_shift_reg[0] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UB1L9,  ,  , VCC);


--AC6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg[0] at FF_X13_Y6_N55
--register power-up is low

AC6_read_latency_shift_reg[0] = DFFEAS(AC6L11, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0 at LABCELL_X16_Y4_N36
JC1L2 = ( !AC1_read_latency_shift_reg[0] & ( (!AC3L10Q & (!AC2_read_latency_shift_reg[0] & !AC6_read_latency_shift_reg[0])) ) );


--JC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1 at LABCELL_X16_Y4_N39
JC1_WideOr1 = ( JC1L2 & ( (!VB2L1 & (!VB3L1 & !AC7_read_latency_shift_reg[0])) ) );


--CC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1 at LABCELL_X19_Y5_N24
CC1L2 = ( JC1_WideOr1 & ( CC1_end_begintransfer & ( (!UC1_d_read & (UC1L1039Q & ((FB1_rst1) # (CC1_write_accepted)))) ) ) ) # ( !JC1_WideOr1 & ( CC1_end_begintransfer & ( ((UC1L1039Q & ((FB1_rst1) # (CC1_write_accepted)))) # (UC1_d_read) ) ) ) # ( JC1_WideOr1 & ( !CC1_end_begintransfer & ( (!UC1_d_read & (UC1L1039Q & CC1_write_accepted)) ) ) ) # ( !JC1_WideOr1 & ( !CC1_end_begintransfer & ( ((UC1L1039Q & CC1_write_accepted)) # (UC1_d_read) ) ) );


--UC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall at LABCELL_X18_Y6_N48
UC1_E_st_stall = ( UC1_d_write & ( AC2L1 & ( (!CC1L2) # (UC1L985) ) ) ) # ( !UC1_d_write & ( AC2L1 & ( UC1L985 ) ) ) # ( UC1_d_write & ( !AC2L1 & ( (!CC1L2) # (((CC1L1 & UB1L3)) # (UC1L985)) ) ) ) # ( !UC1_d_write & ( !AC2L1 & ( UC1L985 ) ) );


--DC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1 at LABCELL_X19_Y5_N6
DC1L9 = ( UC1_W_alu_result[5] & ( (DC1L2 & (DC1L8 & (!UC1_W_alu_result[4] & DC1L3))) ) );


--UB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3 at LABCELL_X13_Y5_N54
UB1L9 = ( !AC3_wait_latency_counter[1] & ( !ZB3_mem_used[1] & ( (FB1_rst1 & (DC1L9 & (!AC3_wait_latency_counter[0] $ (!YB7L1)))) ) ) );


--DC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~2 at LABCELL_X19_Y8_N57
DC1L12 = ( DC1L3 & ( DC1L2 & ( (!UC1_W_alu_result[5]) # ((!UC1_W_alu_result[4] & ((UC1_W_alu_result[3]) # (CC1L9)))) ) ) );


--YB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:inferred_ram_be_0_avalon_slave_0_agent|m0_write~0 at LABCELL_X18_Y6_N9
YB2L1 = (!ZB2_mem_used[1] & (FB1_rst1 & (UC1L1039Q & !CC1_write_accepted)));


--AC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|av_waitrequest_generated~1 at LABCELL_X19_Y8_N3
AC2L2 = ( !YB2L1 & ( AC2L12Q & ( (!AC2L15Q & (AC2_waitrequest_reset_override & (!DC1L12 & !DC1L10))) ) ) ) # ( YB2L1 & ( !AC2L12Q & ( (!AC2L15Q & (AC2_waitrequest_reset_override & (!DC1L12 & !DC1L10))) ) ) );


--AC6L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_waitrequest_generated~0 at LABCELL_X18_Y5_N57
AC6L6 = ( YB7L1 & ( DC1L3 & ( !AC6L14Q $ (((!DC1L6) # ((!DC1L2) # (ZB6_mem_used[1])))) ) ) ) # ( !YB7L1 & ( DC1L3 & ( AC6L14Q ) ) ) # ( YB7L1 & ( !DC1L3 & ( AC6L14Q ) ) ) # ( !YB7L1 & ( !DC1L3 & ( AC6L14Q ) ) );


--UB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2 at MLABCELL_X15_Y6_N3
UB1L4 = ( DC1L1 & ( (!UB1L8 & ((!XB1_saved_grant[0]) # (!ZB4L16))) ) ) # ( !DC1L1 & ( !UB1L8 ) );


--UB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~3 at MLABCELL_X15_Y6_N48
UB1L5 = ( AC6L9 & ( ZB1_mem_used[1] & ( (UB1L4 & ((!AC6L6) # (!YB6L1))) ) ) ) # ( !AC6L9 & ( ZB1_mem_used[1] & ( UB1L4 ) ) ) # ( AC6L9 & ( !ZB1_mem_used[1] & ( (UB1L4 & (!UB1L7 & ((!AC6L6) # (!YB6L1)))) ) ) ) # ( !AC6L9 & ( !ZB1_mem_used[1] & ( (UB1L4 & !UB1L7) ) ) );


--UB1_WideOr0 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0 at LABCELL_X18_Y6_N24
UB1_WideOr0 = ( !UB1L9 & ( (UB1L5 & (!AC7L12 & ((!AC2L2) # (ZB2_mem_used[1])))) ) );


--CC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0 at LABCELL_X18_Y6_N30
CC1L11 = ( FB1_rst1 & ( (!CC1L2 & (((UC1_d_write & !UB1_WideOr0)) # (CC1_write_accepted))) ) ) # ( !FB1_rst1 & ( (!CC1L2 & CC1_write_accepted) ) );


--FB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X6_Y2_N8
--register power-up is low

FB1_state = AMPP_FUNCTION(A1L5, FB1L55, !N1_clr_reg);


--FB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X6_Y2_N50
--register power-up is low

FB1_user_saw_rvalid = AMPP_FUNCTION(A1L5, FB1L92, !N1_clr_reg, GND);


--FB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at MLABCELL_X6_Y2_N12
FB1L79 = AMPP_FUNCTION(!N1_irf_reg[1][0], !FB1_count[1], !FB1_user_saw_rvalid, !FB1_state, !FB1_td_shift[9], !A1L6);


--FB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X7_Y2_N44
--register power-up is low

FB1_tck_t_dav = AMPP_FUNCTION(A1L5, FB1L64, !N1_clr_reg);


--FB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X7_Y2_N14
--register power-up is low

FB1_td_shift[1] = AMPP_FUNCTION(A1L5, FB1L83, !N1_clr_reg, FB1L67);


--FB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X6_Y2_N23
--register power-up is low

FB1_count[9] = AMPP_FUNCTION(A1L5, FB1L18, !N1_clr_reg, FB1L67);


--FB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X13_Y4_N37
--register power-up is low

FB1_rvalid = AMPP_FUNCTION(A1L23, FB1_rvalid0, !AE2_r_sync_rst, GND);


--FB1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at MLABCELL_X6_Y2_N36
FB1L80 = AMPP_FUNCTION(!FB1_td_shift[1], !FB1_rvalid, !FB1L79, !FB1_count[9], !FB1_state, !FB1_tck_t_dav);


--FB1L67 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at MLABCELL_X3_Y3_N48
FB1L67 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4], !N1_virtual_ir_scan_reg, !H1_splitter_nodes_receive_0[3]);


--SD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X2_Y5_N47
--register power-up is low

SD3_din_s1 = DFFEAS( , A1L5,  ,  ,  , ED1_monitor_ready,  ,  , VCC);


--QD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8 at LABCELL_X2_Y5_N27
QD1L59 = ( CD1_break_readreg[0] & ( (!ND1L3 & (((MD1_MonDReg[0])) # (N1_irf_reg[2][1]))) # (ND1L3 & (((QD1_sr[2])))) ) ) # ( !CD1_break_readreg[0] & ( (!ND1L3 & (!N1_irf_reg[2][1] & ((MD1_MonDReg[0])))) # (ND1L3 & (((QD1_sr[2])))) ) );


--QD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~9 at LABCELL_X2_Y5_N54
QD1L19 = ( N1_irf_reg[2][0] & ( (!H1_splitter_nodes_receive_1[3]) # ((!Q1_state[4]) # (N1_virtual_ir_scan_reg)) ) );


--QD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~10 at LABCELL_X2_Y5_N57
QD1L20 = (H1_splitter_nodes_receive_1[3] & (!N1_virtual_ir_scan_reg & ((Q1_state[3]) # (Q1_state[4]))));


--ND1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir at LABCELL_X2_Y3_N3
ND1_virtual_state_uir = ( H1_splitter_nodes_receive_1[3] & ( (N1_virtual_ir_scan_reg & Q1_state[8]) ) );


--SD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X1_Y5_N52
--register power-up is low

SD2_din_s1 = DFFEAS( , A1L5,  ,  ,  , UC1_hbreak_enabled,  ,  , VCC);


--UC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg at FF_X25_Y8_N49
--register power-up is low

UC1_R_wr_dst_reg = DFFEAS(UC1_D_wr_dst_reg, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid at FF_X19_Y5_N20
--register power-up is low

UC1_W_valid = DFFEAS(UC1L873, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren at LABCELL_X19_Y8_N18
UC1_W_rf_wren = ( AE2_r_sync_rst ) # ( !AE2_r_sync_rst & ( (UC1_R_wr_dst_reg & UC1_W_valid) ) );


--UC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld at FF_X24_Y7_N13
--register power-up is low

UC1_R_ctrl_ld = DFFEAS(UC1L225, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result at FF_X28_Y8_N7
--register power-up is low

UC1_W_cmp_result = DFFEAS(UC1L346, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0] at FF_X19_Y10_N7
--register power-up is low

UC1_W_control_rd_data[0] = DFFEAS(UC1L349, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0] at FF_X25_Y8_N20
--register power-up is low

UC1_R_dst_regnum[0] = DFFEAS(UC1L252, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1] at FF_X25_Y8_N26
--register power-up is low

UC1_R_dst_regnum[1] = DFFEAS(UC1L254, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2] at FF_X25_Y8_N23
--register power-up is low

UC1_R_dst_regnum[2] = DFFEAS(UC1L256, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3] at FF_X25_Y8_N11
--register power-up is low

UC1_R_dst_regnum[3] = DFFEAS(UC1L258, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4] at FF_X25_Y8_N8
--register power-up is low

UC1_R_dst_regnum[4] = DFFEAS(UC1L260, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE2_altera_reset_synchronizer_int_chain[3] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3] at FF_X19_Y4_N53
--register power-up is low

AE2_altera_reset_synchronizer_int_chain[3] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , AE2_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--AE2_altera_reset_synchronizer_int_chain[2] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2] at FF_X19_Y4_N44
--register power-up is low

AE2_altera_reset_synchronizer_int_chain[2] = DFFEAS(AE2L9, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AE2_r_sync_rst_chain[2] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2] at FF_X19_Y4_N32
--register power-up is low

AE2_r_sync_rst_chain[2] = DFFEAS(AE2L23, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AE2L22 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain~0 at LABCELL_X19_Y4_N33
AE2L22 = (AE2_altera_reset_synchronizer_int_chain[2] & AE2_r_sync_rst_chain[2]);


--UC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11] at FF_X22_Y7_N10
--register power-up is low

UC1_D_iw[11] = DFFEAS(UC1L635, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  ,  ,  );


--UC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13] at FF_X22_Y7_N52
--register power-up is low

UC1_D_iw[13] = DFFEAS(UC1L637, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  ,  ,  );


--UC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15] at FF_X22_Y7_N17
--register power-up is low

UC1_D_iw[15] = DFFEAS(UC1L639, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  ,  ,  );


--UC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16] at FF_X22_Y7_N13
--register power-up is low

UC1_D_iw[16] = DFFEAS(UC1L640, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  ,  ,  );


--UC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0 at LABCELL_X22_Y8_N36
UC1L590 = ( !UC1_D_iw[11] & ( UC1L282Q & ( (UC1L276Q & (UC1L280Q & (!UC1_D_iw[16] & !UC1_D_iw[13]))) ) ) );


--UC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1] at FF_X19_Y7_N58
--register power-up is low

UC1_D_iw[1] = DFFEAS(UC1L625, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  ,  ,  );


--UC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3] at FF_X19_Y7_N4
--register power-up is low

UC1_D_iw[3] = DFFEAS(UC1L627, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  ,  ,  );


--UC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4] at FF_X19_Y7_N2
--register power-up is low

UC1_D_iw[4] = DFFEAS(UC1L628, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  ,  ,  );


--UC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5] at FF_X19_Y7_N19
--register power-up is low

UC1_D_iw[5] = DFFEAS(UC1L629, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  ,  ,  );


--UC1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0 at MLABCELL_X21_Y8_N12
UC1L577 = ( UC1L267Q & ( !UC1_D_iw[2] & ( (UC1_D_iw[5] & (!UC1_D_iw[0] & (UC1_D_iw[3] & UC1_D_iw[1]))) ) ) );


--UC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1 at LABCELL_X22_Y8_N39
UC1L591 = ( !UC1L282Q & ( UC1_D_iw[11] & ( (UC1L276Q & (UC1L280Q & (!UC1_D_iw[13] & !UC1_D_iw[16]))) ) ) );


--UC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2 at LABCELL_X22_Y8_N54
UC1L592 = ( UC1L276Q & ( !UC1_D_iw[13] & ( (UC1_D_iw[11] & (!UC1_D_iw[16] & (UC1L282Q & UC1L280Q))) ) ) );


--UC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0 at LABCELL_X22_Y8_N12
UC1L238 = ( UC1L276Q & ( (!UC1_D_iw[16] & (!UC1_D_iw[13] & (!UC1L280Q & UC1L282Q))) ) );


--UC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0 at LABCELL_X22_Y7_N57
UC1L226 = ( UC1L577 & ( (UC1_D_iw[12] & (UC1_D_iw[13] & (!UC1_D_iw[16] & !UC1_D_iw[11]))) ) );


--UC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right at FF_X22_Y7_N1
--register power-up is low

UC1_R_ctrl_shift_rot_right = DFFEAS(UC1L241, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~0 at MLABCELL_X21_Y11_N39
UC1L455 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[4]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[6]));


--UC1L302 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0 at MLABCELL_X28_Y8_N51
UC1L302 = ( UC1L282Q & ( (UC1L267Q) # (UC1L577) ) ) # ( !UC1L282Q & ( (!UC1L577 & UC1L267Q) ) );


--UC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3 at LABCELL_X22_Y8_N30
UC1L593 = ( UC1L280Q & ( !UC1L282Q & ( (!UC1_D_iw[11] & (!UC1_D_iw[13] & (!UC1_D_iw[16] & !UC1L276Q))) ) ) );


--UC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1 at MLABCELL_X21_Y8_N42
UC1L578 = ( UC1_D_iw[3] & ( !UC1_D_iw[5] & ( (!UC1_D_iw[1] & (!UC1_D_iw[0] & (!UC1_D_iw[2] & !UC1L267Q))) ) ) );


--UC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2 at MLABCELL_X21_Y8_N36
UC1L579 = ( UC1_D_iw[3] & ( !UC1L267Q & ( (!UC1_D_iw[5] & (UC1_D_iw[1] & (UC1_D_iw[2] & !UC1_D_iw[0]))) ) ) );


--UC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3 at MLABCELL_X21_Y8_N21
UC1L580 = ( !UC1_D_iw[5] & ( UC1_D_iw[1] & ( (!UC1L267Q & (UC1_D_iw[2] & (!UC1_D_iw[0] & !UC1_D_iw[3]))) ) ) );


--UC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4 at MLABCELL_X21_Y8_N0
UC1L581 = ( !UC1_D_iw[5] & ( !UC1_D_iw[2] & ( (UC1_D_iw[3] & (!UC1_D_iw[0] & (UC1L267Q & !UC1_D_iw[1]))) ) ) );


--UC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5 at MLABCELL_X21_Y8_N45
UC1L582 = ( UC1_D_iw[5] & ( !UC1_D_iw[3] & ( (!UC1_D_iw[1] & (!UC1_D_iw[0] & (!UC1L267Q & !UC1_D_iw[2]))) ) ) );


--UC1L300 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0 at MLABCELL_X28_Y8_N39
UC1L300 = ( UC1L302 ) # ( !UC1L302 & ( (((UC1L577 & UC1L198)) # (UC1L201)) # (UC1L197) ) );


--UC1L301 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1 at MLABCELL_X28_Y8_N48
UC1L301 = ( UC1_D_iw[3] & ( (!UC1L577) # (UC1L280Q) ) ) # ( !UC1_D_iw[3] & ( (UC1L577 & UC1L280Q) ) );


--UC1L299 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1 at MLABCELL_X28_Y8_N36
UC1L299 = ( UC1L198 & ( (((UC1L201) # (UC1L301)) # (UC1L577)) # (UC1L197) ) ) # ( !UC1L198 & ( ((UC1L201) # (UC1L301)) # (UC1L197) ) );


--UC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R at FF_X19_Y5_N14
--register power-up is low

UC1_E_valid_from_R = DFFEAS(UC1L576, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br at FF_X23_Y8_N41
--register power-up is low

UC1_R_ctrl_br = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1L698,  ,  , VCC);


--UC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid at FF_X22_Y7_N47
--register power-up is low

UC1_R_valid = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_D_valid,  ,  , VCC);


--UC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr at FF_X23_Y8_N7
--register power-up is low

UC1_R_ctrl_retaddr = DFFEAS(UC1L235, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L746 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0 at LABCELL_X23_Y8_N12
UC1L746 = ( UC1_R_ctrl_br & ( ((UC1_R_valid & UC1_R_ctrl_retaddr)) # (UC1_E_valid_from_R) ) ) # ( !UC1_R_ctrl_br & ( (UC1_R_valid & UC1_R_ctrl_retaddr) ) );


--UC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct at FF_X24_Y8_N40
--register power-up is low

UC1_R_ctrl_jmp_direct = DFFEAS(UC1L223, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L747 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1 at LABCELL_X23_Y9_N9
UC1L747 = ( UC1_R_ctrl_jmp_direct & ( UC1_E_valid_from_R ) );


--UC1L735 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~2 at LABCELL_X23_Y9_N3
UC1L735 = ( UC1L746 & ( UC1_D_iw[9] & ( UC1L2 ) ) ) # ( !UC1L746 & ( UC1_D_iw[9] & ( (UC1L747) # (ZC1_q_b[5]) ) ) ) # ( UC1L746 & ( !UC1_D_iw[9] & ( UC1L2 ) ) ) # ( !UC1L746 & ( !UC1_D_iw[9] & ( (ZC1_q_b[5] & !UC1L747) ) ) );


--UC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X22_Y7_N55
--register power-up is low

UC1_R_ctrl_src_imm5_shift_rot = DFFEAS(UC1L245, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16 at FF_X24_Y7_N44
--register power-up is low

UC1_R_ctrl_hi_imm16 = DFFEAS(UC1L216, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero at FF_X23_Y8_N32
--register power-up is low

UC1_R_ctrl_force_src2_zero = DFFEAS(UC1L215, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L525 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~0 at LABCELL_X23_Y7_N21
UC1L525 = ( UC1_R_ctrl_src_imm5_shift_rot ) # ( !UC1_R_ctrl_src_imm5_shift_rot & ( (UC1L703Q) # (UC1_R_ctrl_hi_imm16) ) );


--UC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm at FF_X25_Y8_N38
--register power-up is low

UC1_R_src2_use_imm = DFFEAS(UC1L772, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub at FF_X25_Y7_N37
--register power-up is low

UC1_E_alu_sub = DFFEAS(UC1L345, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4 at LABCELL_X22_Y8_N24
UC1L594 = ( UC1L276Q & ( !UC1L282Q & ( (UC1_D_iw[16] & (UC1_D_iw[13] & (!UC1_D_iw[11] & !UC1L280Q))) ) ) );


--UC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl at MLABCELL_X21_Y10_N39
UC1_D_op_rdctl = ( UC1L594 & ( UC1L577 ) );


--UC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5 at LABCELL_X22_Y8_N33
UC1L595 = ( UC1L282Q & ( !UC1L280Q & ( (!UC1_D_iw[11] & (!UC1_D_iw[13] & (!UC1L276Q & !UC1_D_iw[16]))) ) ) );


--UC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6 at LABCELL_X27_Y8_N12
UC1L596 = ( UC1_D_iw[16] & ( UC1L282Q & ( (!UC1_D_iw[13] & (!UC1L276Q & (!UC1L280Q & !UC1_D_iw[11]))) ) ) );


--UC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6 at MLABCELL_X21_Y8_N54
UC1L583 = ( !UC1_D_iw[5] & ( !UC1_D_iw[2] & ( (!UC1_D_iw[3] & (!UC1_D_iw[0] & (UC1L267Q & !UC1_D_iw[1]))) ) ) );


--UC1L696 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0 at MLABCELL_X21_Y8_N48
UC1L696 = ( UC1L267Q & ( (!UC1_D_iw[0] & ((!UC1_D_iw[3]) # (!UC1_D_iw[5]))) ) ) # ( !UC1L267Q & ( !UC1_D_iw[0] ) );


--UC1L697 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~1 at MLABCELL_X21_Y4_N0
UC1L697 = ( UC1_D_iw[2] & ( UC1_D_iw[1] ) );


--UC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0 at MLABCELL_X21_Y8_N6
UC1L203 = ( !UC1L581 & ( !UC1L578 & ( (!UC1L582 & (!UC1L583 & ((!UC1L696) # (!UC1L697)))) ) ) );


--UC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1 at LABCELL_X27_Y8_N18
UC1L204 = ( UC1L198 & ( UC1L203 & ( (UC1L577) # (UC1L250) ) ) ) # ( !UC1L198 & ( UC1L203 & ( ((UC1L577 & ((UC1L595) # (UC1L596)))) # (UC1L250) ) ) ) # ( UC1L198 & ( !UC1L203 ) ) # ( !UC1L198 & ( !UC1L203 ) );


--UC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~1 at MLABCELL_X21_Y11_N54
UC1L454 = ( UC1_E_shift_rot_result[5] & ( (UC1_E_shift_rot_result[3]) # (UC1_R_ctrl_shift_rot_right) ) ) # ( !UC1_E_shift_rot_result[5] & ( (!UC1_R_ctrl_shift_rot_right & UC1_E_shift_rot_result[3]) ) );


--UC1L770 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0 at LABCELL_X23_Y7_N27
UC1L770 = ( !UC1_R_src2_use_imm & ( !UC1_R_ctrl_src_imm5_shift_rot ) );


--UC1L769 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1 at LABCELL_X23_Y7_N48
UC1L769 = ( UC1L770 & ( !UC1_R_ctrl_hi_imm16 & ( (ZC2_q_b[4] & !UC1L703Q) ) ) ) # ( !UC1L770 & ( !UC1_R_ctrl_hi_imm16 & ( (!UC1L703Q & UC1_D_iw[10]) ) ) );


--UC1L734 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~3 at LABCELL_X23_Y9_N21
UC1L734 = ( ZC1_q_b[4] & ( (!UC1L746 & ((!UC1L747) # ((UC1_D_iw[8])))) # (UC1L746 & (((UC1L6)))) ) ) # ( !ZC1_q_b[4] & ( (!UC1L746 & (UC1L747 & (UC1_D_iw[8]))) # (UC1L746 & (((UC1L6)))) ) );


--UC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~2 at MLABCELL_X21_Y11_N0
UC1L456 = ( UC1_E_shift_rot_result[7] & ( UC1_E_shift_rot_result[5] ) ) # ( !UC1_E_shift_rot_result[7] & ( UC1_E_shift_rot_result[5] & ( !UC1_R_ctrl_shift_rot_right ) ) ) # ( UC1_E_shift_rot_result[7] & ( !UC1_E_shift_rot_result[5] & ( UC1_R_ctrl_shift_rot_right ) ) );


--UC1L736 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~4 at LABCELL_X23_Y9_N48
UC1L736 = ( UC1_D_iw[10] & ( UC1L747 & ( (!UC1L746) # (UC1L10) ) ) ) # ( !UC1_D_iw[10] & ( UC1L747 & ( (UC1L10 & UC1L746) ) ) ) # ( UC1_D_iw[10] & ( !UC1L747 & ( (!UC1L746 & ((ZC1_q_b[6]))) # (UC1L746 & (UC1L10)) ) ) ) # ( !UC1_D_iw[10] & ( !UC1L747 & ( (!UC1L746 & ((ZC1_q_b[6]))) # (UC1L746 & (UC1L10)) ) ) );


--UC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~3 at MLABCELL_X21_Y11_N45
UC1L457 = (!UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[6])) # (UC1_R_ctrl_shift_rot_right & ((UC1L415Q)));


--UC1L737 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~5 at LABCELL_X23_Y9_N30
UC1L737 = ( ZC1_q_b[7] & ( UC1L747 & ( (!UC1L746 & ((UC1_D_iw[11]))) # (UC1L746 & (UC1L14)) ) ) ) # ( !ZC1_q_b[7] & ( UC1L747 & ( (!UC1L746 & ((UC1_D_iw[11]))) # (UC1L746 & (UC1L14)) ) ) ) # ( ZC1_q_b[7] & ( !UC1L747 & ( (!UC1L746) # (UC1L14) ) ) ) # ( !ZC1_q_b[7] & ( !UC1L747 & ( (UC1L746 & UC1L14) ) ) );


--UC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~4 at MLABCELL_X21_Y11_N51
UC1L461 = ( UC1L418Q & ( (!UC1_R_ctrl_shift_rot_right) # (UC1_E_shift_rot_result[12]) ) ) # ( !UC1L418Q & ( (UC1_E_shift_rot_result[12] & UC1_R_ctrl_shift_rot_right) ) );


--UC1L741 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~6 at MLABCELL_X25_Y11_N0
UC1L741 = ( UC1L747 & ( (!UC1L746 & ((UC1L282Q))) # (UC1L746 & (UC1L18)) ) ) # ( !UC1L747 & ( (!UC1L746 & (ZC1_q_b[11])) # (UC1L746 & ((UC1L18))) ) );


--UC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~5 at MLABCELL_X21_Y11_N21
UC1L460 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[9]))) # (UC1_R_ctrl_shift_rot_right & (UC1L420Q));


--UC1L740 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~7 at LABCELL_X23_Y9_N27
UC1L740 = ( ZC1_q_b[10] & ( UC1L747 & ( (!UC1L746 & ((UC1L280Q))) # (UC1L746 & (UC1L22)) ) ) ) # ( !ZC1_q_b[10] & ( UC1L747 & ( (!UC1L746 & ((UC1L280Q))) # (UC1L746 & (UC1L22)) ) ) ) # ( ZC1_q_b[10] & ( !UC1L747 & ( (!UC1L746) # (UC1L22) ) ) ) # ( !ZC1_q_b[10] & ( !UC1L747 & ( (UC1L746 & UC1L22) ) ) );


--UC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~6 at MLABCELL_X21_Y11_N24
UC1L459 = (!UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[8])) # (UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[10])));


--UC1L739 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~8 at LABCELL_X23_Y9_N45
UC1L739 = ( ZC1_q_b[9] & ( (!UC1L746 & ((!UC1L747) # ((UC1_D_iw[13])))) # (UC1L746 & (((UC1L26)))) ) ) # ( !ZC1_q_b[9] & ( (!UC1L746 & (UC1L747 & (UC1_D_iw[13]))) # (UC1L746 & (((UC1L26)))) ) );


--UC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~7 at MLABCELL_X21_Y11_N27
UC1L458 = ( UC1_E_shift_rot_result[9] & ( (UC1_E_shift_rot_result[7]) # (UC1_R_ctrl_shift_rot_right) ) ) # ( !UC1_E_shift_rot_result[9] & ( (!UC1_R_ctrl_shift_rot_right & UC1_E_shift_rot_result[7]) ) );


--UC1L738 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~9 at LABCELL_X23_Y9_N18
UC1L738 = ( UC1L276Q & ( (!UC1L746 & (((ZC1_q_b[8])) # (UC1L747))) # (UC1L746 & (((UC1L30)))) ) ) # ( !UC1L276Q & ( (!UC1L746 & (!UC1L747 & ((ZC1_q_b[8])))) # (UC1L746 & (((UC1L30)))) ) );


--UC1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~8 at MLABCELL_X21_Y11_N30
UC1L462 = (!UC1_R_ctrl_shift_rot_right & ((UC1L420Q))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[13]));


--UC1L742 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~10 at MLABCELL_X25_Y11_N54
UC1L742 = ( UC1L34 & ( ZC1_q_b[12] & ( ((!UC1L747) # (UC1L746)) # (UC1_D_iw[16]) ) ) ) # ( !UC1L34 & ( ZC1_q_b[12] & ( (!UC1L746 & ((!UC1L747) # (UC1_D_iw[16]))) ) ) ) # ( UC1L34 & ( !ZC1_q_b[12] & ( ((UC1_D_iw[16] & UC1L747)) # (UC1L746) ) ) ) # ( !UC1L34 & ( !ZC1_q_b[12] & ( (UC1_D_iw[16] & (!UC1L746 & UC1L747)) ) ) );


--UC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18] at FF_X21_Y7_N19
--register power-up is low

UC1_D_iw[18] = DFFEAS(UC1L642, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  ,  ,  );


--UC1L465 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~9 at MLABCELL_X21_Y11_N42
UC1L465 = ( UC1_E_shift_rot_result[16] & ( (UC1L425Q) # (UC1_R_ctrl_shift_rot_right) ) ) # ( !UC1_E_shift_rot_result[16] & ( (!UC1_R_ctrl_shift_rot_right & UC1L425Q) ) );


--UC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19] at FF_X16_Y7_N55
--register power-up is low

UC1_D_iw[19] = DFFEAS(UC1L643, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  ,  ,  );


--UC1L745 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~11 at LABCELL_X23_Y9_N36
UC1L745 = ( UC1L746 & ( UC1L747 & ( UC1L38 ) ) ) # ( !UC1L746 & ( UC1L747 & ( UC1_D_iw[19] ) ) ) # ( UC1L746 & ( !UC1L747 & ( UC1L38 ) ) ) # ( !UC1L746 & ( !UC1L747 & ( ZC1_q_b[15] ) ) );


--UC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21] at FF_X19_Y7_N49
--register power-up is low

UC1_D_iw[21] = DFFEAS(UC1L645, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  ,  ,  );


--UC1L464 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~10 at MLABCELL_X21_Y11_N33
UC1L464 = ( UC1_E_shift_rot_result[15] & ( (UC1_R_ctrl_shift_rot_right) # (UC1_E_shift_rot_result[13]) ) ) # ( !UC1_E_shift_rot_result[15] & ( (UC1_E_shift_rot_result[13] & !UC1_R_ctrl_shift_rot_right) ) );


--UC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20] at FF_X16_Y7_N58
--register power-up is low

UC1_D_iw[20] = DFFEAS(UC1L644, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  ,  ,  );


--UC1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~12 at LABCELL_X23_Y9_N42
UC1L744 = ( ZC1_q_b[14] & ( (!UC1L746 & ((!UC1L747) # ((UC1_D_iw[18])))) # (UC1L746 & (((UC1L42)))) ) ) # ( !ZC1_q_b[14] & ( (!UC1L746 & (UC1L747 & ((UC1_D_iw[18])))) # (UC1L746 & (((UC1L42)))) ) );


--UC1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~11 at MLABCELL_X21_Y11_N48
UC1L463 = ( UC1L425Q & ( (UC1_R_ctrl_shift_rot_right) # (UC1_E_shift_rot_result[12]) ) ) # ( !UC1L425Q & ( (UC1_E_shift_rot_result[12] & !UC1_R_ctrl_shift_rot_right) ) );


--UC1L743 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~13 at LABCELL_X23_Y9_N57
UC1L743 = ( UC1L746 & ( UC1L747 & ( UC1L46 ) ) ) # ( !UC1L746 & ( UC1L747 & ( UC1_D_iw[17] ) ) ) # ( UC1L746 & ( !UC1L747 & ( UC1L46 ) ) ) # ( !UC1L746 & ( !UC1L747 & ( ZC1_q_b[13] ) ) );


--UC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt at LABCELL_X19_Y5_N3
UC1_d_read_nxt = ( UC1_d_read & ( UC1_E_new_inst & ( (JC1_WideOr1) # (UC1_R_ctrl_ld) ) ) ) # ( !UC1_d_read & ( UC1_E_new_inst & ( UC1_R_ctrl_ld ) ) ) # ( UC1_d_read & ( !UC1_E_new_inst & ( JC1_WideOr1 ) ) );


--CC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0 at LABCELL_X19_Y5_N42
CC1L8 = ( CC1_read_accepted & ( AC2L1 & ( JC1_WideOr1 ) ) ) # ( !CC1_read_accepted & ( AC2L1 & ( (UC1_d_read & (JC1_WideOr1 & FB1_rst1)) ) ) ) # ( CC1_read_accepted & ( !AC2L1 & ( JC1_WideOr1 ) ) ) # ( !CC1_read_accepted & ( !AC2L1 & ( (UC1_d_read & (JC1_WideOr1 & (FB1_rst1 & !UB1L3))) ) ) );


--AC7L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~1 at LABCELL_X18_Y5_N0
AC7L13 = ( V1L4 & ( (!ZB7_mem_used[1] & (CC1L9 & (!AC7_wait_latency_counter[0] $ (!YB7L2)))) ) );


--ZB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X18_Y5_N51
ZB7L3 = ( AC7_read_latency_shift_reg[0] & ( ZB7_mem_used[1] & ( ZB7_mem_used[0] ) ) ) # ( !AC7_read_latency_shift_reg[0] & ( ZB7_mem_used[1] & ( ZB7_mem_used[0] ) ) ) # ( !AC7_read_latency_shift_reg[0] & ( !ZB7_mem_used[1] & ( ZB7_mem_used[0] ) ) );


--ZB7L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X18_Y5_N30
ZB7L4 = ( YB7L2 & ( AC7_wait_latency_counter[0] & ( ZB7L3 ) ) ) # ( !YB7L2 & ( AC7_wait_latency_counter[0] & ( ((!ZB7_mem_used[1] & (CC1L9 & V1L4))) # (ZB7L3) ) ) ) # ( YB7L2 & ( !AC7_wait_latency_counter[0] & ( ((!ZB7_mem_used[1] & (CC1L9 & V1L4))) # (ZB7L3) ) ) ) # ( !YB7L2 & ( !AC7_wait_latency_counter[0] & ( ZB7L3 ) ) );


--UC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~12 at MLABCELL_X21_Y11_N57
UC1L453 = ( UC1_E_shift_rot_result[2] & ( (!UC1_R_ctrl_shift_rot_right) # (UC1_E_shift_rot_result[4]) ) ) # ( !UC1_E_shift_rot_result[2] & ( (UC1_R_ctrl_shift_rot_right & UC1_E_shift_rot_result[4]) ) );


--UC1L733 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~14 at MLABCELL_X25_Y11_N15
UC1L733 = ( ZC1_q_b[3] & ( UC1L746 & ( UC1L50 ) ) ) # ( !ZC1_q_b[3] & ( UC1L746 & ( UC1L50 ) ) ) # ( ZC1_q_b[3] & ( !UC1L746 & ( (!UC1L747) # (UC1_D_iw[7]) ) ) ) # ( !ZC1_q_b[3] & ( !UC1L746 & ( (UC1L747 & UC1_D_iw[7]) ) ) );


--UC1L768 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~2 at LABCELL_X23_Y7_N9
UC1L768 = ( UC1L770 & ( !UC1_R_ctrl_hi_imm16 & ( (ZC2_q_b[3] & !UC1L703Q) ) ) ) # ( !UC1L770 & ( !UC1_R_ctrl_hi_imm16 & ( (!UC1L703Q & UC1_D_iw[9]) ) ) );


--UC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~13 at MLABCELL_X21_Y11_N12
UC1L452 = ( UC1_E_shift_rot_result[3] & ( (UC1_E_shift_rot_result[1]) # (UC1_R_ctrl_shift_rot_right) ) ) # ( !UC1_E_shift_rot_result[3] & ( (!UC1_R_ctrl_shift_rot_right & UC1_E_shift_rot_result[1]) ) );


--UC1L767 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~3 at LABCELL_X23_Y7_N0
UC1L767 = ( !UC1L703Q & ( ZC2_q_b[2] & ( (!UC1_R_ctrl_hi_imm16 & ((UC1_D_iw[8]) # (UC1L770))) ) ) ) # ( !UC1L703Q & ( !ZC2_q_b[2] & ( (!UC1_R_ctrl_hi_imm16 & (!UC1L770 & UC1_D_iw[8])) ) ) );


--UC1L732 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~15 at LABCELL_X23_Y9_N12
UC1L732 = ( UC1L54 & ( UC1_D_iw[6] & ( ((UC1L746) # (UC1L747)) # (ZC1_q_b[2]) ) ) ) # ( !UC1L54 & ( UC1_D_iw[6] & ( (!UC1L746 & ((UC1L747) # (ZC1_q_b[2]))) ) ) ) # ( UC1L54 & ( !UC1_D_iw[6] & ( ((ZC1_q_b[2] & !UC1L747)) # (UC1L746) ) ) ) # ( !UC1L54 & ( !UC1_D_iw[6] & ( (ZC1_q_b[2] & (!UC1L747 & !UC1L746)) ) ) );


--UC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0 at LABCELL_X24_Y7_N36
UC1L246 = ( !UC1_D_iw[1] & ( (UC1_D_iw[0] & ((!UC1L267Q) # (!UC1_D_iw[3]))) ) );


--AC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 at LABCELL_X18_Y5_N9
AC1L35 = ( FB1_rst1 & ( (!CC1_read_accepted & UC1L983Q) ) );


--ZB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_be_0_avalon_slave_0_agent_rsp_fifo|mem_used[0] at FF_X18_Y6_N5
--register power-up is low

ZB2_mem_used[0] = DFFEAS(ZB2L3, GLOBAL(A1L23), BE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ZB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_be_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X18_Y6_N0
ZB2L5 = ( AC2_read_latency_shift_reg[0] & ( (!ZB2_mem_used[0] & ZB2_mem_used[1]) ) ) # ( !AC2_read_latency_shift_reg[0] & ( ((AC2L2 & (AC1L35 & ZB2_mem_used[0]))) # (ZB2_mem_used[1]) ) );


--BE1_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X19_Y8_N50
--register power-up is low

BE1_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L23), key0_d3,  ,  , BE1_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--AC2L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|wait_latency_counter[1]~0 at LABCELL_X18_Y6_N6
AC2L14 = ( U1L68 & ( !ZB2_mem_used[1] ) );


--AC2L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|wait_latency_counter~1 at LABCELL_X18_Y6_N36
AC2L16 = ( AC2_wait_latency_counter[1] & ( AC2L14 & ( (DC1L11 & (AC2_waitrequest_reset_override & !AC2_wait_latency_counter[0])) ) ) ) # ( !AC2_wait_latency_counter[1] & ( AC2L14 & ( (DC1L11 & (AC2_waitrequest_reset_override & (AC2_wait_latency_counter[0] & YB2L1))) ) ) );


--AC2L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|wait_latency_counter~2 at LABCELL_X18_Y6_N54
AC2L17 = ( !AC2_wait_latency_counter[0] & ( AC2_waitrequest_reset_override & ( (DC1L11 & (AC2L14 & ((!YB2L1) # (AC2_wait_latency_counter[1])))) ) ) );


--ZB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] at FF_X17_Y5_N23
--register power-up is low

ZB3_mem_used[0] = DFFEAS(ZB3L3, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X17_Y5_N18
ZB3L5 = ( AC3L10Q & ( (!ZB3_mem_used[0] & ZB3_mem_used[1]) ) ) # ( !AC3L10Q & ( ((UB1L6 & (AC3L7 & ZB3_mem_used[0]))) # (ZB3_mem_used[1]) ) );


--AC3L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~0 at LABCELL_X13_Y5_N0
AC3L14 = ( AC3_wait_latency_counter[1] & ( !ZB3_mem_used[1] & ( (!AC3_wait_latency_counter[0] & (U1L68 & DC1L9)) ) ) ) # ( !AC3_wait_latency_counter[1] & ( !ZB3_mem_used[1] & ( (AC3_wait_latency_counter[0] & (YB7L1 & (U1L68 & DC1L9))) ) ) );


--AC3L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1 at LABCELL_X17_Y5_N30
AC3L15 = ( !AC3_wait_latency_counter[0] & ( !ZB3_mem_used[1] & ( (DC1L9 & (U1L68 & ((!YB7L1) # (AC3_wait_latency_counter[1])))) ) ) );


--AC6L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter~0 at MLABCELL_X15_Y6_N39
AC6L16 = ( AC6_wait_latency_counter[1] & ( (YB6L1 & (U1L68 & !AC6_wait_latency_counter[0])) ) ) # ( !AC6_wait_latency_counter[1] & ( (!YB7L1 & (YB6L1 & (U1L68 & !AC6_wait_latency_counter[0]))) ) );


--ZB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0] at FF_X13_Y6_N58
--register power-up is low

ZB6_mem_used[0] = DFFEAS(ZB6L4, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB6L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X3_Y4_N45
ZB6L6 = ( DC1L3 & ( AC1L35 & ( (!AC6_read_latency_shift_reg[0] & (DC1L6 & (ZB6_mem_used[0] & DC1L2))) ) ) );


--ZB6L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X13_Y6_N6
ZB6L7 = ( ZB6_mem_used[1] & ( AC6_wait_latency_counter[1] & ( (!AC6_read_latency_shift_reg[0]) # (!ZB6_mem_used[0]) ) ) ) # ( ZB6_mem_used[1] & ( !AC6_wait_latency_counter[1] & ( (!AC6_read_latency_shift_reg[0]) # ((!ZB6_mem_used[0]) # ((AC6L6 & ZB6L6))) ) ) ) # ( !ZB6_mem_used[1] & ( !AC6_wait_latency_counter[1] & ( (AC6L6 & ZB6L6) ) ) );


--AC6L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter~1 at MLABCELL_X15_Y6_N18
AC6L17 = ( AC6_wait_latency_counter[0] & ( (YB6L1 & (U1L68 & (YB7L1 & !AC6_wait_latency_counter[1]))) ) ) # ( !AC6_wait_latency_counter[0] & ( (YB6L1 & (U1L68 & AC6_wait_latency_counter[1])) ) );


--ZB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X18_Y5_N41
--register power-up is low

ZB1_mem_used[0] = DFFEAS(ZB1L3, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X18_Y5_N36
ZB1L5 = ( ZB1_mem_used[0] & ( (!AC1_read_latency_shift_reg[0] & (((UB1L7 & AC1L35)) # (ZB1_mem_used[1]))) ) ) # ( !ZB1_mem_used[0] & ( ZB1_mem_used[1] ) );


--AC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 at LABCELL_X17_Y5_N42
AC1L36 = ( UC1_W_alu_result[5] & ( !ZB1_mem_used[1] & ( (DC1L2 & (UC1_W_alu_result[3] & (!UC1_W_alu_result[4] & DC1L3))) ) ) );


--U1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1 at MLABCELL_X15_Y5_N27
U1L69 = ( U1L68 & ( (AC1L36 & !U1_av_waitrequest) ) );


--UB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0 at MLABCELL_X15_Y6_N42
UB1L10 = ( !UC1_W_alu_result[13] & ( !UC1_W_alu_result[12] & ( (UC1_W_alu_result[11] & (U1L68 & (!UC1_W_alu_result[14] & UC1_W_alu_result[15]))) ) ) );


--MC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X11_Y6_N17
--register power-up is low

MC1_top_priority_reg[0] = DFFEAS(MC1L7, GLOBAL(A1L23), !AE2_r_sync_rst,  , MC1L6,  ,  ,  ,  );


--MC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X11_Y6_N13
--register power-up is low

MC1_top_priority_reg[1] = DFFEAS(MC1L2, GLOBAL(A1L23), !AE2_r_sync_rst,  , MC1L6,  ,  ,  ,  );


--UC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12] at FF_X22_Y9_N49
--register power-up is low

UC1_F_pc[12] = DFFEAS(UC1L682, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_W_valid,  ,  ,  ,  );


--UC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read at FF_X21_Y7_N37
--register power-up is low

UC1_i_read = DFFEAS(UC1L1047, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted at FF_X21_Y7_N56
--register power-up is low

CC2_read_accepted = DFFEAS(CC2L3, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|cp_valid~0 at MLABCELL_X21_Y7_N0
BC2L1 = (!CC2_read_accepted & (!UC1_i_read & FB1_rst1));


--VB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0 at MLABCELL_X21_Y9_N6
VB1L1 = ( !UC1_F_pc[11] & ( UC1_F_pc[13] & ( (UC1_F_pc[12] & (BC2L1 & (!UC1_F_pc[10] & UC1_F_pc[9]))) ) ) );


--MC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X11_Y6_N12
MC1L2 = ( MC1_top_priority_reg[0] & ( (!VB1L1 & (UB1L10 & MC1_top_priority_reg[1])) ) ) # ( !MC1_top_priority_reg[0] & ( UB1L10 ) );


--XB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress at FF_X11_Y6_N32
--register power-up is low

XB1_packet_in_progress = DFFEAS(XB1L3, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|saved_grant[1] at FF_X11_Y6_N41
--register power-up is low

XB1_saved_grant[1] = DFFEAS(MC1L3, GLOBAL(A1L23), !AE2_r_sync_rst,  , XB1L54,  ,  ,  ,  );


--XB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0 at LABCELL_X11_Y6_N24
XB1L54 = ( XB1_saved_grant[0] & ( XB1_saved_grant[1] & ( (!VB1L1 & ((!UB1L10 & ((!XB1_packet_in_progress))) # (UB1L10 & (ZB4L16)))) # (VB1L1 & (ZB4L16)) ) ) ) # ( !XB1_saved_grant[0] & ( XB1_saved_grant[1] & ( (!VB1L1 & ((!XB1_packet_in_progress))) # (VB1L1 & (ZB4L16)) ) ) ) # ( XB1_saved_grant[0] & ( !XB1_saved_grant[1] & ( (!UB1L10 & ((!XB1_packet_in_progress))) # (UB1L10 & (ZB4L16)) ) ) ) # ( !XB1_saved_grant[0] & ( !XB1_saved_grant[1] & ( !XB1_packet_in_progress ) ) );


--XC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write at FF_X11_Y6_N19
--register power-up is low

XC1_write = DFFEAS(XC1L133, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] at FF_X16_Y6_N8
--register power-up is low

XC1_address[8] = DFFEAS(XB1_src_data[46], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access at FF_X4_Y4_N37
--register power-up is low

MD1_jtag_ram_access = DFFEAS(MD1L142, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 at LABCELL_X9_Y5_N39
MD1L200 = ( !XC1_address[8] & ( MD1_jtag_ram_access ) );


--XC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read at FF_X11_Y6_N53
--register power-up is low

XC1_read = DFFEAS(XC1L83, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X11_Y6_N44
--register power-up is low

MD1_avalon_ociram_readdata_ready = DFFEAS(MD1L140, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 at LABCELL_X11_Y6_N45
MD1L201 = ( MD1_avalon_ociram_readdata_ready & ( (!MD1_waitrequest) # ((!XC1_write & ((!XC1L84Q))) # (XC1_write & (MD1L200))) ) ) # ( !MD1_avalon_ociram_readdata_ready & ( ((!XC1_write) # (!MD1_waitrequest)) # (MD1L200) ) );


--ZB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 at MLABCELL_X21_Y7_N3
ZB4L13 = ( XB1_saved_grant[0] & ( ((!CC2_read_accepted & (!UC1_i_read & XB1_saved_grant[1]))) # (CC1L9) ) ) # ( !XB1_saved_grant[0] & ( (!CC2_read_accepted & (!UC1_i_read & XB1_saved_grant[1])) ) );


--YB4L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 at LABCELL_X16_Y6_N24
YB4L1 = ( XB1_saved_grant[0] & ( (ZB4L13 & (((XB1_saved_grant[1] & VB1L1)) # (UB1L10))) ) ) # ( !XB1_saved_grant[0] & ( (XB1_saved_grant[1] & (ZB4L13 & VB1L1)) ) );


--ZB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X16_Y6_N53
--register power-up is low

ZB4_mem_used[0] = DFFEAS(ZB4L9, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X16_Y6_N48
ZB4L11 = ( MD1_waitrequest & ( (ZB4_mem_used[1] & ((!AC4_read_latency_shift_reg[0]) # (!ZB4_mem_used[0]))) ) ) # ( !MD1_waitrequest & ( (!ZB4_mem_used[0] & (((ZB4_mem_used[1])))) # (ZB4_mem_used[0] & (!AC4_read_latency_shift_reg[0] & ((ZB4_mem_used[1]) # (YB4L1)))) ) );


--UB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~0 at MLABCELL_X15_Y6_N21
UB1L11 = ( UC1_W_alu_result[14] & ( (U1L68 & !UC1_W_alu_result[15]) ) );


--MC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X21_Y6_N22
--register power-up is low

MC2_top_priority_reg[0] = DFFEAS(MC2L7, GLOBAL(A1L23), !AE2_r_sync_rst,  , MC2L6,  ,  ,  ,  );


--MC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X21_Y6_N20
--register power-up is low

MC2_top_priority_reg[1] = DFFEAS(MC2L2, GLOBAL(A1L23), !AE2_r_sync_rst,  , MC2L6,  ,  ,  ,  );


--VB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0 at MLABCELL_X21_Y9_N51
VB1L2 = ( UC1_F_pc[12] & ( BC2L1 & ( ((!UC1_F_pc[9]) # ((!UC1_F_pc[13]) # (UC1_F_pc[11]))) # (UC1_F_pc[10]) ) ) ) # ( !UC1_F_pc[12] & ( BC2L1 ) );


--MC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0 at MLABCELL_X21_Y6_N18
MC2L2 = ( MC2_top_priority_reg[0] & ( (!VB1L2 & (UB1L11 & MC2_top_priority_reg[1])) ) ) # ( !MC2_top_priority_reg[0] & ( UB1L11 ) );


--AC5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0 at MLABCELL_X21_Y6_N27
AC5L3 = ( FB1_rst1 & ( !ZB5_mem_used[1] ) );


--XB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress at FF_X19_Y6_N34
--register power-up is low

XB2_packet_in_progress = DFFEAS(XB2L3, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[1] at FF_X15_Y6_N31
--register power-up is low

XB2_saved_grant[1] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , XB2L57, MC2L3,  ,  , VCC);


--XB2L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0 at MLABCELL_X15_Y6_N9
XB2L57 = ( XB2_packet_in_progress & ( VB1L2 & ( (AC5L3 & (((UB1L11 & XB2_saved_grant[0])) # (XB2_saved_grant[1]))) ) ) ) # ( !XB2_packet_in_progress & ( VB1L2 & ( ((!XB2_saved_grant[1] & ((!UB1L11) # (!XB2_saved_grant[0])))) # (AC5L3) ) ) ) # ( XB2_packet_in_progress & ( !VB1L2 & ( (UB1L11 & (XB2_saved_grant[0] & AC5L3)) ) ) ) # ( !XB2_packet_in_progress & ( !VB1L2 & ( (!UB1L11) # ((!XB2_saved_grant[0]) # (AC5L3)) ) ) );


--ZB5L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0 at MLABCELL_X21_Y6_N33
ZB5L13 = ( UC1_i_read & ( (XB2L6Q & CC1L9) ) ) # ( !UC1_i_read & ( (!XB2_saved_grant[1] & (XB2L6Q & ((CC1L9)))) # (XB2_saved_grant[1] & ((!CC2_read_accepted) # ((XB2L6Q & CC1L9)))) ) );


--YB5L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|rf_source_valid~0 at MLABCELL_X21_Y6_N6
YB5L1 = ( XB2L6Q & ( (ZB5L13 & (((VB1L2 & XB2_saved_grant[1])) # (UB1L11))) ) ) # ( !XB2L6Q & ( (VB1L2 & (ZB5L13 & XB2_saved_grant[1])) ) );


--ZB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] at FF_X21_Y6_N5
--register power-up is low

ZB5_mem_used[0] = DFFEAS(ZB5L9, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X21_Y6_N0
ZB5L11 = ( YB5L1 & ( (!ZB5_mem_used[0] & (((ZB5_mem_used[1])))) # (ZB5_mem_used[0] & (!AC5_read_latency_shift_reg[0] & ((ZB5_mem_used[1]) # (FB1_rst1)))) ) ) # ( !YB5L1 & ( (ZB5_mem_used[1] & ((!AC5_read_latency_shift_reg[0]) # (!ZB5_mem_used[0]))) ) );


--CC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0 at LABCELL_X19_Y5_N57
CC1L5 = ( CC1_write_accepted & ( (!CC1_end_begintransfer & !CC1L9) ) ) # ( !CC1_write_accepted & ( (!UC1L1039Q & (!CC1_end_begintransfer & !CC1L9)) ) );


--CC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1 at LABCELL_X19_Y5_N39
CC1L6 = ( AC2L1 & ( (!FB1_rst1 & !CC1L5) ) ) # ( !AC2L1 & ( (!CC1L5 & ((!FB1_rst1) # (UB1L3))) ) );


--AC4L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 at LABCELL_X16_Y6_N15
AC4L39 = (YB4L1 & (ZB4L16 & FB1_rst1));


--ZB4_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73] at FF_X16_Y6_N38
--register power-up is low

ZB4_mem[1][73] = DFFEAS(ZB4L14, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 at LABCELL_X16_Y6_N36
ZB4L14 = ( XB1_saved_grant[1] & ( (!ZB4_mem_used[1]) # (ZB4_mem[1][73]) ) ) # ( !XB1_saved_grant[1] & ( (ZB4_mem_used[1] & ZB4_mem[1][73]) ) );


--ZB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X16_Y6_N57
ZB4L12 = ( ZB4_mem_used[0] & ( AC4_read_latency_shift_reg[0] ) ) # ( !ZB4_mem_used[0] );


--ZB4_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55] at FF_X16_Y6_N41
--register power-up is low

ZB4_mem[1][55] = DFFEAS(ZB4L15, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 at LABCELL_X16_Y6_N39
ZB4L15 = (!ZB4_mem_used[1] & (ZB4L13)) # (ZB4_mem_used[1] & ((ZB4_mem[1][55])));


--AC5L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~1 at MLABCELL_X21_Y6_N9
AC5L4 = ( YB5L1 & ( AC5L3 ) );


--ZB5_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73] at FF_X21_Y6_N26
--register power-up is low

ZB5_mem[1][73] = DFFEAS(ZB5L14, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1 at MLABCELL_X21_Y6_N24
ZB5L14 = ( XB2_saved_grant[1] & ( (!ZB5_mem_used[1]) # (ZB5_mem[1][73]) ) ) # ( !XB2_saved_grant[1] & ( (ZB5_mem_used[1] & ZB5_mem[1][73]) ) );


--ZB5L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 at MLABCELL_X21_Y6_N51
ZB5L12 = ( AC5_read_latency_shift_reg[0] ) # ( !AC5_read_latency_shift_reg[0] & ( !ZB5_mem_used[0] ) );


--ZB5_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55] at FF_X21_Y6_N50
--register power-up is low

ZB5_mem[1][55] = DFFEAS(ZB5L15, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2 at MLABCELL_X21_Y6_N48
ZB5L15 = ( ZB5L13 & ( (!ZB5_mem_used[1]) # (ZB5_mem[1][55]) ) ) # ( !ZB5L13 & ( (ZB5_mem_used[1] & ZB5_mem[1][55]) ) );


--AC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2 at MLABCELL_X15_Y5_N21
AC1L37 = ( AC1L36 & ( (U1_av_waitrequest & AC1L35) ) );


--AC2L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|read_latency_shift_reg~0 at LABCELL_X18_Y6_N15
AC2L9 = (!ZB2_mem_used[1] & (AC1L35 & AC2L2));


--AC6L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|read_latency_shift_reg~2 at LABCELL_X13_Y6_N54
AC6L11 = ( YB6L1 & ( (AC6L6 & (CC1L9 & AC6L9)) ) );


--UC1_W_control_rd_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1] at FF_X23_Y7_N31
--register power-up is low

UC1_W_control_rd_data[1] = DFFEAS(UC1L350, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L837 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0 at LABCELL_X27_Y7_N42
UC1L837 = ( UC1_R_ctrl_br_cmp & ( UC1_W_control_rd_data[1] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte0_data[1]) ) ) ) # ( !UC1_R_ctrl_br_cmp & ( UC1_W_control_rd_data[1] & ( (!UC1_R_ctrl_ld & (((UC1_R_ctrl_rd_ctl_reg)) # (UC1_W_alu_result[1]))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte0_data[1])))) ) ) ) # ( UC1_R_ctrl_br_cmp & ( !UC1_W_control_rd_data[1] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte0_data[1]) ) ) ) # ( !UC1_R_ctrl_br_cmp & ( !UC1_W_control_rd_data[1] & ( (!UC1_R_ctrl_ld & (UC1_W_alu_result[1] & (!UC1_R_ctrl_rd_ctl_reg))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte0_data[1])))) ) ) );


--UC1L838 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1 at MLABCELL_X25_Y6_N15
UC1L838 = ( UC1_R_ctrl_br_cmp & ( UC1_av_ld_byte0_data[2] & ( UC1_R_ctrl_ld ) ) ) # ( !UC1_R_ctrl_br_cmp & ( UC1_av_ld_byte0_data[2] & ( ((UC1_W_alu_result[2] & !UC1_R_ctrl_rd_ctl_reg)) # (UC1_R_ctrl_ld) ) ) ) # ( !UC1_R_ctrl_br_cmp & ( !UC1_av_ld_byte0_data[2] & ( (UC1_W_alu_result[2] & (!UC1_R_ctrl_rd_ctl_reg & !UC1_R_ctrl_ld)) ) ) );


--UC1L839 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2 at MLABCELL_X25_Y6_N57
UC1L839 = ( UC1_av_ld_byte0_data[3] & ( ((!UC1_R_ctrl_br_cmp & (!UC1_R_ctrl_rd_ctl_reg & UC1_W_alu_result[3]))) # (UC1_R_ctrl_ld) ) ) # ( !UC1_av_ld_byte0_data[3] & ( (!UC1_R_ctrl_br_cmp & (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & UC1_W_alu_result[3]))) ) );


--UC1L840 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3 at MLABCELL_X25_Y6_N48
UC1L840 = ( UC1_R_ctrl_br_cmp & ( UC1_av_ld_byte0_data[4] & ( UC1_R_ctrl_ld ) ) ) # ( !UC1_R_ctrl_br_cmp & ( UC1_av_ld_byte0_data[4] & ( ((UC1_W_alu_result[4] & !UC1_R_ctrl_rd_ctl_reg)) # (UC1_R_ctrl_ld) ) ) ) # ( !UC1_R_ctrl_br_cmp & ( !UC1_av_ld_byte0_data[4] & ( (!UC1_R_ctrl_ld & (UC1_W_alu_result[4] & !UC1_R_ctrl_rd_ctl_reg)) ) ) );


--UC1L841 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4 at LABCELL_X27_Y7_N39
UC1L841 = ( UC1_W_alu_result[5] & ( (!UC1_R_ctrl_ld & (((!UC1_R_ctrl_br_cmp & !UC1_R_ctrl_rd_ctl_reg)))) # (UC1_R_ctrl_ld & (UC1_av_ld_byte0_data[5])) ) ) # ( !UC1_W_alu_result[5] & ( (UC1_av_ld_byte0_data[5] & UC1_R_ctrl_ld) ) );


--UC1L842 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5 at MLABCELL_X25_Y6_N18
UC1L842 = ( UC1_R_ctrl_rd_ctl_reg & ( (UC1_R_ctrl_ld & UC1_av_ld_byte0_data[6]) ) ) # ( !UC1_R_ctrl_rd_ctl_reg & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_br_cmp & ((UC1_W_alu_result[6])))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte0_data[6])))) ) );


--UC1L843 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6 at MLABCELL_X25_Y6_N54
UC1L843 = ( UC1_R_ctrl_rd_ctl_reg & ( (UC1_R_ctrl_ld & UC1_av_ld_byte0_data[7]) ) ) # ( !UC1_R_ctrl_rd_ctl_reg & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_br_cmp & ((UC1_W_alu_result[7])))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte0_data[7])))) ) );


--FB1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at MLABCELL_X6_Y2_N51
FB1L54 = AMPP_FUNCTION(!Q1_state[4], !H1_splitter_nodes_receive_0[3], !N1_virtual_ir_scan_reg);


--FB1L92 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at MLABCELL_X6_Y2_N24
FB1L92 = AMPP_FUNCTION(!FB1L54, !FB1_state, !FB1_td_shift[0], !FB1_count[0], !N1_irf_reg[1][0], !FB1_user_saw_rvalid);


--FB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at LABCELL_X7_Y2_N21
FB1L81 = AMPP_FUNCTION(!FB1_td_shift[10], !FB1_count[9], !FB1_rdata[7]);


--U1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav at FF_X16_Y5_N52
--register power-up is low

U1_t_dav = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , PB2_b_full,  ,  , VCC);


--FB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X3_Y4_N17
--register power-up is low

FB1_write_stalled = AMPP_FUNCTION(A1L5, FB1L113, !N1_clr_reg, FB1L112);


--FB1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at MLABCELL_X6_Y2_N48
FB1L82 = AMPP_FUNCTION(!N1_irf_reg[1][0], !FB1_count[1], !FB1_td_shift[9], !FB1_user_saw_rvalid, !FB1_state);


--FB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X7_Y2_N16
--register power-up is low

FB1_td_shift[2] = AMPP_FUNCTION(A1L5, FB1L84, !N1_clr_reg, FB1L67);


--FB1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at LABCELL_X7_Y2_N12
FB1L83 = AMPP_FUNCTION(!FB1L82, !Q1_state[4], !FB1_count[9], !N1_irf_reg[1][0], !FB1_write_stalled, !FB1_td_shift[2]);


--FB1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at MLABCELL_X6_Y2_N21
FB1L18 = AMPP_FUNCTION(!A1L6, !FB1_count[8], !Q1_state[4], !N1_irf_reg[1][0], !FB1_state);


--FB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X13_Y4_N47
--register power-up is low

FB1_rvalid0 = AMPP_FUNCTION(A1L23, FB1L52, !AE2_r_sync_rst);


--ED1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready at FF_X7_Y2_N52
--register power-up is low

ED1_monitor_ready = DFFEAS(ED1L11, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--QD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 at LABCELL_X2_Y5_N6
QD1L60 = ( CD1_break_readreg[1] & ( (!ND1L3 & (((MD1_MonDReg[1])) # (N1_irf_reg[2][1]))) # (ND1L3 & (((QD1_sr[3])))) ) ) # ( !CD1_break_readreg[1] & ( (!ND1L3 & (!N1_irf_reg[2][1] & ((MD1_MonDReg[1])))) # (ND1L3 & (((QD1_sr[3])))) ) );


--PD1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] at FF_X1_Y5_N55
--register power-up is low

PD1_jdo[0] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[0],  ,  , VCC);


--PD1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] at FF_X1_Y5_N5
--register power-up is low

PD1_jdo[36] = DFFEAS(PD1L62, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] at FF_X1_Y5_N35
--register power-up is low

PD1_jdo[37] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[37],  ,  , VCC);


--PD1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] at FF_X6_Y5_N50
--register power-up is low

PD1_ir[1] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_jxuir, N1_irf_reg[2][1],  ,  , VCC);


--PD1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] at FF_X6_Y5_N8
--register power-up is low

PD1_ir[0] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_jxuir, N1_irf_reg[2][0],  ,  , VCC);


--PD1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe at FF_X6_Y5_N25
--register power-up is low

PD1_enable_action_strobe = DFFEAS( , GLOBAL(A1L23),  ,  ,  , PD1_update_jdo_strobe,  ,  , VCC);


--CD1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~0 at MLABCELL_X6_Y5_N21
CD1L48 = ( !PD1_ir[0] & ( (PD1_ir[1] & PD1_enable_action_strobe) ) );


--CD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~1 at LABCELL_X1_Y5_N33
CD1L49 = ( !PD1_jdo[36] & ( (CD1L48 & !PD1_jdo[37]) ) );


--PD1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] at FF_X1_Y5_N14
--register power-up is low

PD1_jdo[3] = DFFEAS(PD1L11, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X8_Y4_N25
--register power-up is low

MD1_jtag_ram_rd_d1 = DFFEAS(MD1L145, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--PD1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] at FF_X1_Y5_N11
--register power-up is low

PD1_jdo[35] = DFFEAS(PD1L60, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b at MLABCELL_X6_Y5_N36
PD1_take_action_ocimem_b = ( PD1_enable_action_strobe & ( !PD1_ir[0] & ( (!PD1_ir[1] & PD1_jdo[35]) ) ) );


--MD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~0 at MLABCELL_X8_Y5_N18
MD1L75 = ( !PD1_take_action_ocimem_b & ( !MD1_jtag_ram_rd_d1 ) );


--MD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 at FF_X4_Y4_N40
--register power-up is low

MD1_jtag_rd_d1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , MD1_jtag_rd,  ,  , VCC);


--MD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1 at LABCELL_X10_Y4_N15
MD1L50 = ( PD1_ir[0] & ( PD1_enable_action_strobe & ( MD1_jtag_rd_d1 ) ) ) # ( !PD1_ir[0] & ( PD1_enable_action_strobe & ( (!PD1_ir[1] & (PD1_jdo[35])) # (PD1_ir[1] & ((MD1_jtag_rd_d1))) ) ) ) # ( PD1_ir[0] & ( !PD1_enable_action_strobe & ( MD1_jtag_rd_d1 ) ) ) # ( !PD1_ir[0] & ( !PD1_enable_action_strobe & ( MD1_jtag_rd_d1 ) ) );


--UC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled at FF_X18_Y9_N17
--register power-up is low

UC1_hbreak_enabled = DFFEAS(UC1L1042, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_E_valid_from_R,  ,  ,  ,  );


--UC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7 at LABCELL_X24_Y8_N18
UC1L584 = ( !UC1_D_iw[0] & ( !UC1_D_iw[3] & ( (!UC1_D_iw[5] & (!UC1_D_iw[1] & (!UC1L267Q & !UC1_D_iw[2]))) ) ) );


--UC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7 at LABCELL_X22_Y8_N42
UC1L597 = ( !UC1_D_iw[11] & ( UC1L276Q & ( (UC1_D_iw[16] & (UC1L280Q & (UC1L282Q & UC1_D_iw[13]))) ) ) );


--UC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8 at LABCELL_X27_Y8_N30
UC1L598 = ( UC1_D_iw[16] & ( UC1L282Q & ( (UC1_D_iw[13] & (UC1L276Q & (UC1L280Q & UC1_D_iw[11]))) ) ) );


--UC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8 at LABCELL_X24_Y8_N51
UC1L585 = ( UC1_D_iw[1] & ( !UC1_D_iw[0] & ( (!UC1_D_iw[5] & (!UC1_D_iw[2] & (!UC1_D_iw[3] & !UC1L267Q))) ) ) );


--UC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9 at MLABCELL_X21_Y8_N18
UC1L586 = ( !UC1_D_iw[1] & ( UC1_D_iw[5] & ( (!UC1L267Q & (UC1_D_iw[2] & (!UC1_D_iw[3] & !UC1_D_iw[0]))) ) ) );


--UC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10 at LABCELL_X24_Y8_N6
UC1L587 = ( !UC1_D_iw[0] & ( UC1_D_iw[3] & ( (UC1_D_iw[5] & (UC1_D_iw[1] & (!UC1L267Q & !UC1_D_iw[2]))) ) ) );


--UC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0 at LABCELL_X24_Y8_N0
UC1L206 = ( !UC1L211 & ( !UC1L585 & ( (!UC1L210 & (!UC1L587 & (!UC1L586 & !UC1L212))) ) ) );


--UC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0 at MLABCELL_X21_Y8_N24
UC1L202 = ( UC1_D_iw[3] & ( UC1_D_iw[2] & ( (!UC1_D_iw[0] & ((!UC1_D_iw[1]))) # (UC1_D_iw[0] & (!UC1L267Q & UC1_D_iw[1])) ) ) ) # ( !UC1_D_iw[3] & ( UC1_D_iw[2] & ( (!UC1_D_iw[0] & (!UC1_D_iw[1] & ((!UC1_D_iw[5]) # (UC1L267Q)))) # (UC1_D_iw[0] & (((UC1_D_iw[1])))) ) ) ) # ( UC1_D_iw[3] & ( !UC1_D_iw[2] & ( (!UC1_D_iw[0] & (!UC1_D_iw[1] & ((!UC1_D_iw[5]) # (!UC1L267Q)))) # (UC1_D_iw[0] & (((UC1_D_iw[1])))) ) ) ) # ( !UC1_D_iw[3] & ( !UC1_D_iw[2] & ( (!UC1_D_iw[0] & (((!UC1_D_iw[1])))) # (UC1_D_iw[0] & (((!UC1_D_iw[5] & !UC1L267Q)) # (UC1_D_iw[1]))) ) ) );


--UC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0 at MLABCELL_X25_Y8_N30
UC1L253 = ( UC1_D_iw[18] & ( (!UC1L202) # (UC1_D_iw[23]) ) ) # ( !UC1_D_iw[18] & ( (UC1L202 & UC1_D_iw[23]) ) );


--UC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1 at MLABCELL_X25_Y8_N24
UC1L254 = ( UC1L219 & ( UC1L584 ) ) # ( !UC1L219 & ( UC1L584 ) ) # ( UC1L219 & ( !UC1L584 & ( (UC1L253 & (!UC1L577 & UC1L206)) ) ) ) # ( !UC1L219 & ( !UC1L584 & ( (UC1L253 & (UC1L206 & ((!UC1L218) # (!UC1L577)))) ) ) );


--UC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~2 at MLABCELL_X25_Y8_N33
UC1L257 = ( UC1_D_iw[20] & ( (!UC1L202) # (UC1_D_iw[25]) ) ) # ( !UC1_D_iw[20] & ( (UC1L202 & UC1_D_iw[25]) ) );


--UC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~3 at MLABCELL_X25_Y8_N9
UC1L258 = ( UC1L257 & ( UC1L584 ) ) # ( !UC1L257 & ( UC1L584 ) ) # ( UC1L257 & ( !UC1L584 ) ) # ( !UC1L257 & ( !UC1L584 & ( (!UC1L206) # ((UC1L577 & ((UC1L218) # (UC1L219)))) ) ) );


--UC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~4 at MLABCELL_X25_Y8_N3
UC1L251 = ( UC1_D_iw[17] & ( (!UC1L202) # (UC1_D_iw[22]) ) ) # ( !UC1_D_iw[17] & ( (UC1L202 & UC1_D_iw[22]) ) );


--UC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~5 at MLABCELL_X25_Y8_N18
UC1L252 = ( UC1L251 & ( UC1L584 ) ) # ( !UC1L251 & ( UC1L584 ) ) # ( UC1L251 & ( !UC1L584 ) ) # ( !UC1L251 & ( !UC1L584 & ( (!UC1L206) # ((UC1L577 & ((UC1L218) # (UC1L219)))) ) ) );


--UC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~6 at MLABCELL_X25_Y8_N0
UC1L255 = ( UC1_D_iw[19] & ( (!UC1L202) # (UC1_D_iw[24]) ) ) # ( !UC1_D_iw[19] & ( (UC1L202 & UC1_D_iw[24]) ) );


--UC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~7 at MLABCELL_X25_Y8_N21
UC1L256 = ( UC1L255 & ( UC1L584 ) ) # ( !UC1L255 & ( UC1L584 ) ) # ( UC1L255 & ( !UC1L584 ) ) # ( !UC1L255 & ( !UC1L584 & ( (!UC1L206) # ((UC1L577 & ((UC1L218) # (UC1L219)))) ) ) );


--UC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~8 at MLABCELL_X25_Y8_N57
UC1L259 = ( UC1_D_iw[26] & ( UC1L202 ) ) # ( UC1_D_iw[26] & ( !UC1L202 & ( UC1_D_iw[21] ) ) ) # ( !UC1_D_iw[26] & ( !UC1L202 & ( UC1_D_iw[21] ) ) );


--UC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~9 at MLABCELL_X25_Y8_N6
UC1L260 = ( UC1L259 & ( UC1L584 ) ) # ( !UC1L259 & ( UC1L584 ) ) # ( UC1L259 & ( !UC1L584 ) ) # ( !UC1L259 & ( !UC1L584 & ( (!UC1L206) # ((UC1L577 & ((UC1L218) # (UC1L219)))) ) ) );


--UC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11 at LABCELL_X24_Y8_N48
UC1L588 = ( UC1_D_iw[0] & ( !UC1_D_iw[1] & ( (!UC1_D_iw[5] & (!UC1_D_iw[2] & (!UC1L267Q & !UC1_D_iw[3]))) ) ) );


--UC1L698 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~2 at MLABCELL_X21_Y8_N33
UC1L698 = ( UC1L696 & ( UC1L697 ) );


--UC1L309 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0 at MLABCELL_X25_Y8_N15
UC1L309 = ( !UC1L588 & ( !UC1L698 & ( !UC1L310 ) ) );


--UC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg at MLABCELL_X25_Y8_N48
UC1_D_wr_dst_reg = ( UC1L256 & ( UC1L309 ) ) # ( !UC1L256 & ( UC1L309 & ( (((UC1L260) # (UC1L252)) # (UC1L258)) # (UC1L254) ) ) );


--CC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2 at LABCELL_X18_Y6_N42
CC1L3 = ( AC2L2 & ( CC1L1 & ( (!UB1L9 & (ZB2_mem_used[1] & (UB1L5 & !AC7L12))) ) ) ) # ( !AC2L2 & ( CC1L1 & ( (!UB1L9 & (UB1L5 & !AC7L12)) ) ) );


--UC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data at FF_X19_Y9_N2
--register power-up is low

UC1_av_ld_waiting_for_data = DFFEAS(UC1L975, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L881 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0 at LABCELL_X19_Y7_N21
UC1L881 = ( UC1L983Q & ( !JC1_WideOr1 ) );


--UC1L975 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0 at LABCELL_X19_Y9_N0
UC1L975 = ( UC1_av_ld_waiting_for_data & ( UC1_R_ctrl_ld & ( !UC1L881 ) ) ) # ( !UC1_av_ld_waiting_for_data & ( UC1_R_ctrl_ld & ( UC1_E_new_inst ) ) ) # ( UC1_av_ld_waiting_for_data & ( !UC1_R_ctrl_ld & ( !UC1L881 ) ) );


--UC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data at FF_X19_Y7_N11
--register power-up is low

UC1_av_ld_aligning_data = DFFEAS(UC1L883, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1] at FF_X19_Y7_N29
--register power-up is low

UC1_av_ld_align_cycle[1] = DFFEAS(UC1L879, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0] at FF_X19_Y7_N8
--register power-up is low

UC1_av_ld_align_cycle[0] = DFFEAS(UC1L878, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X24_Y7_N0
UC1L231 = ( UC1_D_iw[2] & ( (UC1_D_iw[0] & UC1_D_iw[3]) ) ) # ( !UC1_D_iw[2] & ( (UC1_D_iw[0] & (UC1_D_iw[1] & UC1_D_iw[3])) ) );


--UC1L882 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1 at LABCELL_X19_Y7_N24
UC1L882 = ( UC1L231 & ( (UC1_av_ld_align_cycle[1] & (!UC1_av_ld_align_cycle[0] $ (UC1_D_iw[4]))) ) ) # ( !UC1L231 & ( (UC1_av_ld_align_cycle[0] & UC1_av_ld_align_cycle[1]) ) );


--UC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0 at LABCELL_X24_Y7_N39
UC1L233 = ( !UC1_D_iw[3] & ( (UC1L267Q & (UC1_D_iw[0] & UC1_D_iw[2])) ) );


--UC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0 at LABCELL_X19_Y5_N30
UC1L571 = ( UC1L882 & ( (!UC1_av_ld_aligning_data & (!JC1_WideOr1 & (!UC1L233 & UC1_d_read))) ) ) # ( !UC1L882 & ( (!UC1L233 & (((!JC1_WideOr1 & UC1_d_read)) # (UC1_av_ld_aligning_data))) ) );


--UC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1 at MLABCELL_X25_Y11_N45
UC1L572 = ( !UC1_E_shift_rot_cnt[3] & ( (!UC1_E_shift_rot_cnt[0] & (!UC1_E_shift_rot_cnt[2] & !UC1_E_shift_rot_cnt[1])) ) );


--UC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2 at MLABCELL_X25_Y11_N24
UC1L573 = ( UC1_R_ctrl_shift_rot & ( (UC1_E_valid_from_R & (((!UC1L572) # (UC1_E_shift_rot_cnt[4])) # (UC1_E_new_inst))) ) );


--UC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~3 at LABCELL_X19_Y5_N51
UC1L574 = ( !UC1L573 & ( UC1_R_ctrl_ld & ( (!UC1_E_new_inst & ((!UC1_E_valid_from_R) # ((!UC1L571 & !UC1L975)))) ) ) ) # ( !UC1L573 & ( !UC1_R_ctrl_ld ) );


--UC1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0 at LABCELL_X19_Y5_N18
UC1L873 = ( CC1L3 & ( CC1L2 & ( (!UC1L985 & (UC1_E_valid_from_R & (UC1L574 & !UC1L1039Q))) ) ) ) # ( !CC1L3 & ( CC1L2 & ( (!UC1L985 & (UC1_E_valid_from_R & UC1L574)) ) ) ) # ( CC1L3 & ( !CC1L2 & ( (!UC1L985 & (UC1_E_valid_from_R & (UC1L574 & !UC1L1039Q))) ) ) ) # ( !CC1L3 & ( !CC1L2 & ( (!UC1L985 & (UC1_E_valid_from_R & (UC1L574 & !UC1L1039Q))) ) ) );


--UC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0 at LABCELL_X24_Y7_N15
UC1L224 = ( UC1_D_iw[0] & ( (UC1_D_iw[2] & (UC1_D_iw[1] & ((!UC1L267Q) # (!UC1_D_iw[3])))) ) );


--AC4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] at FF_X18_Y7_N2
--register power-up is low

AC4_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[0],  ,  , VCC);


--AC3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30] at FF_X13_Y5_N29
--register power-up is low

AC3_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_W_alu_result[2],  ,  , VCC);


--JC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0 at LABCELL_X13_Y5_N27
JC1L28 = (AC3_read_latency_shift_reg[0] & AC3_av_readdata_pre[30]);


--AC6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[0] at FF_X13_Y6_N14
--register power-up is low

AC6_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , Z1_readdata[0],  ,  , VCC);


--S1L2Q is nios_system:u0|raminfr_be:inferred_ram_be_0|RAM_1~21 at FF_X22_Y6_N32
--register power-up is low

S1L2Q = DFFEAS(S1L3, GLOBAL(A1L23), BE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--AC7_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0] at FF_X21_Y5_N4
--register power-up is low

AC7_av_readdata_pre[0] = DFFEAS(V1_readdata[0], GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0] at LABCELL_X22_Y6_N12
JC1_src_data[0] = ( EB1_ram_block1a0 & ( VB3L1 & ( ((!JC1L7) # ((AC2_read_latency_shift_reg[0] & S1L2Q))) # (ZD1_q_a[0]) ) ) ) # ( !EB1_ram_block1a0 & ( VB3L1 & ( (!JC1L7) # (ZD1_q_a[0]) ) ) ) # ( EB1_ram_block1a0 & ( !VB3L1 & ( (!JC1L7) # ((AC2_read_latency_shift_reg[0] & S1L2Q)) ) ) ) # ( !EB1_ram_block1a0 & ( !VB3L1 & ( !JC1L7 ) ) );


--UC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0] at FF_X17_Y6_N31
--register power-up is low

UC1_av_ld_byte1_data[0] = DFFEAS(UC1L905, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L903,  ,  ,  ,  );


--UC1L973 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0 at LABCELL_X19_Y7_N45
UC1L973 = ( UC1_W_alu_result[0] & ( (UC1_av_ld_aligning_data & ((!UC1_W_alu_result[1] & (!UC1_av_ld_align_cycle[0] & !UC1_av_ld_align_cycle[1])) # (UC1_W_alu_result[1] & ((!UC1_av_ld_align_cycle[0]) # (!UC1_av_ld_align_cycle[1]))))) ) ) # ( !UC1_W_alu_result[0] & ( (UC1_W_alu_result[1] & (UC1_av_ld_aligning_data & !UC1_av_ld_align_cycle[1])) ) );


--UC1L893 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]~0 at LABCELL_X19_Y7_N42
UC1L893 = ( UC1_av_ld_align_cycle[0] & ( (!UC1_av_ld_aligning_data) # ((UC1_W_alu_result[1] & !UC1_av_ld_align_cycle[1])) ) ) # ( !UC1_av_ld_align_cycle[0] & ( (!UC1_av_ld_aligning_data) # ((!UC1_W_alu_result[1] & (UC1_W_alu_result[0] & !UC1_av_ld_align_cycle[1])) # (UC1_W_alu_result[1] & ((!UC1_av_ld_align_cycle[1]) # (UC1_W_alu_result[0])))) ) );


--UC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0] at FF_X28_Y8_N49
--register power-up is low

UC1_R_compare_op[0] = DFFEAS(UC1L301, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1] at FF_X23_Y7_N46
--register power-up is low

UC1_E_src2[1] = DFFEAS(UC1L766, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~14 at LABCELL_X27_Y11_N36
UC1L358 = ( UC1_E_src1[1] & ( UC1L730Q & ( !UC1_E_src2[1] $ (!UC1_R_logic_op[1]) ) ) ) # ( !UC1_E_src1[1] & ( UC1L730Q & ( (UC1_E_src2[1] & UC1_R_logic_op[1]) ) ) ) # ( UC1_E_src1[1] & ( !UC1L730Q & ( UC1_R_logic_op[1] ) ) ) # ( !UC1_E_src1[1] & ( !UC1L730Q & ( !UC1_E_src2[1] $ (UC1_R_logic_op[1]) ) ) );


--UC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~15 at LABCELL_X24_Y10_N42
UC1L381 = ( UC1_R_logic_op[1] & ( (!UC1_E_src2[24] & ((UC1_E_src1[24]))) # (UC1_E_src2[24] & ((!UC1L730Q) # (!UC1_E_src1[24]))) ) ) # ( !UC1_R_logic_op[1] & ( (!UC1L730Q & (!UC1_E_src2[24] & !UC1_E_src1[24])) # (UC1L730Q & (UC1_E_src2[24] & UC1_E_src1[24])) ) );


--UC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0 at MLABCELL_X25_Y10_N0
UC1L608 = ( !UC1L358 & ( !UC1L381 ) );


--UC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~16 at LABCELL_X27_Y10_N3
UC1L378 = ( UC1_E_src1[21] & ( !UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src2[21]))) ) ) # ( !UC1_E_src1[21] & ( (!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src2[21])) # (UC1_R_logic_op[1] & ((UC1_E_src2[21]))) ) );


--UC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~17 at LABCELL_X27_Y10_N9
UC1L377 = ( UC1_E_src1[20] & ( !UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src2[20]))) ) ) # ( !UC1_E_src1[20] & ( (!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src2[20])) # (UC1_R_logic_op[1] & ((UC1_E_src2[20]))) ) );


--UC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~18 at LABCELL_X27_Y10_N24
UC1L376 = (!UC1_E_src2[19] & ((!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src1[19])) # (UC1_R_logic_op[1] & ((UC1_E_src1[19]))))) # (UC1_E_src2[19] & (!UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src1[19])))));


--UC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~19 at LABCELL_X27_Y10_N33
UC1L375 = ( UC1_E_src2[18] & ( !UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src1[18]))) ) ) # ( !UC1_E_src2[18] & ( (!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src1[18])) # (UC1_R_logic_op[1] & ((UC1_E_src1[18]))) ) );


--UC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~20 at LABCELL_X27_Y10_N6
UC1L374 = ( UC1_E_src2[17] & ( !UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src1[17]))) ) ) # ( !UC1_E_src2[17] & ( (!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src1[17])) # (UC1_R_logic_op[1] & ((UC1_E_src1[17]))) ) );


--UC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~21 at LABCELL_X27_Y10_N57
UC1L373 = ( UC1_E_src2[16] & ( !UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src1[16]))) ) ) # ( !UC1_E_src2[16] & ( (!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src1[16])) # (UC1_R_logic_op[1] & ((UC1_E_src1[16]))) ) );


--UC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1 at LABCELL_X27_Y10_N48
UC1L609 = ( !UC1L378 & ( !UC1L374 & ( (!UC1L376 & (!UC1L377 & (!UC1L375 & !UC1L373))) ) ) );


--UC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2 at MLABCELL_X28_Y8_N54
UC1L610 = ( UC1_R_logic_op[0] & ( UC1_E_src2[12] & ( (!UC1_E_src1[12] & (!UC1_R_logic_op[1] & ((!UC1_E_src1[8]) # (!UC1_E_src2[8])))) # (UC1_E_src1[12] & (UC1_R_logic_op[1] & (!UC1_E_src1[8] $ (UC1_E_src2[8])))) ) ) ) # ( !UC1_R_logic_op[0] & ( UC1_E_src2[12] & ( (!UC1_R_logic_op[1] & ((UC1_E_src2[8]) # (UC1_E_src1[8]))) ) ) ) # ( UC1_R_logic_op[0] & ( !UC1_E_src2[12] & ( (!UC1_R_logic_op[1] & (((!UC1_E_src1[8]) # (!UC1_E_src2[8])))) # (UC1_R_logic_op[1] & (!UC1_E_src1[12] & (!UC1_E_src1[8] $ (UC1_E_src2[8])))) ) ) ) # ( !UC1_R_logic_op[0] & ( !UC1_E_src2[12] & ( (!UC1_E_src1[12] & (UC1_R_logic_op[1] & (!UC1_E_src1[8] & !UC1_E_src2[8]))) # (UC1_E_src1[12] & (!UC1_R_logic_op[1] & ((UC1_E_src2[8]) # (UC1_E_src1[8])))) ) ) );


--UC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3 at LABCELL_X23_Y11_N18
UC1L611 = ( UC1_E_src2[9] & ( UC1_E_src2[10] & ( (!UC1_R_logic_op[1] & ((!UC1L730Q) # ((!UC1_E_src1[10] & !UC1_E_src1[9])))) # (UC1_R_logic_op[1] & (UC1L730Q & (UC1_E_src1[10] & UC1_E_src1[9]))) ) ) ) # ( !UC1_E_src2[9] & ( UC1_E_src2[10] & ( (!UC1_R_logic_op[1] & ((!UC1L730Q & ((UC1_E_src1[9]))) # (UC1L730Q & (!UC1_E_src1[10])))) # (UC1_R_logic_op[1] & (UC1L730Q & (UC1_E_src1[10] & !UC1_E_src1[9]))) ) ) ) # ( UC1_E_src2[9] & ( !UC1_E_src2[10] & ( (!UC1_R_logic_op[1] & ((!UC1L730Q & (UC1_E_src1[10])) # (UC1L730Q & ((!UC1_E_src1[9]))))) # (UC1_R_logic_op[1] & (UC1L730Q & (!UC1_E_src1[10] & UC1_E_src1[9]))) ) ) ) # ( !UC1_E_src2[9] & ( !UC1_E_src2[10] & ( (!UC1_R_logic_op[1] & (((UC1_E_src1[10] & UC1_E_src1[9])) # (UC1L730Q))) # (UC1_R_logic_op[1] & (((!UC1_E_src1[10] & !UC1_E_src1[9])))) ) ) );


--UC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4 at LABCELL_X23_Y11_N24
UC1L612 = ( UC1_E_src1[11] & ( UC1_E_src1[13] & ( (!UC1_R_logic_op[1] & ((!UC1L730Q) # ((!UC1_E_src2[13] & !UC1_E_src2[11])))) # (UC1_R_logic_op[1] & (UC1_E_src2[13] & (UC1_E_src2[11] & UC1L730Q))) ) ) ) # ( !UC1_E_src1[11] & ( UC1_E_src1[13] & ( (!UC1_E_src2[11] & (UC1L730Q & (!UC1_E_src2[13] $ (UC1_R_logic_op[1])))) # (UC1_E_src2[11] & (!UC1_R_logic_op[1] & ((!UC1_E_src2[13]) # (!UC1L730Q)))) ) ) ) # ( UC1_E_src1[11] & ( !UC1_E_src1[13] & ( (!UC1_E_src2[13] & (UC1L730Q & (!UC1_E_src2[11] $ (UC1_R_logic_op[1])))) # (UC1_E_src2[13] & (!UC1_R_logic_op[1] & ((!UC1_E_src2[11]) # (!UC1L730Q)))) ) ) ) # ( !UC1_E_src1[11] & ( !UC1_E_src1[13] & ( (!UC1_R_logic_op[1] & (((UC1_E_src2[13] & UC1_E_src2[11])) # (UC1L730Q))) # (UC1_R_logic_op[1] & (!UC1_E_src2[13] & (!UC1_E_src2[11]))) ) ) );


--UC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5 at LABCELL_X23_Y11_N30
UC1L613 = ( UC1L730Q & ( UC1_E_src2[5] & ( (!UC1_R_logic_op[1] & (!UC1_E_src1[5] & ((!UC1_E_src2[14]) # (!UC1_E_src1[14])))) # (UC1_R_logic_op[1] & (UC1_E_src1[5] & (!UC1_E_src2[14] $ (UC1_E_src1[14])))) ) ) ) # ( !UC1L730Q & ( UC1_E_src2[5] & ( (!UC1_R_logic_op[1] & ((UC1_E_src1[14]) # (UC1_E_src2[14]))) ) ) ) # ( UC1L730Q & ( !UC1_E_src2[5] & ( (!UC1_R_logic_op[1] & (((!UC1_E_src2[14]) # (!UC1_E_src1[14])))) # (UC1_R_logic_op[1] & (!UC1_E_src1[5] & (!UC1_E_src2[14] $ (UC1_E_src1[14])))) ) ) ) # ( !UC1L730Q & ( !UC1_E_src2[5] & ( (!UC1_R_logic_op[1] & (UC1_E_src1[5] & ((UC1_E_src1[14]) # (UC1_E_src2[14])))) # (UC1_R_logic_op[1] & (!UC1_E_src1[5] & (!UC1_E_src2[14] & !UC1_E_src1[14]))) ) ) );


--UC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6 at LABCELL_X23_Y11_N0
UC1L614 = ( UC1_E_src2[7] & ( UC1_E_src2[6] & ( (!UC1L730Q & (((!UC1_R_logic_op[1])))) # (UC1L730Q & ((!UC1_E_src1[6] & (!UC1_R_logic_op[1] & !UC1_E_src1[7])) # (UC1_E_src1[6] & (UC1_R_logic_op[1] & UC1_E_src1[7])))) ) ) ) # ( !UC1_E_src2[7] & ( UC1_E_src2[6] & ( (!UC1L730Q & (((!UC1_R_logic_op[1] & UC1_E_src1[7])))) # (UC1L730Q & ((!UC1_E_src1[6] & (!UC1_R_logic_op[1])) # (UC1_E_src1[6] & (UC1_R_logic_op[1] & !UC1_E_src1[7])))) ) ) ) # ( UC1_E_src2[7] & ( !UC1_E_src2[6] & ( (!UC1_E_src1[6] & (UC1L730Q & (!UC1_R_logic_op[1] $ (UC1_E_src1[7])))) # (UC1_E_src1[6] & (!UC1_R_logic_op[1] & ((!UC1L730Q) # (!UC1_E_src1[7])))) ) ) ) # ( !UC1_E_src2[7] & ( !UC1_E_src2[6] & ( (!UC1_R_logic_op[1] & (((UC1_E_src1[6] & UC1_E_src1[7])) # (UC1L730Q))) # (UC1_R_logic_op[1] & (!UC1_E_src1[6] & ((!UC1_E_src1[7])))) ) ) );


--UC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7 at LABCELL_X23_Y11_N54
UC1L615 = ( UC1L614 & ( !UC1L372 & ( (UC1L611 & (UC1L613 & (UC1L612 & !UC1L361))) ) ) );


--UC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8 at LABCELL_X27_Y10_N12
UC1L616 = ( UC1_E_src1[22] & ( UC1_E_src2[22] & ( (!UC1_R_logic_op[1] & (!UC1L730Q & ((UC1_E_src1[23]) # (UC1_E_src2[23])))) # (UC1_R_logic_op[1] & (UC1L730Q & (!UC1_E_src2[23] $ (UC1_E_src1[23])))) ) ) ) # ( !UC1_E_src1[22] & ( UC1_E_src2[22] & ( (!UC1_R_logic_op[1] & ((!UC1L730Q & ((UC1_E_src1[23]) # (UC1_E_src2[23]))) # (UC1L730Q & ((!UC1_E_src2[23]) # (!UC1_E_src1[23]))))) ) ) ) # ( UC1_E_src1[22] & ( !UC1_E_src2[22] & ( (!UC1_R_logic_op[1] & ((!UC1L730Q & ((UC1_E_src1[23]) # (UC1_E_src2[23]))) # (UC1L730Q & ((!UC1_E_src2[23]) # (!UC1_E_src1[23]))))) ) ) ) # ( !UC1_E_src1[22] & ( !UC1_E_src2[22] & ( (!UC1_E_src2[23] & ((!UC1_R_logic_op[1] & (UC1L730Q)) # (UC1_R_logic_op[1] & ((!UC1_E_src1[23]))))) # (UC1_E_src2[23] & (UC1L730Q & (!UC1_R_logic_op[1] $ (UC1_E_src1[23])))) ) ) );


--UC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9 at LABCELL_X27_Y10_N36
UC1L617 = ( UC1L730Q & ( UC1_E_src2[26] & ( (!UC1_E_src1[26] & (!UC1_R_logic_op[1] & ((!UC1_E_src1[25]) # (!UC1_E_src2[25])))) # (UC1_E_src1[26] & (UC1_R_logic_op[1] & (!UC1_E_src1[25] $ (UC1_E_src2[25])))) ) ) ) # ( !UC1L730Q & ( UC1_E_src2[26] & ( (!UC1_R_logic_op[1] & ((UC1_E_src2[25]) # (UC1_E_src1[25]))) ) ) ) # ( UC1L730Q & ( !UC1_E_src2[26] & ( (!UC1_R_logic_op[1] & ((!UC1_E_src1[25]) # ((!UC1_E_src2[25])))) # (UC1_R_logic_op[1] & (!UC1_E_src1[26] & (!UC1_E_src1[25] $ (UC1_E_src2[25])))) ) ) ) # ( !UC1L730Q & ( !UC1_E_src2[26] & ( (!UC1_E_src1[26] & (!UC1_E_src1[25] & (UC1_R_logic_op[1] & !UC1_E_src2[25]))) # (UC1_E_src1[26] & (!UC1_R_logic_op[1] & ((UC1_E_src2[25]) # (UC1_E_src1[25])))) ) ) );


--UC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10 at LABCELL_X27_Y10_N18
UC1L618 = ( UC1L730Q & ( UC1_E_src2[28] & ( (!UC1_R_logic_op[1] & (!UC1_E_src1[28] & ((!UC1_E_src2[27]) # (!UC1_E_src1[27])))) # (UC1_R_logic_op[1] & (UC1_E_src1[28] & (!UC1_E_src2[27] $ (UC1_E_src1[27])))) ) ) ) # ( !UC1L730Q & ( UC1_E_src2[28] & ( (!UC1_R_logic_op[1] & ((UC1_E_src1[27]) # (UC1_E_src2[27]))) ) ) ) # ( UC1L730Q & ( !UC1_E_src2[28] & ( (!UC1_R_logic_op[1] & (((!UC1_E_src2[27]) # (!UC1_E_src1[27])))) # (UC1_R_logic_op[1] & (!UC1_E_src1[28] & (!UC1_E_src2[27] $ (UC1_E_src1[27])))) ) ) ) # ( !UC1L730Q & ( !UC1_E_src2[28] & ( (!UC1_R_logic_op[1] & (UC1_E_src1[28] & ((UC1_E_src1[27]) # (UC1_E_src2[27])))) # (UC1_R_logic_op[1] & (!UC1_E_src1[28] & (!UC1_E_src2[27] & !UC1_E_src1[27]))) ) ) );


--UC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0] at FF_X23_Y7_N19
--register power-up is low

UC1_E_src2[0] = DFFEAS(UC1L765, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~22 at LABCELL_X19_Y11_N0
UC1L357 = ( UC1_E_src2[0] & ( UC1_E_src1[0] & ( !UC1_R_logic_op[1] $ (!UC1L730Q) ) ) ) # ( !UC1_E_src2[0] & ( UC1_E_src1[0] & ( UC1_R_logic_op[1] ) ) ) # ( UC1_E_src2[0] & ( !UC1_E_src1[0] & ( UC1_R_logic_op[1] ) ) ) # ( !UC1_E_src2[0] & ( !UC1_E_src1[0] & ( (!UC1_R_logic_op[1] & !UC1L730Q) ) ) );


--UC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31] at FF_X24_Y9_N55
--register power-up is low

UC1_E_src2[31] = DFFEAS(UC1L763, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L388 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~23 at LABCELL_X24_Y10_N57
UC1L388 = ( UC1L730Q & ( UC1_R_logic_op[1] & ( !UC1_E_src1[31] $ (!UC1_E_src2[31]) ) ) ) # ( !UC1L730Q & ( UC1_R_logic_op[1] & ( (UC1_E_src2[31]) # (UC1_E_src1[31]) ) ) ) # ( UC1L730Q & ( !UC1_R_logic_op[1] & ( (UC1_E_src1[31] & UC1_E_src2[31]) ) ) ) # ( !UC1L730Q & ( !UC1_R_logic_op[1] & ( (!UC1_E_src1[31] & !UC1_E_src2[31]) ) ) );


--UC1L387 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~24 at LABCELL_X24_Y10_N51
UC1L387 = ( UC1_E_src1[30] & ( !UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src2[30]))) ) ) # ( !UC1_E_src1[30] & ( (!UC1_E_src2[30] & (!UC1L730Q & !UC1_R_logic_op[1])) # (UC1_E_src2[30] & ((UC1_R_logic_op[1]))) ) );


--UC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~25 at LABCELL_X24_Y10_N45
UC1L386 = ( UC1_R_logic_op[1] & ( (!UC1_E_src2[29] & ((UC1_E_src1[29]))) # (UC1_E_src2[29] & ((!UC1L730Q) # (!UC1_E_src1[29]))) ) ) # ( !UC1_R_logic_op[1] & ( (!UC1L730Q & (!UC1_E_src2[29] & !UC1_E_src1[29])) # (UC1L730Q & (UC1_E_src2[29] & UC1_E_src1[29])) ) );


--UC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11 at LABCELL_X19_Y11_N54
UC1L619 = ( !UC1L357 & ( !UC1L388 & ( (!UC1L360 & (!UC1L359 & (!UC1L387 & !UC1L386))) ) ) );


--UC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12 at MLABCELL_X28_Y8_N27
UC1L620 = ( UC1L616 & ( UC1L615 & ( (UC1L610 & (UC1L617 & (UC1L618 & UC1L619))) ) ) );


--UC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1] at FF_X28_Y8_N52
--register power-up is low

UC1_R_compare_op[1] = DFFEAS(UC1L302, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0 at MLABCELL_X28_Y8_N6
UC1L346 = ( UC1_R_compare_op[1] & ( UC1L609 & ( (!UC1_R_compare_op[0] & (UC1L118)) # (UC1_R_compare_op[0] & (((!UC1L620) # (!UC1L608)))) ) ) ) # ( !UC1_R_compare_op[1] & ( UC1L609 & ( (!UC1_R_compare_op[0] & (((UC1L620 & UC1L608)))) # (UC1_R_compare_op[0] & (!UC1L118)) ) ) ) # ( UC1_R_compare_op[1] & ( !UC1L609 & ( (UC1_R_compare_op[0]) # (UC1L118) ) ) ) # ( !UC1_R_compare_op[1] & ( !UC1L609 & ( (!UC1L118 & UC1_R_compare_op[0]) ) ) );


--UC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie at FF_X18_Y9_N55
--register power-up is low

UC1_W_status_reg_pie = DFFEAS(UC1L871, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_E_valid_from_R,  ,  ,  ,  );


--UC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0 at LABCELL_X23_Y7_N12
UC1L621 = ( !UC1_D_iw[6] & ( (!UC1_D_iw[9] & (!UC1_D_iw[10] & (!UC1_D_iw[7] & !UC1_D_iw[8]))) ) );


--UC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0 at LABCELL_X23_Y7_N15
UC1L622 = ( UC1_D_iw[6] & ( (!UC1_D_iw[9] & (!UC1_D_iw[10] & (!UC1_D_iw[8] & !UC1_D_iw[7]))) ) );


--UC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg at FF_X18_Y9_N8
--register power-up is low

UC1_W_bstatus_reg = DFFEAS(UC1L813, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_E_valid_from_R,  ,  ,  ,  );


--UC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0 at LABCELL_X19_Y9_N30
UC1L623 = ( UC1_D_iw[7] & ( (!UC1_D_iw[9] & (!UC1_D_iw[10] & !UC1_D_iw[8])) ) );


--UC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0] at FF_X18_Y9_N1
--register power-up is low

UC1_W_ienable_reg[0] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L827, UC1_E_src1[0],  ,  , VCC);


--UC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0] at FF_X13_Y6_N31
--register power-up is low

UC1_W_ipending_reg[0] = DFFEAS(UC1L831, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0 at LABCELL_X18_Y9_N21
UC1L347 = ( !UC1_D_iw[10] & ( UC1_W_ipending_reg[0] & ( (!UC1_D_iw[6] & (!UC1_D_iw[7] & (!UC1_D_iw[9] & UC1_D_iw[8]))) ) ) );


--UC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1 at LABCELL_X18_Y9_N0
UC1L348 = ( UC1_W_bstatus_reg & ( (!UC1L347 & ((!UC1L623) # ((UC1_D_iw[6] & !UC1_W_ienable_reg[0])))) ) ) # ( !UC1_W_bstatus_reg & ( (!UC1L623 & (((!UC1L347)))) # (UC1L623 & ((!UC1_D_iw[6]) # ((!UC1L347 & !UC1_W_ienable_reg[0])))) ) );


--UC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2 at LABCELL_X19_Y10_N6
UC1L349 = ( UC1L621 & ( UC1L348 & ( UC1_W_status_reg_pie ) ) ) # ( !UC1L621 & ( UC1L348 & ( (UC1L823Q & UC1L622) ) ) ) # ( UC1L621 & ( !UC1L348 & ( UC1_W_status_reg_pie ) ) ) # ( !UC1L621 & ( !UC1L348 & ( (!UC1L622) # (UC1L823Q) ) ) );


--UC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~15 at LABCELL_X19_Y11_N39
UC1L311 = ( UC1_E_shift_rot_result[0] & ( UC1_R_ctrl_logic & ( (UC1L357) # (UC1_R_ctrl_shift_rot) ) ) ) # ( !UC1_E_shift_rot_result[0] & ( UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & UC1L357) ) ) ) # ( UC1_E_shift_rot_result[0] & ( !UC1_R_ctrl_logic & ( (UC1L122) # (UC1_R_ctrl_shift_rot) ) ) ) # ( !UC1_E_shift_rot_result[0] & ( !UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & UC1L122) ) ) );


--UC1_W_ipending_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[1] at FF_X19_Y5_N55
--register power-up is low

UC1_W_ipending_reg[1] = DFFEAS(UC1L832, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L1048 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req~0 at LABCELL_X23_Y7_N54
UC1L1048 = ( UC1_W_status_reg_pie & ( UC1_W_ipending_reg[1] ) ) # ( UC1_W_status_reg_pie & ( !UC1_W_ipending_reg[1] & ( UC1_W_ipending_reg[0] ) ) );


--AC4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] at FF_X16_Y6_N13
--register power-up is low

AC4_av_readdata_pre[22] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[22],  ,  , VCC);


--VB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0 at LABCELL_X16_Y6_N27
VB2L2 = ( AC4_read_latency_shift_reg[0] & ( (ZB4_mem[0][73] & ZB4_mem[0][55]) ) );


--VB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0 at MLABCELL_X21_Y6_N36
VB3L2 = ( ZB5_mem[0][73] & ( (AC5_read_latency_shift_reg[0] & ZB5_mem[0][55]) ) );


--UC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0 at MLABCELL_X21_Y7_N48
UC1L646 = ( ZD1_q_a[22] & ( !UC1L1048 & ( ((VB2L2 & AC4_av_readdata_pre[22])) # (VB3L2) ) ) ) # ( !ZD1_q_a[22] & ( !UC1L1048 & ( (VB2L2 & AC4_av_readdata_pre[22]) ) ) );


--UC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending at FF_X12_Y4_N50
--register power-up is low

UC1_hbreak_pending = DFFEAS(UC1L1044, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ED1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break at FF_X12_Y4_N56
--register power-up is low

ED1_jtag_break = DFFEAS(ED1L4, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--UC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst at FF_X12_Y4_N17
--register power-up is low

UC1_wait_for_one_post_bret_inst = DFFEAS(UC1L1054, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L1045 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0 at LABCELL_X12_Y4_N33
UC1L1045 = ( UC1_hbreak_pending & ( (!UC1_hbreak_enabled & ((!UC1_wait_for_one_post_bret_inst) # (UC1_W_valid))) ) ) # ( !UC1_hbreak_pending & ( (ED1_jtag_break & (!UC1_hbreak_enabled & ((!UC1_wait_for_one_post_bret_inst) # (UC1_W_valid)))) ) );


--UC1L689 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0 at MLABCELL_X21_Y7_N42
UC1L689 = ( VB2L2 & ( !UC1_i_read ) ) # ( !VB2L2 & ( (VB3L2 & !UC1_i_read) ) );


--AC4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] at FF_X17_Y7_N20
--register power-up is low

AC4_av_readdata_pre[23] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[23],  ,  , VCC);


--UC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~1 at MLABCELL_X21_Y7_N9
UC1L647 = ( VB2L2 & ( (!UC1L1048 & (((VB3L2 & ZD1_q_a[23])) # (AC4_av_readdata_pre[23]))) ) ) # ( !VB2L2 & ( (VB3L2 & (!UC1L1048 & ZD1_q_a[23])) ) );


--AC4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] at FF_X12_Y7_N34
--register power-up is low

AC4_av_readdata_pre[24] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[24],  ,  , VCC);


--UC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~2 at LABCELL_X18_Y7_N27
UC1L648 = ( ZD1_q_a[24] & ( AC4_av_readdata_pre[24] & ( (!UC1L1048 & ((VB3L2) # (VB2L2))) ) ) ) # ( !ZD1_q_a[24] & ( AC4_av_readdata_pre[24] & ( (!UC1L1048 & VB2L2) ) ) ) # ( ZD1_q_a[24] & ( !AC4_av_readdata_pre[24] & ( (!UC1L1048 & VB3L2) ) ) );


--AC4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] at FF_X12_Y7_N28
--register power-up is low

AC4_av_readdata_pre[25] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[25],  ,  , VCC);


--UC1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~3 at LABCELL_X18_Y7_N54
UC1L649 = ( !UC1L1048 & ( VB3L2 & ( ((AC4_av_readdata_pre[25] & VB2L2)) # (ZD1_q_a[25]) ) ) ) # ( !UC1L1048 & ( !VB3L2 & ( (AC4_av_readdata_pre[25] & VB2L2) ) ) );


--AC4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] at FF_X17_Y6_N52
--register power-up is low

AC4_av_readdata_pre[26] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[26],  ,  , VCC);


--UC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~4 at LABCELL_X18_Y7_N51
UC1L650 = ( AC4_av_readdata_pre[26] & ( (!UC1L1048 & (((VB3L2 & ZD1_q_a[26])) # (VB2L2))) ) ) # ( !AC4_av_readdata_pre[26] & ( (VB3L2 & (ZD1_q_a[26] & !UC1L1048)) ) );


--AE2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1] at FF_X19_Y8_N25
--register power-up is low

AE2_altera_reset_synchronizer_int_chain[1] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , AE2_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--AE2_r_sync_rst_chain[3] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3] at FF_X19_Y4_N50
--register power-up is low

AE2_r_sync_rst_chain[3] = DFFEAS(AE2L21, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AE2L23 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain~1 at LABCELL_X19_Y4_N30
AE2L23 = (AE2_altera_reset_synchronizer_int_chain[2] & AE2_r_sync_rst_chain[3]);


--AC4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] at FF_X17_Y7_N22
--register power-up is low

AC4_av_readdata_pre[11] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[11],  ,  , VCC);


--UC1L278 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]~0 at LABCELL_X18_Y7_N9
UC1L278 = (!UC1L1045 & !UC1L1048);


--UC1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5 at LABCELL_X22_Y7_N9
UC1L635 = ( ZD1_q_a[11] & ( ((!UC1L278) # ((VB2L2 & AC4_av_readdata_pre[11]))) # (VB3L2) ) ) # ( !ZD1_q_a[11] & ( (!UC1L278) # ((VB2L2 & AC4_av_readdata_pre[11])) ) );


--AC4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] at FF_X13_Y5_N20
--register power-up is low

AC4_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[12],  ,  , VCC);


--UC1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6 at LABCELL_X22_Y7_N48
UC1L636 = ( ZD1_q_a[12] & ( (!UC1L1048 & (((VB2L2 & AC4L16Q)) # (VB3L2))) ) ) # ( !ZD1_q_a[12] & ( (VB2L2 & (AC4L16Q & !UC1L1048)) ) );


--AC4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] at FF_X11_Y6_N35
--register power-up is low

AC4_av_readdata_pre[13] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[13],  ,  , VCC);


--UC1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7 at LABCELL_X22_Y7_N51
UC1L637 = ( ZD1_q_a[13] & ( ((!UC1L278) # ((VB2L2 & AC4_av_readdata_pre[13]))) # (VB3L2) ) ) # ( !ZD1_q_a[13] & ( (!UC1L278) # ((VB2L2 & AC4_av_readdata_pre[13])) ) );


--AC4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] at FF_X15_Y5_N41
--register power-up is low

AC4_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[14],  ,  , VCC);


--UC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~8 at LABCELL_X22_Y7_N6
UC1L638 = ( ZD1_q_a[14] & ( (((VB2L2 & AC4L19Q)) # (UC1L1048)) # (VB3L2) ) ) # ( !ZD1_q_a[14] & ( ((VB2L2 & AC4L19Q)) # (UC1L1048) ) );


--AC4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] at FF_X13_Y6_N34
--register power-up is low

AC4_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[15],  ,  , VCC);


--UC1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~9 at LABCELL_X22_Y7_N15
UC1L639 = ( AC4_av_readdata_pre[15] & ( (!UC1L278) # (((VB3L2 & ZD1_q_a[15])) # (VB2L2)) ) ) # ( !AC4_av_readdata_pre[15] & ( (!UC1L278) # ((VB3L2 & ZD1_q_a[15])) ) );


--AC4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] at FF_X16_Y6_N22
--register power-up is low

AC4_av_readdata_pre[16] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[16],  ,  , VCC);


--UC1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~10 at LABCELL_X22_Y7_N12
UC1L640 = ( AC4_av_readdata_pre[16] & ( (!UC1L278) # (((VB3L2 & ZD1_q_a[16])) # (VB2L2)) ) ) # ( !AC4_av_readdata_pre[16] & ( (!UC1L278) # ((VB3L2 & ZD1_q_a[16])) ) );


--UC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11 at LABCELL_X18_Y7_N48
UC1L624 = ( ZD1_q_a[0] & ( (!UC1L1048 & (((VB2L2 & AC4_av_readdata_pre[0])) # (VB3L2))) ) ) # ( !ZD1_q_a[0] & ( (VB2L2 & (AC4_av_readdata_pre[0] & !UC1L1048)) ) );


--AC4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] at FF_X8_Y6_N40
--register power-up is low

AC4_av_readdata_pre[1] = DFFEAS(AC4L4, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12 at LABCELL_X19_Y7_N57
UC1L625 = ( UC1L278 & ( ZD1_q_a[1] & ( ((VB2L2 & AC4_av_readdata_pre[1])) # (VB3L2) ) ) ) # ( !UC1L278 & ( ZD1_q_a[1] ) ) # ( UC1L278 & ( !ZD1_q_a[1] & ( (VB2L2 & AC4_av_readdata_pre[1]) ) ) ) # ( !UC1L278 & ( !ZD1_q_a[1] ) );


--AC4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] at FF_X13_Y5_N58
--register power-up is low

AC4_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[2],  ,  , VCC);


--UC1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~13 at MLABCELL_X21_Y7_N6
UC1L626 = ( AC4_av_readdata_pre[2] & ( (!UC1L1048 & (((VB3L2 & ZD1_q_a[2])) # (VB2L2))) ) ) # ( !AC4_av_readdata_pre[2] & ( (VB3L2 & (!UC1L1048 & ZD1_q_a[2])) ) );


--AC4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] at FF_X12_Y4_N52
--register power-up is low

AC4_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[3],  ,  , VCC);


--UC1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~14 at LABCELL_X19_Y7_N3
UC1L627 = ( AC4_av_readdata_pre[3] & ( ((!UC1L278) # ((VB3L2 & ZD1_q_a[3]))) # (VB2L2) ) ) # ( !AC4_av_readdata_pre[3] & ( (!UC1L278) # ((VB3L2 & ZD1_q_a[3])) ) );


--AC4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] at FF_X13_Y5_N22
--register power-up is low

AC4_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[4],  ,  , VCC);


--UC1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15 at LABCELL_X19_Y7_N0
UC1L628 = ( AC4_av_readdata_pre[4] & ( ((!UC1L278) # ((VB3L2 & ZD1_q_a[4]))) # (VB2L2) ) ) # ( !AC4_av_readdata_pre[4] & ( (!UC1L278) # ((VB3L2 & ZD1_q_a[4])) ) );


--AC4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] at FF_X12_Y7_N32
--register power-up is low

AC4_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[5],  ,  , VCC);


--UC1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~16 at LABCELL_X19_Y7_N18
UC1L629 = ( AC4_av_readdata_pre[5] & ( ((!UC1L278) # ((ZD1_q_a[5] & VB3L2))) # (VB2L2) ) ) # ( !AC4_av_readdata_pre[5] & ( (!UC1L278) # ((ZD1_q_a[5] & VB3L2)) ) );


--UC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0 at LABCELL_X22_Y7_N27
UC1L240 = ( UC1_D_iw[12] & ( ((UC1_D_iw[11] & !UC1_D_iw[16])) # (UC1_D_iw[15]) ) );


--UC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1 at LABCELL_X22_Y7_N0
UC1L241 = ( !UC1_D_iw[13] & ( UC1L577 & ( (UC1_D_iw[14] & UC1L240) ) ) );


--UC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0 at LABCELL_X19_Y5_N12
UC1L576 = ( UC1_R_valid & ( UC1L574 ) ) # ( !UC1_R_valid & ( UC1L574 & ( ((UC1L1039Q & ((!CC1L2) # (CC1L3)))) # (UC1L985) ) ) ) # ( UC1_R_valid & ( !UC1L574 ) ) # ( !UC1_R_valid & ( !UC1L574 ) );


--UC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid at FF_X21_Y7_N34
--register power-up is low

UC1_D_valid = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1L689,  ,  , VCC);


--UC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1 at LABCELL_X24_Y8_N30
UC1L207 = ( !UC1L587 & ( (!UC1L212 & (!UC1L210 & !UC1L211)) ) );


--UC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9 at LABCELL_X22_Y8_N27
UC1L599 = ( UC1L282Q & ( !UC1L276Q & ( (UC1_D_iw[16] & (UC1_D_iw[13] & (!UC1L280Q & !UC1_D_iw[11]))) ) ) );


--UC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10 at LABCELL_X22_Y8_N48
UC1L600 = ( UC1_D_iw[16] & ( UC1_D_iw[11] & ( (UC1L282Q & (UC1_D_iw[13] & (!UC1L280Q & !UC1L276Q))) ) ) );


--UC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11 at LABCELL_X22_Y8_N45
UC1L601 = ( !UC1L276Q & ( UC1_D_iw[11] & ( (UC1_D_iw[16] & (UC1L280Q & (UC1_D_iw[13] & UC1L282Q))) ) ) );


--UC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12 at LABCELL_X22_Y8_N57
UC1L602 = ( UC1_D_iw[13] & ( !UC1L276Q & ( (UC1_D_iw[11] & (!UC1_D_iw[16] & (UC1L280Q & UC1L282Q))) ) ) );


--UC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0 at LABCELL_X24_Y8_N33
UC1L234 = ( !UC1L585 & ( (!UC1L584 & ((!UC1L577) # (!UC1L236))) ) );


--UC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1 at LABCELL_X23_Y8_N6
UC1L235 = ( UC1L586 & ( UC1L219 ) ) # ( !UC1L586 & ( UC1L219 & ( (!UC1L234) # ((!UC1L207) # (UC1L577)) ) ) ) # ( UC1L586 & ( !UC1L219 ) ) # ( !UC1L586 & ( !UC1L219 & ( (!UC1L234) # ((!UC1L207) # ((UC1L577 & UC1L237))) ) ) );


--UC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X24_Y8_N39
UC1L223 = ( !UC1_D_iw[5] & ( (!UC1L267Q & (!UC1_D_iw[2] & (!UC1_D_iw[1] & !UC1_D_iw[3]))) ) );


--AC4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] at FF_X16_Y7_N25
--register power-up is low

AC4_av_readdata_pre[9] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[9],  ,  , VCC);


--UC1L633 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~17 at LABCELL_X18_Y7_N21
UC1L633 = ( !UC1L1048 & ( ZD1_q_a[9] & ( ((AC4_av_readdata_pre[9] & VB2L2)) # (VB3L2) ) ) ) # ( !UC1L1048 & ( !ZD1_q_a[9] & ( (AC4_av_readdata_pre[9] & VB2L2) ) ) );


--UC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at LABCELL_X22_Y7_N24
UC1L244 = ( UC1_D_iw[14] & ( (!UC1_D_iw[11] & UC1L282Q) ) ) # ( !UC1_D_iw[14] & ( (!UC1_D_iw[11] & !UC1_D_iw[16]) ) );


--UC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at LABCELL_X22_Y7_N54
UC1L245 = ( UC1L577 & ( (UC1_D_iw[12] & (UC1L244 & !UC1_D_iw[13])) ) );


--UC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0 at LABCELL_X24_Y7_N42
UC1L216 = ( UC1L267Q & ( !UC1_D_iw[1] & ( (UC1_D_iw[2] & (UC1_D_iw[5] & !UC1_D_iw[0])) ) ) ) # ( !UC1L267Q & ( !UC1_D_iw[1] & ( (UC1_D_iw[3] & (UC1_D_iw[2] & (UC1_D_iw[5] & !UC1_D_iw[0]))) ) ) );


--UC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at LABCELL_X27_Y8_N48
UC1L217 = ( !UC1L222 & ( (!UC1L597 & (!UC1L598 & (!UC1L221 & !UC1L220))) ) );


--UC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13 at LABCELL_X22_Y8_N18
UC1L603 = ( UC1_D_iw[13] & ( !UC1L280Q & ( (!UC1_D_iw[16] & (UC1_D_iw[11] & (!UC1L282Q & !UC1L276Q))) ) ) );


--UC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14 at LABCELL_X27_Y8_N6
UC1L604 = ( !UC1_D_iw[16] & ( !UC1L282Q & ( (UC1_D_iw[13] & (!UC1L276Q & (UC1L280Q & UC1_D_iw[11]))) ) ) );


--UC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0 at LABCELL_X23_Y8_N0
UC1L213 = ( !UC1L600 & ( !UC1L603 & ( (!UC1L604 & (!UC1L599 & !UC1L601)) ) ) );


--UC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15 at LABCELL_X22_Y7_N42
UC1L605 = ( !UC1_D_iw[13] & ( !UC1_D_iw[16] & ( (UC1_D_iw[11] & (!UC1_D_iw[14] & (!UC1_D_iw[12] & !UC1_D_iw[15]))) ) ) );


--UC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16 at LABCELL_X22_Y8_N21
UC1L606 = ( UC1L280Q & ( !UC1_D_iw[13] & ( (!UC1_D_iw[16] & (UC1_D_iw[11] & (!UC1L276Q & !UC1L282Q))) ) ) );


--UC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1 at LABCELL_X23_Y8_N54
UC1L214 = ( UC1L606 & ( (!UC1L577 & !UC1L588) ) ) # ( !UC1L606 & ( (!UC1L588 & ((!UC1L577) # (!UC1L605))) ) );


--UC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2 at LABCELL_X23_Y8_N30
UC1L215 = ( UC1L214 & ( UC1L234 & ( (!UC1L207) # ((UC1L577 & ((!UC1L213) # (!UC1L217)))) ) ) ) # ( !UC1L214 & ( UC1L234 ) ) # ( UC1L214 & ( !UC1L234 ) ) # ( !UC1L214 & ( !UC1L234 ) );


--UC1L772 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0 at MLABCELL_X25_Y8_N36
UC1L772 = ( UC1L773 & ( UC1_R_valid ) ) # ( !UC1L773 & ( UC1_R_valid & ( ((UC1L698) # (UC1L202)) # (UC1L310) ) ) ) # ( UC1L773 & ( !UC1_R_valid ) ) # ( !UC1L773 & ( !UC1_R_valid & ( (UC1L202) # (UC1L310) ) ) );


--UC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12 at MLABCELL_X21_Y8_N39
UC1L589 = ( UC1L267Q & ( !UC1_D_iw[3] & ( (!UC1_D_iw[5] & (UC1_D_iw[1] & (!UC1_D_iw[0] & UC1_D_iw[2]))) ) ) );


--UC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0 at MLABCELL_X25_Y7_N36
UC1L345 = ( UC1L199 & ( UC1_R_valid ) ) # ( !UC1L199 & ( UC1_R_valid & ( ((UC1L200 & UC1L577)) # (UC1L201) ) ) );


--AC4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] at FF_X13_Y5_N41
--register power-up is low

AC4_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[10],  ,  , VCC);


--UC1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~18 at LABCELL_X18_Y7_N39
UC1L634 = ( AC4_av_readdata_pre[10] & ( (!UC1L1048 & (((VB3L2 & ZD1_q_a[10])) # (VB2L2))) ) ) # ( !AC4_av_readdata_pre[10] & ( (VB3L2 & (ZD1_q_a[10] & !UC1L1048)) ) );


--AC4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] at FF_X17_Y6_N58
--register power-up is low

AC4_av_readdata_pre[8] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[8],  ,  , VCC);


--UC1L632 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~19 at LABCELL_X18_Y7_N36
UC1L632 = ( ZD1_q_a[8] & ( (!UC1L1048 & (((VB2L2 & AC4_av_readdata_pre[8])) # (VB3L2))) ) ) # ( !ZD1_q_a[8] & ( (VB2L2 & (!UC1L1048 & AC4_av_readdata_pre[8])) ) );


--UC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3] at FF_X19_Y6_N25
--register power-up is low

UC1_av_ld_byte1_data[3] = DFFEAS(UC1L914, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L903,  ,  ,  ,  );


--UC1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~7 at MLABCELL_X25_Y6_N24
UC1L847 = ( UC1_R_ctrl_br_cmp & ( UC1_av_ld_byte1_data[3] & ( UC1_R_ctrl_ld ) ) ) # ( !UC1_R_ctrl_br_cmp & ( UC1_av_ld_byte1_data[3] & ( ((UC1_W_alu_result[11] & !UC1_R_ctrl_rd_ctl_reg)) # (UC1_R_ctrl_ld) ) ) ) # ( !UC1_R_ctrl_br_cmp & ( !UC1_av_ld_byte1_data[3] & ( (!UC1_R_ctrl_ld & (UC1_W_alu_result[11] & !UC1_R_ctrl_rd_ctl_reg)) ) ) );


--AC4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] at FF_X17_Y6_N55
--register power-up is low

AC4_av_readdata_pre[17] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[17],  ,  , VCC);


--UC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~20 at MLABCELL_X21_Y7_N27
UC1L641 = ( UC1L1048 ) # ( !UC1L1048 & ( (!VB3L2 & (((AC4_av_readdata_pre[17] & VB2L2)))) # (VB3L2 & (((AC4_av_readdata_pre[17] & VB2L2)) # (ZD1_q_a[17]))) ) );


--UC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2] at FF_X19_Y6_N43
--register power-up is low

UC1_av_ld_byte1_data[2] = DFFEAS(UC1L911, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L903,  ,  ,  ,  );


--UC1L846 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~8 at MLABCELL_X25_Y6_N21
UC1L846 = ( UC1_R_ctrl_rd_ctl_reg & ( (UC1_R_ctrl_ld & UC1_av_ld_byte1_data[2]) ) ) # ( !UC1_R_ctrl_rd_ctl_reg & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_br_cmp & ((UC1_W_alu_result[10])))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte1_data[2])))) ) );


--UC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1] at FF_X19_Y6_N37
--register power-up is low

UC1_av_ld_byte1_data[1] = DFFEAS(UC1L908, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L903,  ,  ,  ,  );


--UC1L845 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~9 at MLABCELL_X25_Y6_N42
UC1L845 = ( UC1_av_ld_byte1_data[1] & ( ((!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp & UC1_W_alu_result[9]))) # (UC1_R_ctrl_ld) ) ) # ( !UC1_av_ld_byte1_data[1] & ( (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_ld & (!UC1_R_ctrl_br_cmp & UC1_W_alu_result[9]))) ) );


--UC1L844 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~10 at MLABCELL_X25_Y6_N39
UC1L844 = ( UC1_av_ld_byte1_data[0] & ( UC1_W_alu_result[8] & ( ((!UC1_R_ctrl_br_cmp & !UC1_R_ctrl_rd_ctl_reg)) # (UC1_R_ctrl_ld) ) ) ) # ( !UC1_av_ld_byte1_data[0] & ( UC1_W_alu_result[8] & ( (!UC1_R_ctrl_br_cmp & (!UC1_R_ctrl_ld & !UC1_R_ctrl_rd_ctl_reg)) ) ) ) # ( UC1_av_ld_byte1_data[0] & ( !UC1_W_alu_result[8] & ( UC1_R_ctrl_ld ) ) );


--UC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4] at FF_X19_Y6_N55
--register power-up is low

UC1_av_ld_byte1_data[4] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L903, UC1L916,  ,  , VCC);


--UC1L848 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~11 at MLABCELL_X25_Y6_N6
UC1L848 = ( UC1_R_ctrl_rd_ctl_reg & ( (UC1_R_ctrl_ld & UC1_av_ld_byte1_data[4]) ) ) # ( !UC1_R_ctrl_rd_ctl_reg & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_br_cmp & ((UC1_W_alu_result[12])))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte1_data[4])))) ) );


--AC4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] at FF_X12_Y7_N7
--register power-up is low

AC4_av_readdata_pre[18] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[18],  ,  , VCC);


--UC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~21 at MLABCELL_X21_Y7_N18
UC1L642 = ( AC4_av_readdata_pre[18] & ( UC1L1048 & ( UC1L1045 ) ) ) # ( !AC4_av_readdata_pre[18] & ( UC1L1048 & ( UC1L1045 ) ) ) # ( AC4_av_readdata_pre[18] & ( !UC1L1048 & ( (((VB3L2 & ZD1_q_a[18])) # (UC1L1045)) # (VB2L2) ) ) ) # ( !AC4_av_readdata_pre[18] & ( !UC1L1048 & ( ((VB3L2 & ZD1_q_a[18])) # (UC1L1045) ) ) );


--UC1L466 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~14 at MLABCELL_X21_Y11_N9
UC1L466 = ( UC1_E_shift_rot_result[17] & ( (UC1_R_ctrl_shift_rot_right) # (UC1_E_shift_rot_result[15]) ) ) # ( !UC1_E_shift_rot_result[17] & ( (UC1_E_shift_rot_result[15] & !UC1_R_ctrl_shift_rot_right) ) );


--AC4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] at FF_X16_Y7_N7
--register power-up is low

AC4_av_readdata_pre[19] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[19],  ,  , VCC);


--UC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~22 at LABCELL_X16_Y7_N54
UC1L643 = ( AC4_av_readdata_pre[19] & ( (!UC1L278) # (((VB3L2 & ZD1_q_a[19])) # (VB2L2)) ) ) # ( !AC4_av_readdata_pre[19] & ( (!UC1L278) # ((VB3L2 & ZD1_q_a[19])) ) );


--UC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7] at FF_X19_Y6_N1
--register power-up is low

UC1_av_ld_byte1_data[7] = DFFEAS(UC1L925, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L903,  ,  ,  ,  );


--UC1L851 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~12 at MLABCELL_X25_Y6_N3
UC1L851 = ( UC1_W_alu_result[15] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_br_cmp & (!UC1_R_ctrl_rd_ctl_reg))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte1_data[7])))) ) ) # ( !UC1_W_alu_result[15] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte1_data[7]) ) );


--AC4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] at FF_X19_Y7_N37
--register power-up is low

AC4_av_readdata_pre[21] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[21],  ,  , VCC);


--UC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~23 at LABCELL_X19_Y7_N48
UC1L645 = ( VB3L2 & ( ((!UC1L278) # ((AC4_av_readdata_pre[21] & VB2L2))) # (ZD1_q_a[21]) ) ) # ( !VB3L2 & ( (!UC1L278) # ((AC4_av_readdata_pre[21] & VB2L2)) ) );


--AC4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] at FF_X16_Y7_N11
--register power-up is low

AC4_av_readdata_pre[20] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[20],  ,  , VCC);


--UC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~24 at LABCELL_X16_Y7_N57
UC1L644 = ( AC4_av_readdata_pre[20] & ( (!UC1L278) # (((VB3L2 & ZD1_q_a[20])) # (VB2L2)) ) ) # ( !AC4_av_readdata_pre[20] & ( (!UC1L278) # ((VB3L2 & ZD1_q_a[20])) ) );


--UC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6] at FF_X19_Y6_N19
--register power-up is low

UC1_av_ld_byte1_data[6] = DFFEAS(UC1L922, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L903,  ,  ,  ,  );


--UC1L850 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~13 at MLABCELL_X25_Y6_N45
UC1L850 = ( UC1_av_ld_byte1_data[6] & ( ((!UC1_R_ctrl_rd_ctl_reg & (UC1_W_alu_result[14] & !UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld) ) ) # ( !UC1_av_ld_byte1_data[6] & ( (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_ld & (UC1_W_alu_result[14] & !UC1_R_ctrl_br_cmp))) ) );


--UC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5] at FF_X17_Y6_N25
--register power-up is low

UC1_av_ld_byte1_data[5] = DFFEAS(UC1L919, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L903,  ,  ,  ,  );


--UC1L849 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~14 at LABCELL_X19_Y10_N12
UC1L849 = ( UC1_R_ctrl_rd_ctl_reg & ( UC1_R_ctrl_br_cmp & ( (UC1_R_ctrl_ld & UC1_av_ld_byte1_data[5]) ) ) ) # ( !UC1_R_ctrl_rd_ctl_reg & ( UC1_R_ctrl_br_cmp & ( (UC1_R_ctrl_ld & UC1_av_ld_byte1_data[5]) ) ) ) # ( UC1_R_ctrl_rd_ctl_reg & ( !UC1_R_ctrl_br_cmp & ( (UC1_R_ctrl_ld & UC1_av_ld_byte1_data[5]) ) ) ) # ( !UC1_R_ctrl_rd_ctl_reg & ( !UC1_R_ctrl_br_cmp & ( (!UC1_R_ctrl_ld & (UC1_W_alu_result[13])) # (UC1_R_ctrl_ld & ((UC1_av_ld_byte1_data[5]))) ) ) );


--AC4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] at FF_X16_Y4_N19
--register power-up is low

AC4_av_readdata_pre[7] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[7],  ,  , VCC);


--UC1L631 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~25 at MLABCELL_X21_Y7_N45
UC1L631 = ( AC4_av_readdata_pre[7] & ( (!UC1L1048 & (((VB3L2 & ZD1_q_a[7])) # (VB2L2))) ) ) # ( !AC4_av_readdata_pre[7] & ( (VB3L2 & (!UC1L1048 & ZD1_q_a[7])) ) );


--UC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~15 at MLABCELL_X21_Y11_N18
UC1L451 = ( UC1_E_shift_rot_result[2] & ( (UC1_E_shift_rot_result[0]) # (UC1_R_ctrl_shift_rot_right) ) ) # ( !UC1_E_shift_rot_result[2] & ( (!UC1_R_ctrl_shift_rot_right & UC1_E_shift_rot_result[0]) ) );


--AC4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] at FF_X13_Y5_N37
--register power-up is low

AC4_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[6],  ,  , VCC);


--UC1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~26 at LABCELL_X18_Y7_N30
UC1L630 = ( ZD1_q_a[6] & ( (!UC1L1048 & (((VB2L2 & AC4_av_readdata_pre[6])) # (VB3L2))) ) ) # ( !ZD1_q_a[6] & ( (!UC1L1048 & (VB2L2 & AC4_av_readdata_pre[6])) ) );


--ZB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_be_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X18_Y6_N3
ZB2L3 = ( ZB2_mem_used[1] & ( ZB2_mem_used[0] ) ) # ( !ZB2_mem_used[1] & ( (!AC2L2 & (((!AC2_read_latency_shift_reg[0] & ZB2_mem_used[0])))) # (AC2L2 & (((!AC2_read_latency_shift_reg[0] & ZB2_mem_used[0])) # (AC1L35))) ) );


--BE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X19_Y8_N40
--register power-up is low

BE1_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L23), key0_d3,  ,  , BE1_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--key0_d3 is key0_d3 at FF_X17_Y4_N17
--register power-up is low

key0_d3 = DFFEAS(A1L82, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ZB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X17_Y5_N21
ZB3L3 = ( ZB3_mem_used[1] & ( ZB3_mem_used[0] ) ) # ( !ZB3_mem_used[1] & ( (!UB1L6 & (((!AC3L10Q & ZB3_mem_used[0])))) # (UB1L6 & (((!AC3L10Q & ZB3_mem_used[0])) # (AC3L7))) ) );


--ZB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]~2 at MLABCELL_X3_Y4_N9
ZB6L3 = ( ZB6_mem_used[1] & ( ZB6_mem_used[0] ) ) # ( !ZB6_mem_used[1] & ( (!AC6_read_latency_shift_reg[0] & ZB6_mem_used[0]) ) );


--ZB6L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X13_Y6_N57
ZB6L4 = ( YB6L1 & ( ((AC6L6 & (CC1L9 & AC6L9))) # (ZB6L3) ) ) # ( !YB6L1 & ( ZB6L3 ) );


--ZB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X18_Y5_N39
ZB1L3 = ( AC1_read_latency_shift_reg[0] & ( (!ZB1_mem_used[1] & (UB1L7 & (AC1L35))) # (ZB1_mem_used[1] & (((ZB1_mem_used[0])))) ) ) # ( !AC1_read_latency_shift_reg[0] & ( ((UB1L7 & (AC1L35 & !ZB1_mem_used[1]))) # (ZB1_mem_used[0]) ) );


--MC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X11_Y6_N39
MC1L3 = ( MC1_top_priority_reg[0] & ( (VB1L1 & MC1_top_priority_reg[1]) ) ) # ( !MC1_top_priority_reg[0] & ( (VB1L1 & ((!UB1L10) # (MC1_top_priority_reg[1]))) ) );


--MC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X11_Y6_N6
MC1L6 = ( VB1L1 & ( XB1_saved_grant[1] & ( ZB4L16 ) ) ) # ( !VB1L1 & ( XB1_saved_grant[1] & ( (UB1L10 & ((!XB1_saved_grant[0] & ((!XB1_packet_in_progress))) # (XB1_saved_grant[0] & (ZB4L16)))) ) ) ) # ( VB1L1 & ( !XB1_saved_grant[1] & ( (!UB1L10 & (((!XB1_packet_in_progress)))) # (UB1L10 & ((!XB1_saved_grant[0] & ((!XB1_packet_in_progress))) # (XB1_saved_grant[0] & (ZB4L16)))) ) ) ) # ( !VB1L1 & ( !XB1_saved_grant[1] & ( (UB1L10 & ((!XB1_saved_grant[0] & ((!XB1_packet_in_progress))) # (XB1_saved_grant[0] & (ZB4L16)))) ) ) );


--UC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception at FF_X25_Y8_N47
--register power-up is low

UC1_R_ctrl_exception = DFFEAS(UC1L208, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break at FF_X22_Y8_N52
--register power-up is low

UC1_R_ctrl_break = DFFEAS(UC1L205, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X23_Y8_N50
--register power-up is low

UC1_R_ctrl_uncond_cti_non_br = DFFEAS(UC1L248, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond at FF_X21_Y8_N22
--register power-up is low

UC1_R_ctrl_br_uncond = DFFEAS(UC1L580, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L688 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0 at LABCELL_X23_Y8_N39
UC1L688 = ( UC1_R_ctrl_br & ( !UC1_R_ctrl_uncond_cti_non_br & ( (!UC1_R_ctrl_br_uncond & !UC1_W_cmp_result) ) ) ) # ( !UC1_R_ctrl_br & ( !UC1_R_ctrl_uncond_cti_non_br & ( !UC1_R_ctrl_br_uncond ) ) );


--UC1L682 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~0 at LABCELL_X22_Y9_N48
UC1L682 = ( !UC1_R_ctrl_exception & ( ((!UC1L688 & (!UC1L98)) # (UC1L688 & ((!UC1L42)))) # (UC1_R_ctrl_break) ) );


--UC1L685 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0 at LABCELL_X22_Y9_N51
UC1L685 = ( !UC1_R_ctrl_exception & ( UC1_R_ctrl_break ) );


--UC1L686 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0 at LABCELL_X22_Y9_N45
UC1L686 = ( !UC1_R_ctrl_break & ( !UC1_R_ctrl_exception ) );


--UC1L687 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~1 at LABCELL_X22_Y9_N42
UC1L687 = (UC1L686 & !UC1L688);


--UC1L679 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~1 at LABCELL_X22_Y9_N54
UC1L679 = ( UC1L18 & ( ((!UC1L687) # (UC1L74)) # (UC1L685) ) ) # ( !UC1L18 & ( ((UC1L687 & UC1L74)) # (UC1L685) ) );


--UC1L680 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~2 at MLABCELL_X21_Y9_N27
UC1L680 = ( !UC1L685 & ( UC1L687 & ( UC1L90 ) ) ) # ( !UC1L685 & ( !UC1L687 & ( UC1L34 ) ) );


--UC1L681 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~3 at MLABCELL_X21_Y9_N18
UC1L681 = ( !UC1L685 & ( UC1L687 & ( UC1L102 ) ) ) # ( !UC1L685 & ( !UC1L687 & ( UC1L46 ) ) );


--UC1L683 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~4 at MLABCELL_X21_Y9_N3
UC1L683 = ( UC1L685 & ( UC1L687 ) ) # ( !UC1L685 & ( UC1L687 & ( UC1L94 ) ) ) # ( UC1L685 & ( !UC1L687 ) ) # ( !UC1L685 & ( !UC1L687 & ( UC1L38 ) ) );


--UC1L1047 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0 at MLABCELL_X21_Y7_N36
UC1L1047 = ( UC1_i_read & ( VB2L2 & ( !UC1_W_valid ) ) ) # ( !UC1_i_read & ( VB2L2 & ( !UC1_W_valid ) ) ) # ( UC1_i_read & ( !VB2L2 & ( !UC1_W_valid ) ) ) # ( !UC1_i_read & ( !VB2L2 & ( (!UC1_W_valid & VB3L2) ) ) );


--EC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0 at MLABCELL_X21_Y9_N54
EC1L1 = ( UC1_F_pc[13] & ( (!UC1_F_pc[11] & (UC1_F_pc[9] & (!UC1_F_pc[10] & UC1_F_pc[12]))) ) );


--CC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0 at MLABCELL_X21_Y6_N42
CC2L2 = ( EC1L1 & ( (XB1_saved_grant[1] & ZB4L16) ) ) # ( !EC1L1 & ( (!ZB5_mem_used[1] & XB2_saved_grant[1]) ) );


--CC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1 at MLABCELL_X21_Y7_N54
CC2L3 = ( CC2_read_accepted & ( !VB2L2 & ( !VB3L2 ) ) ) # ( !CC2_read_accepted & ( !VB2L2 & ( (CC2L2 & (!UC1_i_read & (!VB3L2 & FB1_rst1))) ) ) );


--XC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 at LABCELL_X11_Y6_N21
XC1L131 = ( UC1L1039Q & ( (!CC1_write_accepted & (!ZB4_mem_used[1] & (!XC1_write & XB1_saved_grant[0]))) ) );


--XC1L132 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~1 at LABCELL_X11_Y6_N36
XC1L132 = ( XB1_saved_grant[1] & ( (XC1L131 & (((UB1L10 & XB1_saved_grant[0])) # (VB1L1))) ) ) # ( !XB1_saved_grant[1] & ( (UB1L10 & (XB1_saved_grant[0] & XC1L131)) ) );


--XC1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~2 at LABCELL_X11_Y6_N18
XC1L133 = ( MD1_waitrequest & ( (XC1_write) # (XC1L132) ) ) # ( !MD1_waitrequest & ( XC1L132 ) );


--XB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[46] at LABCELL_X16_Y6_N6
XB1_src_data[46] = ( UC1_W_alu_result[10] & ( ((XB1_saved_grant[1] & UC1_F_pc[8])) # (XB1_saved_grant[0]) ) ) # ( !UC1_W_alu_result[10] & ( (XB1_saved_grant[1] & UC1_F_pc[8]) ) );


--PD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at MLABCELL_X8_Y4_N30
PD1L69 = ( !PD1_ir[1] & ( !PD1_ir[0] & ( PD1_enable_action_strobe ) ) );


--PD1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] at FF_X1_Y5_N16
--register power-up is low

PD1_jdo[17] = DFFEAS(PD1L34, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] at FF_X1_Y5_N32
--register power-up is low

PD1_jdo[34] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[34],  ,  , VCC);


--MD1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 at LABCELL_X4_Y4_N36
MD1L142 = ( PD1_jdo[17] & ( PD1_jdo[34] & ( (PD1_jdo[35] & (PD1L69 & MD1L2)) ) ) ) # ( !PD1_jdo[17] & ( PD1_jdo[34] & ( (PD1L69 & ((!PD1_jdo[35]) # (MD1L2))) ) ) ) # ( PD1_jdo[17] & ( !PD1_jdo[34] & ( (PD1L69 & MD1L2) ) ) ) # ( !PD1_jdo[17] & ( !PD1_jdo[34] & ( (PD1L69 & MD1L2) ) ) );


--XC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 at LABCELL_X11_Y6_N51
XC1L83 = ( XC1_read & ( ZB4_mem_used[1] & ( MD1_waitrequest ) ) ) # ( XC1_read & ( !ZB4_mem_used[1] & ( MD1_waitrequest ) ) ) # ( !XC1_read & ( !ZB4_mem_used[1] & ( YB4L1 ) ) );


--MD1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at LABCELL_X11_Y6_N42
MD1L140 = ( XC1_read & ( (MD1_waitrequest & ((!XC1_write & (!MD1L200)) # (XC1_write & ((MD1_avalon_ociram_readdata_ready))))) ) ) # ( !XC1_read & ( (XC1_write & (MD1_waitrequest & MD1_avalon_ociram_readdata_ready)) ) );


--ZB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X16_Y6_N51
ZB4L9 = ( MD1_waitrequest & ( (ZB4_mem_used[0] & ((!AC4_read_latency_shift_reg[0]) # (ZB4_mem_used[1]))) ) ) # ( !MD1_waitrequest & ( (!ZB4_mem_used[1] & (((!AC4_read_latency_shift_reg[0] & ZB4_mem_used[0])) # (YB4L1))) # (ZB4_mem_used[1] & (((ZB4_mem_used[0])))) ) );


--MC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~1 at MLABCELL_X21_Y6_N12
MC2L3 = ( MC2_top_priority_reg[1] & ( VB1L2 ) ) # ( !MC2_top_priority_reg[1] & ( (!MC2_top_priority_reg[0] & (!UB1L11 & VB1L2)) ) );


--MC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at MLABCELL_X21_Y6_N54
MC2L6 = ( VB1L2 & ( XB2_saved_grant[1] & ( AC5L3 ) ) ) # ( !VB1L2 & ( XB2_saved_grant[1] & ( (UB1L11 & ((!XB2L6Q & ((!XB2_packet_in_progress))) # (XB2L6Q & (AC5L3)))) ) ) ) # ( VB1L2 & ( !XB2_saved_grant[1] & ( (!UB1L11 & (((!XB2_packet_in_progress)))) # (UB1L11 & ((!XB2L6Q & ((!XB2_packet_in_progress))) # (XB2L6Q & (AC5L3)))) ) ) ) # ( !VB1L2 & ( !XB2_saved_grant[1] & ( (UB1L11 & ((!XB2L6Q & ((!XB2_packet_in_progress))) # (XB2L6Q & (AC5L3)))) ) ) );


--ZB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2 at MLABCELL_X21_Y6_N3
ZB5L9 = ( ZB5_mem_used[1] & ( ZB5_mem_used[0] ) ) # ( !ZB5_mem_used[1] & ( (!FB1_rst1 & (!AC5_read_latency_shift_reg[0] & ((ZB5_mem_used[0])))) # (FB1_rst1 & (((!AC5_read_latency_shift_reg[0] & ZB5_mem_used[0])) # (YB5L1))) ) );


--AC6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[1] at FF_X13_Y6_N38
--register power-up is low

AC6_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , Z1_readdata[1],  ,  , VCC);


--AC7_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1] at FF_X21_Y5_N55
--register power-up is low

AC7_av_readdata_pre[1] = DFFEAS(V1_readdata[1], GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_src_data[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1] at LABCELL_X22_Y6_N18
JC1_src_data[1] = ( JC1L10 & ( EB1_ram_block1a1 & ( (!VB3L1 & (((AC2_read_latency_shift_reg[0] & S1L2Q)))) # (VB3L1 & (((AC2_read_latency_shift_reg[0] & S1L2Q)) # (ZD1_q_a[1]))) ) ) ) # ( !JC1L10 & ( EB1_ram_block1a1 ) ) # ( JC1L10 & ( !EB1_ram_block1a1 & ( (VB3L1 & ZD1_q_a[1]) ) ) ) # ( !JC1L10 & ( !EB1_ram_block1a1 ) );


--UC1_W_ienable_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1] at FF_X18_Y9_N5
--register power-up is low

UC1_W_ienable_reg[1] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L827, UC1_E_src1[1],  ,  , VCC);


--UC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~16 at LABCELL_X22_Y11_N45
UC1L312 = ( UC1L358 & ( UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot) # (UC1L406Q) ) ) ) # ( !UC1L358 & ( UC1_R_ctrl_logic & ( (UC1_R_ctrl_shift_rot & UC1L406Q) ) ) ) # ( UC1L358 & ( !UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & ((UC1L114))) # (UC1_R_ctrl_shift_rot & (UC1L406Q)) ) ) ) # ( !UC1L358 & ( !UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & ((UC1L114))) # (UC1_R_ctrl_shift_rot & (UC1L406Q)) ) ) );


--AC6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[2] at FF_X16_Y4_N26
--register power-up is low

AC6_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , Z1_readdata[2],  ,  , VCC);


--AC7_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[2] at FF_X16_Y4_N17
--register power-up is low

AC7_av_readdata_pre[2] = DFFEAS(V1_readdata[2], GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_src_data[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2] at LABCELL_X22_Y6_N48
JC1_src_data[2] = ( AC2_read_latency_shift_reg[0] & ( VB3L1 & ( (!JC1L13) # (((S1L2Q & EB1_ram_block1a2)) # (ZD1_q_a[2])) ) ) ) # ( !AC2_read_latency_shift_reg[0] & ( VB3L1 & ( (!JC1L13) # (ZD1_q_a[2]) ) ) ) # ( AC2_read_latency_shift_reg[0] & ( !VB3L1 & ( (!JC1L13) # ((S1L2Q & EB1_ram_block1a2)) ) ) ) # ( !AC2_read_latency_shift_reg[0] & ( !VB3L1 & ( !JC1L13 ) ) );


--AC6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|av_readdata_pre[3] at FF_X16_Y4_N32
--register power-up is low

AC6_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , Z1_readdata[3],  ,  , VCC);


--AC7_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[3] at FF_X16_Y4_N53
--register power-up is low

AC7_av_readdata_pre[3] = DFFEAS(V1_readdata[3], GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_src_data[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3] at LABCELL_X22_Y6_N42
JC1_src_data[3] = ( JC1L16 & ( ZD1_q_a[3] & ( ((AC2_read_latency_shift_reg[0] & (S1L2Q & EB1_ram_block1a3))) # (VB3L1) ) ) ) # ( !JC1L16 & ( ZD1_q_a[3] ) ) # ( JC1L16 & ( !ZD1_q_a[3] & ( (AC2_read_latency_shift_reg[0] & (S1L2Q & EB1_ram_block1a3)) ) ) ) # ( !JC1L16 & ( !ZD1_q_a[3] ) );


--AC7_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4] at FF_X21_Y5_N58
--register power-up is low

AC7_av_readdata_pre[4] = DFFEAS(V1_readdata[4], GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC3_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28] at FF_X13_Y5_N11
--register power-up is low

AC3_av_readdata_pre[28] = DFFEAS(AC3L5, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_src_data[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4] at LABCELL_X22_Y6_N24
JC1_src_data[4] = ( ZD1_q_a[4] & ( VB3L1 ) ) # ( !ZD1_q_a[4] & ( VB3L1 & ( (!JC1L19) # ((AC2_read_latency_shift_reg[0] & (S1L2Q & EB1_ram_block1a4))) ) ) ) # ( ZD1_q_a[4] & ( !VB3L1 & ( (!JC1L19) # ((AC2_read_latency_shift_reg[0] & (S1L2Q & EB1_ram_block1a4))) ) ) ) # ( !ZD1_q_a[4] & ( !VB3L1 & ( (!JC1L19) # ((AC2_read_latency_shift_reg[0] & (S1L2Q & EB1_ram_block1a4))) ) ) );


--AC7_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5] at FF_X12_Y7_N49
--register power-up is low

AC7_av_readdata_pre[5] = DFFEAS(V1_readdata[5], GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_src_data[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5] at LABCELL_X19_Y7_N12
JC1_src_data[5] = ( JC1L22 & ( JC1L28 ) ) # ( !JC1L22 & ( JC1L28 ) ) # ( JC1L22 & ( !JC1L28 & ( (!JC1L21) # (((VB3L1 & ZD1_q_a[5])) # (EB1_ram_block1a5)) ) ) ) # ( !JC1L22 & ( !JC1L28 & ( (!JC1L21) # ((VB3L1 & ZD1_q_a[5])) ) ) );


--AC7_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6] at FF_X21_Y5_N13
--register power-up is low

AC7_av_readdata_pre[6] = DFFEAS(V1_readdata[6], GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_src_data[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6] at LABCELL_X22_Y6_N6
JC1_src_data[6] = ( EB1_ram_block1a6 & ( ZD1_q_a[6] & ( ((!JC1L25) # ((AC2_read_latency_shift_reg[0] & S1L2Q))) # (VB3L1) ) ) ) # ( !EB1_ram_block1a6 & ( ZD1_q_a[6] & ( (!JC1L25) # (VB3L1) ) ) ) # ( EB1_ram_block1a6 & ( !ZD1_q_a[6] & ( (!JC1L25) # ((AC2_read_latency_shift_reg[0] & S1L2Q)) ) ) ) # ( !EB1_ram_block1a6 & ( !ZD1_q_a[6] & ( !JC1L25 ) ) );


--AC7_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7] at FF_X16_Y4_N8
--register power-up is low

AC7_av_readdata_pre[7] = DFFEAS(V1_readdata[7], GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_src_data[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7] at LABCELL_X22_Y6_N0
JC1_src_data[7] = ( AC2_read_latency_shift_reg[0] & ( JC1L27 & ( (!VB3L1 & (EB1_ram_block1a7 & ((S1L2Q)))) # (VB3L1 & (((EB1_ram_block1a7 & S1L2Q)) # (ZD1_q_a[7]))) ) ) ) # ( !AC2_read_latency_shift_reg[0] & ( JC1L27 & ( (VB3L1 & ZD1_q_a[7]) ) ) ) # ( AC2_read_latency_shift_reg[0] & ( !JC1L27 ) ) # ( !AC2_read_latency_shift_reg[0] & ( !JC1L27 ) );


--U1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val at FF_X12_Y5_N52
--register power-up is low

U1_r_val = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , U1L85,  ,  , VCC);


--FB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X13_Y4_N26
--register power-up is low

FB1_r_ena1 = AMPP_FUNCTION(A1L23, FB1L51, !AE2_r_sync_rst);


--FB1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at LABCELL_X13_Y4_N33
FB1L27 = AMPP_FUNCTION(!U1_r_val, !FB1_r_ena1);


--PB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X12_Y5_N58
--register power-up is low

PB2_b_full = DFFEAS(PB2L7, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--FB1L111 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at LABCELL_X7_Y2_N18
FB1L111 = AMPP_FUNCTION(!FB1_td_shift[10], !FB1_write_stalled, !A1L6, !FB1_tck_t_dav);


--FB1L112 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at MLABCELL_X6_Y2_N30
FB1L112 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[4], !N1_irf_reg[1][0], !FB1_state, !H1_splitter_nodes_receive_0[3], !FB1_count[1]);


--FB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X6_Y2_N46
--register power-up is low

FB1_td_shift[3] = AMPP_FUNCTION(A1L5, FB1L85, !N1_clr_reg, FB1L67);


--FB1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at LABCELL_X7_Y2_N15
FB1L84 = AMPP_FUNCTION(!FB1L82, !Q1_state[4], !N1_irf_reg[1][0], !FB1_count[9], !FB1_rdata[0], !FB1_td_shift[3]);


--FB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at LABCELL_X13_Y4_N24
FB1L51 = AMPP_FUNCTION(!FB1_rvalid0, !U1_r_val, !FB1_r_ena1);


--FB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X3_Y4_N13
--register power-up is low

FB1_read_req = AMPP_FUNCTION(A1L5, FB1L43, !N1_clr_reg, FB1L112);


--FB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X13_Y4_N53
--register power-up is low

FB1_read1 = AMPP_FUNCTION(A1L23, FB1L39, !AE2_r_sync_rst);


--FB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X13_Y4_N50
--register power-up is low

FB1_read2 = AMPP_FUNCTION(A1L23, FB1L41, !AE2_r_sync_rst);


--FB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X9_Y4_N37
--register power-up is low

FB1_rst2 = AMPP_FUNCTION(A1L23, FB1_rst1, !AE2_r_sync_rst, GND);


--FB1L52 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at LABCELL_X13_Y4_N45
FB1L52 = AMPP_FUNCTION(!FB1_read2, !FB1_user_saw_rvalid, !FB1_read_req, !FB1_read1, !FB1_rst2, !FB1L51);


--PD1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a at LABCELL_X1_Y5_N30
PD1_take_action_ocimem_a = ( !PD1_jdo[35] & ( (!PD1_ir[0] & (PD1_enable_action_strobe & (!PD1_ir[1] & PD1_jdo[34]))) ) );


--PD1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] at FF_X2_Y4_N53
--register power-up is low

PD1_jdo[25] = DFFEAS(PD1L46, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--XC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] at FF_X12_Y6_N37
--register power-up is low

XC1_writedata[0] = DFFEAS(XB1L21, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] at FF_X24_Y5_N49
--register power-up is low

XC1_address[0] = DFFEAS(XB1_src_data[38], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] at FF_X11_Y6_N4
--register power-up is low

XC1_address[3] = DFFEAS(XB1_src_data[41], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] at FF_X24_Y5_N34
--register power-up is low

XC1_address[2] = DFFEAS(XB1_src_data[40], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] at FF_X16_Y6_N10
--register power-up is low

XC1_address[1] = DFFEAS(XB1_src_data[39], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] at FF_X24_Y5_N1
--register power-up is low

XC1_address[7] = DFFEAS(XB1_src_data[45], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] at FF_X24_Y5_N59
--register power-up is low

XC1_address[6] = DFFEAS(XB1_src_data[44], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] at FF_X24_Y5_N40
--register power-up is low

XC1_address[5] = DFFEAS(XB1_src_data[43], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] at FF_X16_Y6_N4
--register power-up is low

XC1_address[4] = DFFEAS(XB1_src_data[42], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--BD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 at LABCELL_X9_Y5_N54
BD1L1 = ( !XC1_address[6] & ( (XC1_address[8] & (!XC1_address[7] & (!XC1_address[5] & !XC1_address[4]))) ) );


--BD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 at LABCELL_X7_Y2_N54
BD1L2 = ( !XC1_address[3] & ( (!XC1_address[2] & (!XC1_address[1] & BD1L1)) ) );


--XC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess at FF_X12_Y4_N4
--register power-up is low

XC1_debugaccess = DFFEAS(XB1L22, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 at LABCELL_X7_Y2_N27
MD1L197 = ( XC1_write & ( XC1_debugaccess ) );


--BD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 at LABCELL_X7_Y2_N45
BD1L14 = ( !XC1_address[0] & ( (BD1L2 & MD1L197) ) );


--ED1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 at LABCELL_X2_Y4_N6
ED1L10 = ( XC1_writedata[0] & ( PD1_take_action_ocimem_a & ( (!PD1_jdo[25] & ((BD1L14) # (ED1_monitor_ready))) ) ) ) # ( !XC1_writedata[0] & ( PD1_take_action_ocimem_a & ( (ED1_monitor_ready & !PD1_jdo[25]) ) ) ) # ( XC1_writedata[0] & ( !PD1_take_action_ocimem_a & ( (BD1L14) # (ED1_monitor_ready) ) ) ) # ( !XC1_writedata[0] & ( !PD1_take_action_ocimem_a & ( ED1_monitor_ready ) ) );


--QD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 at LABCELL_X2_Y5_N9
QD1L61 = ( CD1_break_readreg[2] & ( (!ND1L3 & (((MD1_MonDReg[2])) # (N1_irf_reg[2][1]))) # (ND1L3 & (((QD1_sr[4])))) ) ) # ( !CD1_break_readreg[2] & ( (!ND1L3 & (!N1_irf_reg[2][1] & (MD1_MonDReg[2]))) # (ND1L3 & (((QD1_sr[4])))) ) );


--PD1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] at FF_X1_Y5_N2
--register power-up is low

PD1_jdo[1] = DFFEAS(PD1L8, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] at FF_X1_Y5_N1
--register power-up is low

PD1_jdo[4] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[4],  ,  , VCC);


--PD1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X2_Y3_N56
--register power-up is low

PD1_update_jdo_strobe = DFFEAS(PD1L75, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--QD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] at FF_X2_Y4_N37
--register power-up is low

QD1_sr[36] = DFFEAS(QD1L63, A1L5,  ,  , QD1L55,  ,  ,  ,  );


--QD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] at FF_X2_Y4_N41
--register power-up is low

QD1_sr[37] = DFFEAS(QD1L64, A1L5,  ,  , QD1L55,  ,  ,  ,  );


--PD1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir at FF_X27_Y7_N37
--register power-up is low

PD1_jxuir = DFFEAS(PD1L65, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr at FF_X8_Y4_N52
--register power-up is low

MD1_jtag_ram_wr = DFFEAS(MD1L148, GLOBAL(A1L23),  ,  , !PD1L70,  ,  ,  ,  );


--MD1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1 at LABCELL_X9_Y5_N12
MD1L198 = ( MD1_jtag_ram_wr & ( XC1_debugaccess & ( ((!XC1_address[8] & XC1_write)) # (MD1_jtag_ram_access) ) ) ) # ( !MD1_jtag_ram_wr & ( XC1_debugaccess & ( (!XC1_address[8] & (!MD1_jtag_ram_access & XC1_write)) ) ) ) # ( MD1_jtag_ram_wr & ( !XC1_debugaccess & ( MD1_jtag_ram_access ) ) );


--AE2_r_early_rst is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_early_rst at FF_X19_Y4_N16
--register power-up is low

AE2_r_early_rst = DFFEAS(AE2L13, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req at MLABCELL_X8_Y5_N15
MD1_ociram_reset_req = (!AE2_r_early_rst) # (MD1_jtag_ram_access);


--MD1L165 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 at LABCELL_X10_Y5_N33
MD1L165 = ( MD1L51Q & ( (MD1_jtag_ram_access) # (XC1_writedata[0]) ) ) # ( !MD1L51Q & ( (XC1_writedata[0] & !MD1_jtag_ram_access) ) );


--MD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 at MLABCELL_X6_Y5_N18
MD1L152 = ( MD1_MonAReg[2] & ( (XC1_address[0]) # (MD1_jtag_ram_access) ) ) # ( !MD1_MonAReg[2] & ( (!MD1_jtag_ram_access & XC1_address[0]) ) );


--MD1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 at MLABCELL_X6_Y5_N27
MD1L153 = ( XC1_address[1] & ( MD1_MonAReg[3] ) ) # ( !XC1_address[1] & ( MD1_MonAReg[3] & ( MD1_jtag_ram_access ) ) ) # ( XC1_address[1] & ( !MD1_MonAReg[3] & ( !MD1_jtag_ram_access ) ) );


--MD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 at LABCELL_X7_Y2_N39
MD1L154 = ( XC1_address[2] & ( (!MD1_jtag_ram_access) # (MD1_MonAReg[4]) ) ) # ( !XC1_address[2] & ( (MD1_MonAReg[4] & MD1_jtag_ram_access) ) );


--MD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 at MLABCELL_X6_Y5_N51
MD1L155 = ( XC1_address[3] & ( (!MD1_jtag_ram_access) # (MD1_MonAReg[5]) ) ) # ( !XC1_address[3] & ( (MD1_MonAReg[5] & MD1_jtag_ram_access) ) );


--MD1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 at LABCELL_X7_Y2_N57
MD1L156 = ( XC1_address[4] & ( (!MD1_jtag_ram_access) # (MD1_MonAReg[6]) ) ) # ( !XC1_address[4] & ( (MD1_jtag_ram_access & MD1_MonAReg[6]) ) );


--MD1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 at LABCELL_X4_Y4_N45
MD1L157 = (!MD1_jtag_ram_access & (XC1_address[5])) # (MD1_jtag_ram_access & ((MD1_MonAReg[7])));


--MD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 at MLABCELL_X6_Y5_N33
MD1L158 = ( MD1_MonAReg[8] & ( XC1_address[6] ) ) # ( !MD1_MonAReg[8] & ( XC1_address[6] & ( !MD1_jtag_ram_access ) ) ) # ( MD1_MonAReg[8] & ( !XC1_address[6] & ( MD1_jtag_ram_access ) ) );


--MD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 at MLABCELL_X6_Y5_N3
MD1L159 = (!MD1_jtag_ram_access & ((XC1_address[7]))) # (MD1_jtag_ram_access & (MD1_MonAReg[9]));


--XC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] at FF_X24_Y5_N46
--register power-up is low

XC1_byteenable[0] = DFFEAS(XB1_src_data[32], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 at LABCELL_X11_Y5_N57
MD1L160 = ( MD1_jtag_ram_access & ( XC1_byteenable[0] ) ) # ( !MD1_jtag_ram_access & ( XC1_byteenable[0] ) ) # ( MD1_jtag_ram_access & ( !XC1_byteenable[0] ) );


--MD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd at FF_X8_Y4_N8
--register power-up is low

MD1_jtag_ram_rd = DFFEAS(MD1L146, GLOBAL(A1L23),  ,  , !PD1_take_action_ocimem_b,  ,  ,  ,  );


--QD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] at FF_X1_Y5_N26
--register power-up is low

QD1_sr[35] = DFFEAS(QD1L65, A1L5,  ,  ,  ,  ,  ,  ,  );


--MD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd at FF_X8_Y4_N1
--register power-up is low

MD1_jtag_rd = DFFEAS( , GLOBAL(A1L23),  ,  , !PD1_take_action_ocimem_b, PD1L70,  ,  , VCC);


--UC1_D_op_bret is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_bret at LABCELL_X18_Y9_N27
UC1_D_op_bret = ( UC1L577 & ( UC1L606 ) );


--UC1L1041 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0 at LABCELL_X18_Y9_N42
UC1L1041 = ( UC1_R_ctrl_break & ( UC1_hbreak_enabled ) ) # ( !UC1_R_ctrl_break & ( UC1_hbreak_enabled & ( !UC1_D_op_bret ) ) ) # ( UC1_R_ctrl_break & ( !UC1_hbreak_enabled ) );


--UC1L883 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~2 at LABCELL_X19_Y7_N9
UC1L883 = ( UC1L882 & ( (UC1L881 & (!UC1L233 & !UC1_av_ld_aligning_data)) ) ) # ( !UC1L882 & ( ((UC1L881 & !UC1L233)) # (UC1_av_ld_aligning_data) ) );


--UC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at LABCELL_X19_Y7_N27
UC1L879 = ( !UC1L881 & ( !UC1_av_ld_align_cycle[0] $ (!UC1_av_ld_align_cycle[1]) ) );


--UC1L878 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at LABCELL_X19_Y7_N6
UC1L878 = (!UC1L881 & !UC1_av_ld_align_cycle[0]);


--UC1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0 at MLABCELL_X25_Y11_N27
UC1L193 = !UC1L572 $ (!UC1_E_shift_rot_cnt[4]);


--UC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1 at MLABCELL_X25_Y11_N42
UC1L194 = ( UC1_E_shift_rot_cnt[1] & ( UC1_E_shift_rot_cnt[3] ) ) # ( !UC1_E_shift_rot_cnt[1] & ( !UC1_E_shift_rot_cnt[3] $ (((UC1_E_shift_rot_cnt[2]) # (UC1_E_shift_rot_cnt[0]))) ) );


--UC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2 at MLABCELL_X25_Y11_N39
UC1L195 = ( UC1_E_shift_rot_cnt[2] & ( UC1_E_shift_rot_cnt[1] ) ) # ( UC1_E_shift_rot_cnt[2] & ( !UC1_E_shift_rot_cnt[1] & ( UC1_E_shift_rot_cnt[0] ) ) ) # ( !UC1_E_shift_rot_cnt[2] & ( !UC1_E_shift_rot_cnt[1] & ( !UC1_E_shift_rot_cnt[0] ) ) );


--UC1L196 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3 at MLABCELL_X25_Y11_N6
UC1L196 = ( UC1_E_shift_rot_cnt[1] & ( UC1_E_shift_rot_cnt[0] ) ) # ( !UC1_E_shift_rot_cnt[1] & ( !UC1_E_shift_rot_cnt[0] ) );


--XC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] at FF_X9_Y4_N7
--register power-up is low

XC1_readdata[0] = DFFEAS(XC1L79, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--Y1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0 at MLABCELL_X21_Y6_N45
Y1L2 = ( !CC1_write_accepted & ( (!ZB5_mem_used[1] & (XB2L6Q & UC1L1039Q)) ) );


--Y1L3 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~1 at MLABCELL_X21_Y6_N30
Y1L3 = ( VB1L2 & ( (!Y1L2) # ((!XB2_saved_grant[1] & ((!XB2L6Q) # (!UB1L11)))) ) ) # ( !VB1L2 & ( (!XB2L6Q) # ((!UB1L11) # (!Y1L2)) ) );


--XB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~0 at LABCELL_X27_Y9_N42
XB2L25 = (XB2L6Q & UC1_d_writedata[0]);


--XB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[38] at LABCELL_X24_Y5_N15
XB2_src_data[38] = ( UC1_W_alu_result[2] & ( ((XB2_saved_grant[1] & UC1_F_pc[0])) # (XB2L6Q) ) ) # ( !UC1_W_alu_result[2] & ( (XB2_saved_grant[1] & UC1_F_pc[0]) ) );


--XB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[39] at LABCELL_X16_Y6_N0
XB2_src_data[39] = ( XB2_saved_grant[1] & ( ((XB2L6Q & UC1_W_alu_result[3])) # (UC1_F_pc[1]) ) ) # ( !XB2_saved_grant[1] & ( (XB2L6Q & UC1_W_alu_result[3]) ) );


--XB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[40] at LABCELL_X24_Y5_N6
XB2_src_data[40] = ( UC1_F_pc[2] & ( ((XB2L6Q & UC1_W_alu_result[4])) # (XB2_saved_grant[1]) ) ) # ( !UC1_F_pc[2] & ( (XB2L6Q & UC1_W_alu_result[4]) ) );


--XB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[41] at LABCELL_X19_Y8_N6
XB2_src_data[41] = ( UC1_F_pc[3] & ( ((XB2L6Q & UC1_W_alu_result[5])) # (XB2_saved_grant[1]) ) ) # ( !UC1_F_pc[3] & ( (XB2L6Q & UC1_W_alu_result[5]) ) );


--XB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[42] at LABCELL_X16_Y6_N30
XB2_src_data[42] = ( UC1_W_alu_result[6] & ( ((XB2_saved_grant[1] & UC1_F_pc[4])) # (XB2L6Q) ) ) # ( !UC1_W_alu_result[6] & ( (XB2_saved_grant[1] & UC1_F_pc[4]) ) );


--XB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[43] at LABCELL_X24_Y5_N12
XB2_src_data[43] = ( UC1_F_pc[5] & ( ((XB2L6Q & UC1_W_alu_result[7])) # (XB2_saved_grant[1]) ) ) # ( !UC1_F_pc[5] & ( (XB2L6Q & UC1_W_alu_result[7]) ) );


--XB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[44] at LABCELL_X24_Y5_N36
XB2_src_data[44] = ( XB2L6Q & ( ((XB2_saved_grant[1] & UC1_F_pc[6])) # (UC1_W_alu_result[8]) ) ) # ( !XB2L6Q & ( (XB2_saved_grant[1] & UC1_F_pc[6]) ) );


--XB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[45] at LABCELL_X24_Y5_N3
XB2_src_data[45] = ( XB2_saved_grant[1] & ( ((UC1_W_alu_result[9] & XB2L6Q)) # (UC1_F_pc[7]) ) ) # ( !XB2_saved_grant[1] & ( (UC1_W_alu_result[9] & XB2L6Q) ) );


--XB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[46] at MLABCELL_X25_Y6_N33
XB2_src_data[46] = ( UC1_W_alu_result[10] & ( XB2L6Q ) ) # ( !UC1_W_alu_result[10] & ( XB2L6Q & ( (UC1_F_pc[8] & XB2_saved_grant[1]) ) ) ) # ( UC1_W_alu_result[10] & ( !XB2L6Q & ( (UC1_F_pc[8] & XB2_saved_grant[1]) ) ) ) # ( !UC1_W_alu_result[10] & ( !XB2L6Q & ( (UC1_F_pc[8] & XB2_saved_grant[1]) ) ) );


--XB2_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[47] at LABCELL_X27_Y6_N36
XB2_src_data[47] = ( UC1_F_pc[9] & ( XB2L6Q & ( (UC1_W_alu_result[11]) # (XB2_saved_grant[1]) ) ) ) # ( !UC1_F_pc[9] & ( XB2L6Q & ( UC1_W_alu_result[11] ) ) ) # ( UC1_F_pc[9] & ( !XB2L6Q & ( XB2_saved_grant[1] ) ) );


--XB2_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[48] at LABCELL_X27_Y9_N15
XB2_src_data[48] = ( XB2_saved_grant[1] & ( ((UC1_W_alu_result[12] & XB2L6Q)) # (UC1_F_pc[10]) ) ) # ( !XB2_saved_grant[1] & ( (UC1_W_alu_result[12] & XB2L6Q) ) );


--XB2_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[49] at LABCELL_X19_Y8_N9
XB2_src_data[49] = ( UC1_W_alu_result[13] & ( ((UC1_F_pc[11] & XB2_saved_grant[1])) # (XB2L6Q) ) ) # ( !UC1_W_alu_result[13] & ( (UC1_F_pc[11] & XB2_saved_grant[1]) ) );


--UC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0] at FF_X25_Y9_N49
--register power-up is low

UC1_d_byteenable[0] = DFFEAS(UC1L392, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[32] at LABCELL_X24_Y5_N27
XB2_src_data[32] = ( UC1_d_byteenable[0] & ( (XB2L6Q) # (XB2_saved_grant[1]) ) ) # ( !UC1_d_byteenable[0] & ( XB2_saved_grant[1] ) );


--U1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF at FF_X15_Y5_N59
--register power-up is low

U1_ien_AF = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , U1L79, UC1_d_writedata[0],  ,  , VCC);


--U1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0 at FF_X12_Y5_N29
--register power-up is low

U1_read_0 = DFFEAS(U1L75, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_readdata[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[0] at FF_X13_Y6_N2
--register power-up is low

Z1_readdata[0] = DFFEAS(Z1L22, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L4 is nios_system:u0|raminfr_be:inferred_ram_be_0|RAM_1~22 at LABCELL_X19_Y8_N15
S1L4 = ( BE1_altera_reset_synchronizer_int_chain_out & ( (YB2L1 & (!DC1L10 & (!DC1L12 & UC1_d_byteenable[0]))) ) );


--V1_readdata[0] is nios_system:u0|nios_system_leds:leds|readdata[0] at MLABCELL_X21_Y5_N3
V1_readdata[0] = ( V1_data_out[0] & ( (!UC1_W_alu_result[2] & !UC1_W_alu_result[3]) ) );


--UC1L690 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0 at LABCELL_X19_Y7_N39
UC1L690 = ( UC1_W_alu_result[0] & ( (!UC1_W_alu_result[1] & (!UC1_av_ld_align_cycle[0] & !UC1_av_ld_align_cycle[1])) # (UC1_W_alu_result[1] & ((!UC1_av_ld_align_cycle[0]) # (!UC1_av_ld_align_cycle[1]))) ) ) # ( !UC1_W_alu_result[0] & ( (UC1_W_alu_result[1] & !UC1_av_ld_align_cycle[1]) ) );


--AC1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X15_Y5_N31
--register power-up is low

AC1_av_readdata_pre[8] = DFFEAS(U1L65, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L6Q is nios_system:u0|raminfr_be:inferred_ram_be_0|RAM_2~21 at FF_X18_Y6_N28
--register power-up is low

S1L6Q = DFFEAS(S1L7, GLOBAL(A1L23), BE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--UC1L904 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~0 at LABCELL_X22_Y6_N39
UC1L904 = ( AC2_read_latency_shift_reg[0] & ( S1L6Q ) );


--UC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed at FF_X24_Y7_N17
--register power-up is low

UC1_R_ctrl_ld_signed = DFFEAS(UC1L224, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0 at LABCELL_X24_Y7_N54
UC1L874 = ( UC1_R_ctrl_ld_signed & ( (!UC1L267Q & ((!UC1L231 & (UC1_av_ld_byte0_data[7])) # (UC1L231 & ((UC1_av_ld_byte1_data[7]))))) # (UC1L267Q & (((UC1_av_ld_byte0_data[7])))) ) );


--UC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0] at FF_X16_Y6_N43
--register power-up is low

UC1_av_ld_byte2_data[0] = DFFEAS(UC1L939, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L905 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~1 at LABCELL_X17_Y6_N30
UC1L905 = ( UC1L906 & ( EB2_ram_block1a0 & ( (!UC1_av_ld_aligning_data) # (UC1L907) ) ) ) # ( !UC1L906 & ( EB2_ram_block1a0 & ( ((ZD1_q_a[8] & (!UC1_av_ld_aligning_data & VB3L1))) # (UC1L907) ) ) ) # ( UC1L906 & ( !EB2_ram_block1a0 & ( (!UC1_av_ld_aligning_data) # (UC1L907) ) ) ) # ( !UC1L906 & ( !EB2_ram_block1a0 & ( (!UC1_av_ld_aligning_data & (ZD1_q_a[8] & ((VB3L1)))) # (UC1_av_ld_aligning_data & (((UC1L907)))) ) ) );


--UC1L903 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0 at MLABCELL_X21_Y7_N30
UC1L903 = ( UC1L267Q ) # ( !UC1L267Q & ( (!UC1L231) # (UC1L893) ) );


--UC1L766 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4 at LABCELL_X23_Y7_N45
UC1L766 = ( UC1L770 & ( !UC1_R_ctrl_hi_imm16 & ( (!UC1L703Q & ZC2_q_b[1]) ) ) ) # ( !UC1L770 & ( !UC1_R_ctrl_hi_imm16 & ( (!UC1L703Q & UC1_D_iw[7]) ) ) );


--UC1L511 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]~0 at LABCELL_X23_Y9_N6
UC1L511 = ( UC1L747 ) # ( !UC1L747 & ( UC1L746 ) );


--UC1L756 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~0 at LABCELL_X24_Y9_N15
UC1L756 = ( UC1_R_src2_use_imm & ( (!UC1_R_ctrl_hi_imm16 & ((UC1_D_iw[21]))) # (UC1_R_ctrl_hi_imm16 & (UC1L280Q)) ) ) # ( !UC1_R_src2_use_imm & ( (!UC1_R_ctrl_hi_imm16 & (ZC2_q_b[24])) # (UC1_R_ctrl_hi_imm16 & ((UC1L280Q))) ) );


--UC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X27_Y8_N52
--register power-up is low

UC1_R_ctrl_unsigned_lo_imm16 = DFFEAS(UC1L249, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L764 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1 at LABCELL_X23_Y8_N18
UC1L764 = ( UC1_R_ctrl_unsigned_lo_imm16 ) # ( !UC1_R_ctrl_unsigned_lo_imm16 & ( UC1_R_ctrl_force_src2_zero ) );


--UC1L753 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~2 at LABCELL_X24_Y9_N45
UC1L753 = ( ZC2_q_b[21] & ( (!UC1_R_ctrl_hi_imm16 & (((!UC1_R_src2_use_imm)) # (UC1_D_iw[21]))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[11])))) ) ) # ( !ZC2_q_b[21] & ( (!UC1_R_ctrl_hi_imm16 & (UC1_D_iw[21] & (UC1_R_src2_use_imm))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[11])))) ) );


--UC1L752 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~3 at LABCELL_X24_Y9_N27
UC1L752 = ( ZC2_q_b[20] & ( (!UC1_R_ctrl_hi_imm16 & (((!UC1_R_src2_use_imm)) # (UC1_D_iw[21]))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[10])))) ) ) # ( !ZC2_q_b[20] & ( (!UC1_R_ctrl_hi_imm16 & (UC1_D_iw[21] & (UC1_R_src2_use_imm))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[10])))) ) );


--UC1L751 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~4 at LABCELL_X24_Y9_N6
UC1L751 = ( UC1_R_ctrl_hi_imm16 & ( UC1_D_iw[9] ) ) # ( !UC1_R_ctrl_hi_imm16 & ( (!UC1_R_src2_use_imm & ((ZC2_q_b[19]))) # (UC1_R_src2_use_imm & (UC1_D_iw[21])) ) );


--UC1L750 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~5 at LABCELL_X24_Y9_N0
UC1L750 = ( UC1_D_iw[8] & ( UC1_R_src2_use_imm & ( (UC1_R_ctrl_hi_imm16) # (UC1_D_iw[21]) ) ) ) # ( !UC1_D_iw[8] & ( UC1_R_src2_use_imm & ( (UC1_D_iw[21] & !UC1_R_ctrl_hi_imm16) ) ) ) # ( UC1_D_iw[8] & ( !UC1_R_src2_use_imm & ( (ZC2_q_b[18]) # (UC1_R_ctrl_hi_imm16) ) ) ) # ( !UC1_D_iw[8] & ( !UC1_R_src2_use_imm & ( (!UC1_R_ctrl_hi_imm16 & ZC2_q_b[18]) ) ) );


--UC1L749 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~6 at LABCELL_X24_Y9_N9
UC1L749 = ( UC1_R_ctrl_hi_imm16 & ( UC1_D_iw[7] ) ) # ( !UC1_R_ctrl_hi_imm16 & ( (!UC1_R_src2_use_imm & ((ZC2_q_b[17]))) # (UC1_R_src2_use_imm & (UC1_D_iw[21])) ) );


--UC1L748 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~7 at LABCELL_X24_Y9_N24
UC1L748 = ( UC1_R_src2_use_imm & ( (!UC1_R_ctrl_hi_imm16 & (UC1_D_iw[21])) # (UC1_R_ctrl_hi_imm16 & ((UC1_D_iw[6]))) ) ) # ( !UC1_R_src2_use_imm & ( (!UC1_R_ctrl_hi_imm16 & ((ZC2_q_b[16]))) # (UC1_R_ctrl_hi_imm16 & (UC1_D_iw[6])) ) );


--UC1L755 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~8 at LABCELL_X24_Y9_N18
UC1L755 = ( ZC2_q_b[23] & ( (!UC1_R_ctrl_hi_imm16 & (((!UC1_R_src2_use_imm)) # (UC1_D_iw[21]))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[13])))) ) ) # ( !ZC2_q_b[23] & ( (!UC1_R_ctrl_hi_imm16 & (UC1_D_iw[21] & (UC1_R_src2_use_imm))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[13])))) ) );


--UC1L754 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~9 at LABCELL_X24_Y9_N21
UC1L754 = ( ZC2_q_b[22] & ( (!UC1_R_ctrl_hi_imm16 & (((!UC1_R_src2_use_imm)) # (UC1_D_iw[21]))) # (UC1_R_ctrl_hi_imm16 & (((UC1L276Q)))) ) ) # ( !ZC2_q_b[22] & ( (!UC1_R_ctrl_hi_imm16 & (UC1_D_iw[21] & (UC1_R_src2_use_imm))) # (UC1_R_ctrl_hi_imm16 & (((UC1L276Q)))) ) );


--UC1L758 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~10 at LABCELL_X24_Y9_N36
UC1L758 = ( UC1_R_ctrl_hi_imm16 & ( UC1_D_iw[16] ) ) # ( !UC1_R_ctrl_hi_imm16 & ( (!UC1_R_src2_use_imm & ((ZC2_q_b[26]))) # (UC1_R_src2_use_imm & (UC1_D_iw[21])) ) );


--UC1L757 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~11 at LABCELL_X24_Y9_N39
UC1L757 = ( UC1L282Q & ( ((!UC1_R_src2_use_imm & ((ZC2_q_b[25]))) # (UC1_R_src2_use_imm & (UC1_D_iw[21]))) # (UC1_R_ctrl_hi_imm16) ) ) # ( !UC1L282Q & ( (!UC1_R_ctrl_hi_imm16 & ((!UC1_R_src2_use_imm & ((ZC2_q_b[25]))) # (UC1_R_src2_use_imm & (UC1_D_iw[21])))) ) );


--UC1L760 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~12 at LABCELL_X24_Y9_N30
UC1L760 = ( UC1_R_ctrl_hi_imm16 & ( UC1_D_iw[18] ) ) # ( !UC1_R_ctrl_hi_imm16 & ( (!UC1_R_src2_use_imm & ((ZC2_q_b[28]))) # (UC1_R_src2_use_imm & (UC1_D_iw[21])) ) );


--UC1L759 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~13 at LABCELL_X24_Y9_N33
UC1L759 = ( ZC2_q_b[27] & ( (!UC1_R_ctrl_hi_imm16 & (((!UC1_R_src2_use_imm)) # (UC1_D_iw[21]))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[17])))) ) ) # ( !ZC2_q_b[27] & ( (!UC1_R_ctrl_hi_imm16 & (UC1_D_iw[21] & (UC1_R_src2_use_imm))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[17])))) ) );


--UC1L765 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5 at LABCELL_X23_Y7_N18
UC1L765 = ( UC1_D_iw[6] & ( (!UC1_R_ctrl_hi_imm16 & (!UC1L703Q & ((!UC1L770) # (ZC2_q_b[0])))) ) ) # ( !UC1_D_iw[6] & ( (!UC1_R_ctrl_hi_imm16 & (!UC1L703Q & (ZC2_q_b[0] & UC1L770))) ) );


--UC1L763 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~14 at LABCELL_X24_Y9_N54
UC1L763 = ( ZC2_q_b[31] & ( (!UC1L764 & (((!UC1_R_ctrl_hi_imm16 & !UC1_R_src2_use_imm)) # (UC1_D_iw[21]))) ) ) # ( !ZC2_q_b[31] & ( (!UC1L764 & (UC1_D_iw[21] & ((UC1_R_src2_use_imm) # (UC1_R_ctrl_hi_imm16)))) ) );


--UC1L762 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~15 at LABCELL_X24_Y9_N48
UC1L762 = ( UC1_D_iw[21] & ( (!UC1_R_ctrl_hi_imm16 & (((UC1_R_src2_use_imm)) # (ZC2_q_b[30]))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[20])))) ) ) # ( !UC1_D_iw[21] & ( (!UC1_R_ctrl_hi_imm16 & (ZC2_q_b[30] & ((!UC1_R_src2_use_imm)))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[20])))) ) );


--UC1L761 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~16 at LABCELL_X24_Y9_N42
UC1L761 = ( UC1_R_ctrl_hi_imm16 & ( UC1_D_iw[19] ) ) # ( !UC1_R_ctrl_hi_imm16 & ( (!UC1_R_src2_use_imm & ((ZC2_q_b[29]))) # (UC1_R_src2_use_imm & (UC1_D_iw[21])) ) );


--UC1_D_op_eret is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_eret at LABCELL_X22_Y10_N42
UC1_D_op_eret = ( UC1L605 & ( UC1L577 ) );


--UC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst at FF_X18_Y9_N52
--register power-up is low

UC1_R_ctrl_wrctl_inst = DFFEAS(UC1_D_op_wrctl, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L870 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0 at LABCELL_X18_Y9_N30
UC1L870 = ( UC1L621 & ( UC1L721Q & ( UC1_E_src1[0] ) ) ) # ( !UC1L621 & ( UC1L721Q & ( UC1_W_status_reg_pie ) ) ) # ( UC1L621 & ( !UC1L721Q & ( UC1_W_status_reg_pie ) ) ) # ( !UC1L621 & ( !UC1L721Q & ( UC1_W_status_reg_pie ) ) );


--UC1L871 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1 at LABCELL_X18_Y9_N54
UC1L871 = ( UC1_D_op_bret & ( UC1_W_bstatus_reg & ( (UC1L686 & ((!UC1_D_op_eret) # (UC1_W_estatus_reg))) ) ) ) # ( !UC1_D_op_bret & ( UC1_W_bstatus_reg & ( (UC1L686 & ((!UC1_D_op_eret & ((UC1L870))) # (UC1_D_op_eret & (UC1_W_estatus_reg)))) ) ) ) # ( UC1_D_op_bret & ( !UC1_W_bstatus_reg & ( (UC1_W_estatus_reg & (UC1L686 & UC1_D_op_eret)) ) ) ) # ( !UC1_D_op_bret & ( !UC1_W_bstatus_reg & ( (UC1L686 & ((!UC1_D_op_eret & ((UC1L870))) # (UC1_D_op_eret & (UC1_W_estatus_reg)))) ) ) );


--UC1L822 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0 at LABCELL_X18_Y9_N36
UC1L822 = ( UC1_W_estatus_reg & ( UC1L721Q & ( (!UC1L622) # (UC1_E_src1[0]) ) ) ) # ( !UC1_W_estatus_reg & ( UC1L721Q & ( (UC1_E_src1[0] & UC1L622) ) ) ) # ( UC1_W_estatus_reg & ( !UC1L721Q ) );


--UC1L827 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0 at LABCELL_X18_Y9_N3
UC1L827 = ( UC1L721Q & ( (UC1_D_iw[6] & (UC1L623 & UC1_E_valid_from_R)) ) );


--BD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X12_Y4_N46
--register power-up is low

BD1_oci_ienable[0] = DFFEAS(BD1L5, GLOBAL(A1L23), !AE2_r_sync_rst,  , BD1L13,  ,  ,  ,  );


--Z1_irq_mask[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|irq_mask[0] at FF_X15_Y6_N46
--register power-up is low

Z1_irq_mask[0] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , Z1L1, UC1_d_writedata[0],  ,  , VCC);


--Z1_edge_capture[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture[0] at FF_X13_Y6_N22
--register power-up is low

Z1_edge_capture[0] = DFFEAS(Z1L14, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1_irq_mask[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|irq_mask[1] at FF_X15_Y6_N28
--register power-up is low

Z1_irq_mask[1] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , Z1L1, UC1_d_writedata[1],  ,  , VCC);


--Z1_edge_capture[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture[1] at FF_X13_Y6_N50
--register power-up is low

Z1_edge_capture[1] = DFFEAS(Z1L16, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L831 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0 at LABCELL_X13_Y6_N30
UC1L831 = ( UC1_W_ienable_reg[0] & ( Z1_irq_mask[0] & ( (!BD1_oci_ienable[0] & (((Z1_edge_capture[1] & Z1_irq_mask[1])) # (Z1L10Q))) ) ) ) # ( UC1_W_ienable_reg[0] & ( !Z1_irq_mask[0] & ( (Z1_edge_capture[1] & (Z1_irq_mask[1] & !BD1_oci_ienable[0])) ) ) );


--UC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical at FF_X23_Y8_N16
--register power-up is low

UC1_R_ctrl_shift_logical = DFFEAS(UC1L239, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right at FF_X22_Y10_N41
--register power-up is low

UC1_R_ctrl_rot_right = DFFEAS(UC1_R_ctrl_rot_right_nxt, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L402 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0 at LABCELL_X22_Y10_N51
UC1L402 = ( UC1_R_ctrl_rot_right & ( (UC1_E_shift_rot_result[0] & !UC1_R_ctrl_shift_logical) ) ) # ( !UC1_R_ctrl_rot_right & ( (UC1_E_shift_rot_result[31] & !UC1_R_ctrl_shift_logical) ) );


--UC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~16 at LABCELL_X22_Y10_N36
UC1L450 = ( UC1L402 & ( (!UC1_R_ctrl_shift_rot_right) # (UC1L406Q) ) ) # ( !UC1L402 & ( (UC1_R_ctrl_shift_rot_right & UC1L406Q) ) );


--BD1_oci_ienable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] at FF_X12_Y4_N43
--register power-up is low

BD1_oci_ienable[1] = DFFEAS(BD1L7, GLOBAL(A1L23), !AE2_r_sync_rst,  , BD1L13,  ,  ,  ,  );


--U1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE at FF_X16_Y5_N26
--register power-up is low

U1_fifo_AE = DFFEAS(U1L58, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE at FF_X18_Y5_N55
--register power-up is low

U1_ien_AE = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , U1L79, UC1_d_writedata[1],  ,  , VCC);


--U1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9] at LABCELL_X16_Y5_N18
U1_av_readdata[9] = (U1_fifo_AE & U1_ien_AE);


--U1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq at FF_X15_Y5_N26
--register power-up is low

U1_pause_irq = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , U1L83,  ,  , VCC);


--U1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF at FF_X12_Y5_N25
--register power-up is low

U1_fifo_AF = DFFEAS(U1L60, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L65 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0 at MLABCELL_X15_Y5_N30
U1L65 = (U1_ien_AF & ((U1_fifo_AF) # (U1_pause_irq)));


--UC1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[1]~1 at LABCELL_X19_Y5_N54
UC1L832 = ( U1L65 & ( (!BD1_oci_ienable[1] & UC1_W_ienable_reg[1]) ) ) # ( !U1L65 & ( (!BD1_oci_ienable[1] & (U1_av_readdata[9] & UC1_W_ienable_reg[1])) ) );


--XB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~1 at LABCELL_X35_Y9_N48
XB2L26 = ( UC1_d_writedata[22] & ( XB2L6Q ) );


--UC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2] at FF_X25_Y9_N52
--register power-up is low

UC1_d_byteenable[2] = DFFEAS(UC1L390, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[34] at LABCELL_X19_Y8_N21
XB2_src_data[34] = ( UC1_d_byteenable[2] & ( (XB2_saved_grant[1]) # (XB2L6Q) ) ) # ( !UC1_d_byteenable[2] & ( XB2_saved_grant[1] ) );


--UC1L1044 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0 at LABCELL_X12_Y4_N48
UC1L1044 = (!UC1_hbreak_pending & ((UC1L1045))) # (UC1_hbreak_pending & (!UC1_hbreak_enabled));


--PD1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] at FF_X1_Y5_N4
--register power-up is low

PD1_jdo[21] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[21],  ,  , VCC);


--PD1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] at FF_X6_Y5_N46
--register power-up is low

PD1_jdo[20] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[20],  ,  , VCC);


--ED1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset at FF_X7_Y5_N7
--register power-up is low

ED1_break_on_reset = DFFEAS(ED1L2, GLOBAL(A1L23),  ,  , PD1_take_action_ocimem_a,  ,  ,  ,  );


--SD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X10_Y6_N35
--register power-up is low

SD1_dreg[0] = DFFEAS(SD1L5, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--ED1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 at LABCELL_X12_Y4_N54
ED1L4 = ( ED1_jtag_break & ( PD1_take_action_ocimem_a & ( (!PD1_jdo[20]) # (PD1_jdo[21]) ) ) ) # ( !ED1_jtag_break & ( PD1_take_action_ocimem_a & ( PD1_jdo[21] ) ) ) # ( ED1_jtag_break & ( !PD1_take_action_ocimem_a & ( (!SD1_dreg[0]) # (ED1_break_on_reset) ) ) ) # ( !ED1_jtag_break & ( !PD1_take_action_ocimem_a & ( (SD1_dreg[0] & ED1_break_on_reset) ) ) );


--BD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X12_Y4_N14
--register power-up is low

BD1_oci_single_step_mode = DFFEAS(BD1L12, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L1054 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0 at LABCELL_X12_Y4_N15
UC1L1054 = ( UC1_hbreak_enabled & ( BD1_oci_single_step_mode ) ) # ( !UC1_hbreak_enabled & ( (BD1_oci_single_step_mode & (!UC1L689 & UC1_wait_for_one_post_bret_inst)) ) );


--XB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~2 at LABCELL_X23_Y8_N24
XB2L27 = ( XB2L6Q & ( UC1_d_writedata[23] ) );


--UC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24] at FF_X25_Y9_N32
--register power-up is low

UC1_d_writedata[24] = DFFEAS(UC1L562, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~3 at LABCELL_X35_Y9_N18
XB2L28 = ( XB2L6Q & ( UC1_d_writedata[24] ) );


--UC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3] at FF_X25_Y9_N43
--register power-up is low

UC1_d_byteenable[3] = DFFEAS(UC1L391, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[35] at LABCELL_X24_Y5_N24
XB2_src_data[35] = ( UC1_d_byteenable[3] & ( (XB2L6Q) # (XB2_saved_grant[1]) ) ) # ( !UC1_d_byteenable[3] & ( XB2_saved_grant[1] ) );


--UC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25] at FF_X25_Y9_N56
--register power-up is low

UC1_d_writedata[25] = DFFEAS(UC1L563, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~4 at LABCELL_X35_Y9_N15
XB2L29 = ( UC1_d_writedata[25] & ( XB2L6Q ) );


--UC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26] at FF_X25_Y9_N26
--register power-up is low

UC1_d_writedata[26] = DFFEAS(UC1L564, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~5 at LABCELL_X35_Y9_N6
XB2L30 = (XB2L6Q & UC1_d_writedata[26]);


--AE2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0] at FF_X18_Y8_N4
--register power-up is low

AE2_altera_reset_synchronizer_int_chain[0] = DFFEAS(AE2L6, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~6 at LABCELL_X35_Y9_N0
XB2L31 = ( UC1_d_writedata[11] & ( XB2L6Q ) );


--UC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1] at FF_X25_Y9_N46
--register power-up is low

UC1_d_byteenable[1] = DFFEAS(UC1L389, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_data[33] at LABCELL_X24_Y5_N9
XB2_src_data[33] = ( UC1_d_byteenable[1] & ( (XB2L6Q) # (XB2_saved_grant[1]) ) ) # ( !UC1_d_byteenable[1] & ( XB2_saved_grant[1] ) );


--XB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~7 at LABCELL_X35_Y9_N42
XB2L32 = ( UC1_d_writedata[12] & ( XB2L6Q ) );


--XB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~8 at MLABCELL_X28_Y5_N36
XB2L33 = ( XB2L6Q & ( UC1_d_writedata[13] ) );


--XB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~9 at MLABCELL_X28_Y5_N30
XB2L34 = ( XB2L6Q & ( UC1_d_writedata[14] ) );


--XB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~10 at LABCELL_X27_Y9_N3
XB2L35 = ( UC1_d_writedata[15] & ( XB2L6Q ) );


--XB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~11 at LABCELL_X35_Y9_N39
XB2L36 = ( UC1_d_writedata[16] & ( XB2L6Q ) );


--XC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] at FF_X7_Y2_N31
--register power-up is low

XC1_readdata[1] = DFFEAS(XC1L80, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~12 at LABCELL_X27_Y6_N42
XB2L37 = ( XB2L6Q & ( UC1_d_writedata[1] ) );


--XB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~13 at MLABCELL_X28_Y5_N27
XB2L38 = ( XB2L6Q & ( UC1_d_writedata[2] ) );


--XB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~14 at MLABCELL_X28_Y5_N18
XB2L39 = ( XB2L6Q & ( UC1_d_writedata[3] ) );


--XB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~15 at LABCELL_X27_Y9_N39
XB2L40 = ( UC1_d_writedata[4] & ( XB2L6Q ) );


--XB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~16 at LABCELL_X27_Y9_N33
XB2L41 = (UC1_d_writedata[5] & XB2L6Q);


--XB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~17 at MLABCELL_X28_Y5_N12
XB2L42 = ( XB2L6Q & ( UC1_d_writedata[9] ) );


--UC1L684 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~5 at LABCELL_X16_Y9_N27
UC1L684 = ( UC1L58 & ( ((UC1L2) # (UC1L685)) # (UC1L687) ) ) # ( !UC1L58 & ( ((!UC1L687 & UC1L2)) # (UC1L685) ) );


--AC4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] at FF_X27_Y7_N31
--register power-up is low

AC4_av_readdata_pre[27] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[27],  ,  , VCC);


--UC1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27 at LABCELL_X18_Y7_N12
UC1L651 = ( ZD1_q_a[27] & ( (!UC1L1048 & (((AC4_av_readdata_pre[27] & VB2L2)) # (VB3L2))) ) ) # ( !ZD1_q_a[27] & ( (!UC1L1048 & (AC4_av_readdata_pre[27] & VB2L2)) ) );


--AC4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] at FF_X13_Y5_N7
--register power-up is low

AC4_av_readdata_pre[28] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[28],  ,  , VCC);


--UC1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28 at MLABCELL_X21_Y7_N12
UC1L652 = ( ZD1_q_a[28] & ( VB2L2 & ( (!UC1L1048 & ((VB3L2) # (AC4_av_readdata_pre[28]))) ) ) ) # ( !ZD1_q_a[28] & ( VB2L2 & ( (AC4_av_readdata_pre[28] & !UC1L1048) ) ) ) # ( ZD1_q_a[28] & ( !VB2L2 & ( (!UC1L1048 & VB3L2) ) ) );


--AC4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] at FF_X18_Y7_N8
--register power-up is low

AC4_av_readdata_pre[29] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[29],  ,  , VCC);


--UC1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29 at LABCELL_X18_Y7_N15
UC1L653 = ( AC4_av_readdata_pre[29] & ( (!UC1L1048 & (((VB3L2 & ZD1_q_a[29])) # (VB2L2))) ) ) # ( !AC4_av_readdata_pre[29] & ( (!UC1L1048 & (VB3L2 & ZD1_q_a[29])) ) );


--AC4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] at FF_X18_Y7_N5
--register power-up is low

AC4_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[30],  ,  , VCC);


--UC1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30 at LABCELL_X18_Y7_N33
UC1L654 = ( VB3L2 & ( (!UC1L1048 & (((VB2L2 & AC4_av_readdata_pre[30])) # (ZD1_q_a[30]))) ) ) # ( !VB3L2 & ( (!UC1L1048 & (VB2L2 & AC4_av_readdata_pre[30])) ) );


--AC4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] at FF_X17_Y7_N40
--register power-up is low

AC4_av_readdata_pre[31] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[31],  ,  , VCC);


--UC1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31 at LABCELL_X18_Y7_N42
UC1L655 = ( !UC1L1048 & ( AC4_av_readdata_pre[31] & ( ((ZD1_q_a[31] & VB3L2)) # (VB2L2) ) ) ) # ( !UC1L1048 & ( !AC4_av_readdata_pre[31] & ( (ZD1_q_a[31] & VB3L2) ) ) );


--XB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~18 at LABCELL_X33_Y8_N12
XB2L43 = ( UC1_d_writedata[10] & ( XB2L6Q ) );


--XB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~19 at LABCELL_X33_Y8_N6
XB2L44 = ( UC1_d_writedata[8] & ( XB2L6Q ) );


--UC1L673 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~6 at MLABCELL_X21_Y9_N36
UC1L673 = ( UC1L62 & ( (!UC1L685 & ((UC1L6) # (UC1L687))) ) ) # ( !UC1L62 & ( (!UC1L687 & (!UC1L685 & UC1L6)) ) );


--UC1L674 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~7 at MLABCELL_X21_Y9_N39
UC1L674 = ( UC1L66 & ( (!UC1L685 & ((UC1L10) # (UC1L687))) ) ) # ( !UC1L66 & ( (!UC1L687 & (!UC1L685 & UC1L10)) ) );


--UC1L675 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~8 at MLABCELL_X21_Y9_N30
UC1L675 = ( UC1L70 & ( (!UC1L685 & ((UC1L14) # (UC1L687))) ) ) # ( !UC1L70 & ( (!UC1L687 & (!UC1L685 & UC1L14)) ) );


--UC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3] at FF_X16_Y7_N13
--register power-up is low

UC1_av_ld_byte2_data[3] = DFFEAS(UC1L948, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L914 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~2 at LABCELL_X19_Y6_N24
UC1L914 = ( EB2_ram_block1a3 & ( UC1L904 & ( (!UC1_av_ld_aligning_data) # (UC1L915) ) ) ) # ( !EB2_ram_block1a3 & ( UC1L904 & ( ((VB3L1 & (ZD1_q_a[11] & !UC1_av_ld_aligning_data))) # (UC1L915) ) ) ) # ( EB2_ram_block1a3 & ( !UC1L904 & ( ((VB3L1 & (ZD1_q_a[11] & !UC1_av_ld_aligning_data))) # (UC1L915) ) ) ) # ( !EB2_ram_block1a3 & ( !UC1L904 & ( ((VB3L1 & (ZD1_q_a[11] & !UC1_av_ld_aligning_data))) # (UC1L915) ) ) );


--XB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~20 at LABCELL_X35_Y9_N54
XB2L45 = ( UC1_d_writedata[17] & ( XB2L6Q ) );


--AC1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X18_Y5_N8
--register power-up is low

AC1_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , U1_ac,  ,  , VCC);


--UC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2] at FF_X15_Y7_N13
--register power-up is low

UC1_av_ld_byte2_data[2] = DFFEAS(UC1L945, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L911 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~3 at LABCELL_X19_Y6_N42
UC1L911 = ( UC1_av_ld_aligning_data & ( UC1L913 ) ) # ( !UC1_av_ld_aligning_data & ( UC1L913 ) ) # ( !UC1_av_ld_aligning_data & ( !UC1L913 & ( (!UC1L904 & (ZD1_q_a[10] & (VB3L1))) # (UC1L904 & (((ZD1_q_a[10] & VB3L1)) # (EB2_ram_block1a2))) ) ) );


--UC1L678 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~9 at MLABCELL_X21_Y9_N33
UC1L678 = ( UC1L78 & ( (!UC1L685 & ((UC1L22) # (UC1L687))) ) ) # ( !UC1L78 & ( (!UC1L687 & (!UC1L685 & UC1L22)) ) );


--AC1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X16_Y5_N19
--register power-up is low

AC1_av_readdata_pre[9] = DFFEAS(U1_av_readdata[9], GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1] at FF_X16_Y7_N32
--register power-up is low

UC1_av_ld_byte2_data[1] = DFFEAS(UC1L942, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L908 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~4 at LABCELL_X19_Y6_N36
UC1L908 = ( UC1L910 & ( ZD1_q_a[9] ) ) # ( !UC1L910 & ( ZD1_q_a[9] & ( (!UC1_av_ld_aligning_data & (((UC1L904 & EB2_ram_block1a1)) # (VB3L1))) ) ) ) # ( UC1L910 & ( !ZD1_q_a[9] ) ) # ( !UC1L910 & ( !ZD1_q_a[9] & ( (UC1L904 & (EB2_ram_block1a1 & !UC1_av_ld_aligning_data)) ) ) );


--UC1L677 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~10 at MLABCELL_X21_Y9_N12
UC1L677 = ( UC1L82 & ( (!UC1L685 & ((UC1L26) # (UC1L687))) ) ) # ( !UC1L82 & ( (!UC1L687 & (!UC1L685 & UC1L26)) ) );


--UC1L676 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~11 at MLABCELL_X21_Y9_N15
UC1L676 = ( UC1L30 & ( (!UC1L685 & ((!UC1L687) # (UC1L86))) ) ) # ( !UC1L30 & ( (UC1L687 & (!UC1L685 & UC1L86)) ) );


--AC3_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[12] at FF_X13_Y5_N26
--register power-up is low

AC3_av_readdata_pre[12] = DFFEAS(AC3L3, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1 at LABCELL_X13_Y5_N15
JC1L29 = ( AC3_av_readdata_pre[12] & ( AC3_read_latency_shift_reg[0] ) );


--AC1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X13_Y5_N14
--register power-up is low

AC1_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , PB2_b_non_empty,  ,  , VCC);


--UC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4] at FF_X16_Y7_N37
--register power-up is low

UC1_av_ld_byte2_data[4] = DFFEAS(UC1L951, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L916 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~5 at LABCELL_X17_Y6_N45
UC1L916 = ( VB3L1 & ( UC1L918 ) ) # ( !VB3L1 & ( UC1L918 ) ) # ( VB3L1 & ( !UC1L918 & ( (!UC1_av_ld_aligning_data & (((EB2_ram_block1a4 & UC1L904)) # (ZD1_q_a[12]))) ) ) ) # ( !VB3L1 & ( !UC1L918 & ( (EB2_ram_block1a4 & (UC1L904 & !UC1_av_ld_aligning_data)) ) ) );


--XB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~21 at LABCELL_X35_Y9_N24
XB2L46 = (XB2L6Q & UC1_d_writedata[18]);


--UC1L467 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~17 at LABCELL_X22_Y10_N57
UC1L467 = (!UC1_R_ctrl_shift_rot_right & ((UC1L428Q))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[18]));


--XB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~22 at LABCELL_X35_Y9_N27
XB2L47 = ( UC1_d_writedata[19] & ( XB2L6Q ) );


--AC1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X18_Y5_N26
--register power-up is low

AC1_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , U1_rvalid,  ,  , VCC);


--UC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7] at FF_X17_Y7_N37
--register power-up is low

UC1_av_ld_byte2_data[7] = DFFEAS(UC1L960, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L925 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~6 at LABCELL_X19_Y6_N0
UC1L925 = ( UC1L927 & ( UC1_av_ld_aligning_data ) ) # ( UC1L927 & ( !UC1_av_ld_aligning_data ) ) # ( !UC1L927 & ( !UC1_av_ld_aligning_data & ( (!EB2_ram_block1a7 & (ZD1_q_a[15] & ((VB3L1)))) # (EB2_ram_block1a7 & (((ZD1_q_a[15] & VB3L1)) # (UC1L904))) ) ) );


--XB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~23 at LABCELL_X27_Y9_N9
XB2L48 = (XB2L6Q & UC1_d_writedata[21]);


--XB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~24 at LABCELL_X27_Y9_N48
XB2L49 = (UC1_d_writedata[20] & XB2L6Q);


--AC1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X15_Y5_N20
--register power-up is low

AC1_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , U1_woverflow,  ,  , VCC);


--UC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6] at FF_X19_Y6_N13
--register power-up is low

UC1_av_ld_byte2_data[6] = DFFEAS(UC1L957, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~7 at LABCELL_X19_Y6_N18
UC1L922 = ( ZD1_q_a[14] & ( UC1_av_ld_aligning_data & ( UC1L924 ) ) ) # ( !ZD1_q_a[14] & ( UC1_av_ld_aligning_data & ( UC1L924 ) ) ) # ( ZD1_q_a[14] & ( !UC1_av_ld_aligning_data & ( (((UC1L904 & EB2_ram_block1a6)) # (VB3L1)) # (UC1L924) ) ) ) # ( !ZD1_q_a[14] & ( !UC1_av_ld_aligning_data & ( ((UC1L904 & EB2_ram_block1a6)) # (UC1L924) ) ) );


--AC1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X16_Y6_N19
--register power-up is low

AC1_av_readdata_pre[13] = DFFEAS(AC1L23, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5] at FF_X19_Y7_N31
--register power-up is low

UC1_av_ld_byte2_data[5] = DFFEAS(UC1L954, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~8 at LABCELL_X17_Y6_N24
UC1L919 = ( UC1L921 & ( UC1L920 ) ) # ( !UC1L921 & ( UC1L920 & ( !UC1_av_ld_aligning_data ) ) ) # ( UC1L921 & ( !UC1L920 & ( (((ZD1_q_a[13] & VB3L1)) # (UC1_av_ld_aligning_data)) # (EB2_ram_block1a5) ) ) ) # ( !UC1L921 & ( !UC1L920 & ( (ZD1_q_a[13] & (VB3L1 & !UC1_av_ld_aligning_data)) ) ) );


--UC1L672 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~12 at MLABCELL_X21_Y9_N42
UC1L672 = ( !UC1L685 & ( (!UC1L687 & (UC1L50)) # (UC1L687 & ((UC1L106))) ) );


--XB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~25 at MLABCELL_X21_Y9_N57
XB2L50 = ( UC1_d_writedata[7] & ( XB2L6Q ) );


--UC1L671 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~13 at LABCELL_X22_Y9_N57
UC1L671 = ( UC1L110 & ( (!UC1L685 & ((UC1L54) # (UC1L687))) ) ) # ( !UC1L110 & ( (!UC1L685 & (!UC1L687 & UC1L54)) ) );


--XB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~26 at LABCELL_X27_Y9_N57
XB2L51 = (XB2L6Q & UC1_d_writedata[6]);


--BE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X19_Y8_N38
--register power-up is low

BE1_altera_reset_synchronizer_int_chain[1] = DFFEAS(BE1L4, GLOBAL(A1L23), key0_d3,  ,  ,  ,  ,  ,  );


--key0_d2 is key0_d2 at FF_X22_Y4_N40
--register power-up is low

key0_d2 = DFFEAS(A1L80, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--UC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2 at MLABCELL_X25_Y8_N45
UC1L208 = ( UC1L577 & ( UC1L206 & ( (UC1L219) # (UC1L209) ) ) ) # ( UC1L577 & ( !UC1L206 ) ) # ( !UC1L577 & ( !UC1L206 ) );


--UC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0 at LABCELL_X22_Y8_N51
UC1L205 = ( UC1L577 & ( UC1_D_iw[16] & ( (UC1L282Q & (UC1_D_iw[13] & (!UC1L276Q & !UC1L280Q))) ) ) );


--UC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at LABCELL_X23_Y8_N51
UC1L247 = ( UC1L603 & ( UC1L577 ) ) # ( !UC1L603 & ( (UC1L577 & ((UC1L604) # (UC1L602))) ) );


--UC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at LABCELL_X23_Y8_N48
UC1L248 = ( UC1L223 ) # ( !UC1L223 & ( ((UC1_D_op_bret) # (UC1L247)) # (UC1_D_op_eret) ) );


--QD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] at FF_X2_Y4_N20
--register power-up is low

QD1_sr[34] = DFFEAS(QD1L67, A1L5,  ,  , QD1L32,  ,  ,  ,  );


--Z1_readdata[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[1] at FF_X13_Y6_N47
--register power-up is low

Z1_readdata[1] = DFFEAS(Z1L24, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_readdata[1] is nios_system:u0|nios_system_leds:leds|readdata[1] at MLABCELL_X21_Y5_N54
V1_readdata[1] = ( V1_data_out[1] & ( (!UC1_W_alu_result[3] & !UC1_W_alu_result[2]) ) );


--Z1_readdata[2] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[2] at FF_X21_Y5_N1
--register power-up is low

Z1_readdata[2] = DFFEAS(Z1L25, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_readdata[2] is nios_system:u0|nios_system_leds:leds|readdata[2] at LABCELL_X16_Y4_N15
V1_readdata[2] = ( !UC1_W_alu_result[3] & ( (V1_data_out[2] & !UC1_W_alu_result[2]) ) );


--Z1_readdata[3] is nios_system:u0|nios_system_pushbuttons:pushbuttons|readdata[3] at FF_X16_Y4_N50
--register power-up is low

Z1_readdata[3] = DFFEAS(Z1L26, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_readdata[3] is nios_system:u0|nios_system_leds:leds|readdata[3] at LABCELL_X16_Y4_N51
V1_readdata[3] = ( V1_data_out[3] & ( (!UC1_W_alu_result[3] & !UC1_W_alu_result[2]) ) );


--V1_readdata[4] is nios_system:u0|nios_system_leds:leds|readdata[4] at MLABCELL_X21_Y5_N57
V1_readdata[4] = ( !UC1_W_alu_result[2] & ( (!UC1_W_alu_result[3] & V1_data_out[4]) ) );


--V1_readdata[5] is nios_system:u0|nios_system_leds:leds|readdata[5] at LABCELL_X12_Y7_N48
V1_readdata[5] = ( !UC1_W_alu_result[2] & ( V1_data_out[5] & ( !UC1_W_alu_result[3] ) ) );


--V1_readdata[6] is nios_system:u0|nios_system_leds:leds|readdata[6] at MLABCELL_X21_Y5_N12
V1_readdata[6] = (V1_data_out[6] & (!UC1_W_alu_result[2] & !UC1_W_alu_result[3]));


--V1_readdata[7] is nios_system:u0|nios_system_leds:leds|readdata[7] at LABCELL_X16_Y4_N6
V1_readdata[7] = ( V1_data_out[7] & ( (!UC1_W_alu_result[2] & !UC1_W_alu_result[3]) ) );


--U1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr at FF_X15_Y5_N53
--register power-up is low

U1_fifo_wr = DFFEAS(U1L77, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--PB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X15_Y5_N49
--register power-up is low

PB1_b_non_empty = DFFEAS(PB1L8, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0 at MLABCELL_X15_Y5_N57
U1L85 = ( FB1_r_ena1 & ( (!U1_r_val & (!FB1_rvalid0 & PB1_b_non_empty)) ) ) # ( !FB1_r_ena1 & ( (!FB1_rvalid0 & PB1_b_non_empty) ) );


--RB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X15_Y3_N31
--register power-up is low

RB2_counter_reg_bit[0] = DFFEAS(RB2_counter_comb_bita0, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--RB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X15_Y3_N34
--register power-up is low

RB2_counter_reg_bit[1] = DFFEAS(RB2_counter_comb_bita1, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--RB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X15_Y3_N37
--register power-up is low

RB2_counter_reg_bit[2] = DFFEAS(RB2_counter_comb_bita2, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--RB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X15_Y3_N40
--register power-up is low

RB2_counter_reg_bit[3] = DFFEAS(RB2_counter_comb_bita3, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--RB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X15_Y3_N43
--register power-up is low

RB2_counter_reg_bit[4] = DFFEAS(RB2_counter_comb_bita4, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--RB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X15_Y3_N46
--register power-up is low

RB2_counter_reg_bit[5] = DFFEAS(RB2_counter_comb_bita5, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--RB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X15_Y3_N1
--register power-up is low

RB1_counter_reg_bit[0] = DFFEAS(RB1_counter_comb_bita0, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1L85,  ,  ,  ,  );


--RB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X15_Y3_N4
--register power-up is low

RB1_counter_reg_bit[1] = DFFEAS(RB1_counter_comb_bita1, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1L85,  ,  ,  ,  );


--RB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X15_Y3_N7
--register power-up is low

RB1_counter_reg_bit[2] = DFFEAS(RB1_counter_comb_bita2, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1L85,  ,  ,  ,  );


--RB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X15_Y3_N10
--register power-up is low

RB1_counter_reg_bit[3] = DFFEAS(RB1_counter_comb_bita3, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1L85,  ,  ,  ,  );


--RB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X15_Y3_N13
--register power-up is low

RB1_counter_reg_bit[4] = DFFEAS(RB1_counter_comb_bita4, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1L85,  ,  ,  ,  );


--RB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X15_Y3_N16
--register power-up is low

RB1_counter_reg_bit[5] = DFFEAS(RB1_counter_comb_bita5, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1L85,  ,  ,  ,  );


--PB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X17_Y5_N25
--register power-up is low

PB2_b_non_empty = DFFEAS(PB2L9, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0 at LABCELL_X17_Y5_N12
U1L73 = ( !U1_av_waitrequest & ( !UC1_W_alu_result[2] ) );


--SB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X12_Y5_N5
--register power-up is low

SB2_counter_reg_bit[1] = DFFEAS(SB2_counter_comb_bita1, GLOBAL(A1L23), !AE2_r_sync_rst,  , PB2L3,  ,  ,  ,  );


--SB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X12_Y5_N1
--register power-up is low

SB2_counter_reg_bit[0] = DFFEAS(SB2_counter_comb_bita0, GLOBAL(A1L23), !AE2_r_sync_rst,  , PB2L3,  ,  ,  ,  );


--FB1L60Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X6_Y4_N26
--register power-up is low

FB1L60Q = AMPP_FUNCTION(A1L23, FB1L59, !AE2_r_sync_rst);


--SB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X12_Y5_N16
--register power-up is low

SB2_counter_reg_bit[5] = DFFEAS(SB2_counter_comb_bita5, GLOBAL(A1L23), !AE2_r_sync_rst,  , PB2L3,  ,  ,  ,  );


--SB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X12_Y5_N14
--register power-up is low

SB2_counter_reg_bit[4] = DFFEAS(SB2_counter_comb_bita4, GLOBAL(A1L23), !AE2_r_sync_rst,  , PB2L3,  ,  ,  ,  );


--SB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X12_Y5_N11
--register power-up is low

SB2_counter_reg_bit[3] = DFFEAS(SB2_counter_comb_bita3, GLOBAL(A1L23), !AE2_r_sync_rst,  , PB2L3,  ,  ,  ,  );


--SB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X12_Y5_N7
--register power-up is low

SB2_counter_reg_bit[2] = DFFEAS(SB2_counter_comb_bita2, GLOBAL(A1L23), !AE2_r_sync_rst,  , PB2L3,  ,  ,  ,  );


--PB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X16_Y5_N12
PB2L5 = ( SB2_counter_reg_bit[4] & ( (SB2_counter_reg_bit[2] & (SB2L31Q & (SB2_counter_reg_bit[5] & PB2_b_non_empty))) ) );


--PB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X16_Y5_N54
PB2L6 = ( PB2L5 & ( (!PB2_b_full & ((!SB2_counter_reg_bit[0]) # ((!SB2L28Q) # (!FB1L60Q)))) ) ) # ( !PB2L5 & ( !PB2_b_full ) );


--PB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~2 at LABCELL_X12_Y5_N57
PB2L7 = ( AC1L36 & ( (!PB2L6 & ((!AC1L35) # ((!U1L73) # (!PB2_b_non_empty)))) ) ) # ( !AC1L36 & ( !PB2L6 ) );


--FB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X6_Y2_N1
--register power-up is low

FB1_td_shift[4] = AMPP_FUNCTION(A1L5, FB1L86, !N1_clr_reg, FB1L67);


--FB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at MLABCELL_X6_Y2_N45
FB1L85 = AMPP_FUNCTION(!FB1L82, !Q1_state[4], !FB1_rdata[1], !FB1_count[9], !FB1_td_shift[4]);


--FB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X3_Y4_N52
--register power-up is low

FB1_read = AMPP_FUNCTION(A1L5, FB1L45, !N1_clr_reg, FB1L112);


--XB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~0 at LABCELL_X12_Y6_N36
XB1L21 = ( UC1_d_writedata[0] & ( XB1_saved_grant[0] ) );


--XB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[38] at LABCELL_X24_Y5_N48
XB1_src_data[38] = ( XB1_saved_grant[1] & ( UC1_W_alu_result[2] & ( (XB1_saved_grant[0]) # (UC1_F_pc[0]) ) ) ) # ( !XB1_saved_grant[1] & ( UC1_W_alu_result[2] & ( XB1_saved_grant[0] ) ) ) # ( XB1_saved_grant[1] & ( !UC1_W_alu_result[2] & ( UC1_F_pc[0] ) ) );


--XB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[41] at LABCELL_X11_Y6_N3
XB1_src_data[41] = ( XB1_saved_grant[1] & ( ((XB1_saved_grant[0] & UC1_W_alu_result[5])) # (UC1_F_pc[3]) ) ) # ( !XB1_saved_grant[1] & ( (XB1_saved_grant[0] & UC1_W_alu_result[5]) ) );


--XB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[40] at LABCELL_X24_Y5_N33
XB1_src_data[40] = ( XB1_saved_grant[0] & ( ((XB1_saved_grant[1] & UC1_F_pc[2])) # (UC1_W_alu_result[4]) ) ) # ( !XB1_saved_grant[0] & ( (XB1_saved_grant[1] & UC1_F_pc[2]) ) );


--XB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[39] at LABCELL_X16_Y6_N9
XB1_src_data[39] = ( UC1_W_alu_result[3] & ( ((XB1_saved_grant[1] & UC1_F_pc[1])) # (XB1_saved_grant[0]) ) ) # ( !UC1_W_alu_result[3] & ( (XB1_saved_grant[1] & UC1_F_pc[1]) ) );


--XB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[45] at LABCELL_X24_Y5_N0
XB1_src_data[45] = ( XB1_saved_grant[0] & ( ((UC1_F_pc[7] & XB1_saved_grant[1])) # (UC1_W_alu_result[9]) ) ) # ( !XB1_saved_grant[0] & ( (UC1_F_pc[7] & XB1_saved_grant[1]) ) );


--XB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[44] at LABCELL_X24_Y5_N57
XB1_src_data[44] = (!XB1_saved_grant[0] & (XB1_saved_grant[1] & (UC1_F_pc[6]))) # (XB1_saved_grant[0] & (((XB1_saved_grant[1] & UC1_F_pc[6])) # (UC1_W_alu_result[8])));


--XB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[43] at LABCELL_X24_Y5_N39
XB1_src_data[43] = ( UC1_F_pc[5] & ( ((XB1_saved_grant[0] & UC1_W_alu_result[7])) # (XB1_saved_grant[1]) ) ) # ( !UC1_F_pc[5] & ( (XB1_saved_grant[0] & UC1_W_alu_result[7]) ) );


--XB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[42] at LABCELL_X16_Y6_N3
XB1_src_data[42] = ( UC1_W_alu_result[6] & ( ((XB1_saved_grant[1] & UC1_F_pc[4])) # (XB1_saved_grant[0]) ) ) # ( !UC1_W_alu_result[6] & ( (XB1_saved_grant[1] & UC1_F_pc[4]) ) );


--XB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~1 at LABCELL_X12_Y4_N3
XB1L22 = ( UC1_hbreak_enabled & ( XB1_saved_grant[0] ) );


--QD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13 at LABCELL_X2_Y5_N0
QD1L62 = ( QD1_sr[5] & ( ((!N1_irf_reg[2][1] & (MD1_MonDReg[3])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[3])))) # (ND1L3) ) ) # ( !QD1_sr[5] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & (MD1_MonDReg[3])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[3]))))) ) );


--PD1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] at FF_X1_Y5_N17
--register power-up is low

PD1_jdo[2] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[2],  ,  , VCC);


--PD1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] at FF_X1_Y5_N7
--register power-up is low

PD1_jdo[5] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[5],  ,  , VCC);


--XC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] at FF_X12_Y4_N37
--register power-up is low

XC1_writedata[1] = DFFEAS(XB1L23, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 at LABCELL_X10_Y5_N51
MD1L166 = ( MD1_MonDReg[1] & ( (MD1_jtag_ram_access) # (XC1_writedata[1]) ) ) # ( !MD1_MonDReg[1] & ( (XC1_writedata[1] & !MD1_jtag_ram_access) ) );


--PD1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr at FF_X2_Y3_N59
--register power-up is low

PD1_sync2_udr = DFFEAS( , GLOBAL(A1L23),  ,  ,  , SD4_dreg[0],  ,  , VCC);


--SD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X2_Y3_N53
--register power-up is low

SD4_dreg[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , SD4_din_s1,  ,  , VCC);


--PD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 at LABCELL_X2_Y3_N54
PD1L75 = ( !PD1_sync2_udr & ( SD4_dreg[0] ) );


--QD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14 at LABCELL_X2_Y4_N36
QD1L63 = ( Q1_state[4] & ( (QD1_sr[37] & (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg)) ) );


--QD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15 at MLABCELL_X3_Y3_N24
QD1L55 = ( N1_irf_reg[2][1] & ( H1_splitter_nodes_receive_1[3] & ( (!N1_virtual_ir_scan_reg & (((Q1_state[3] & !N1_irf_reg[2][0])) # (Q1_state[4]))) ) ) ) # ( !N1_irf_reg[2][1] & ( H1_splitter_nodes_receive_1[3] & ( (!N1_virtual_ir_scan_reg & (((Q1_state[3] & N1_irf_reg[2][0])) # (Q1_state[4]))) ) ) );


--QD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16 at LABCELL_X2_Y4_N39
QD1L64 = ( Q1_state[4] & ( (H1_splitter_nodes_receive_1[3] & (A1L6 & !N1_virtual_ir_scan_reg)) ) );


--PD1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir at FF_X27_Y7_N40
--register power-up is low

PD1_sync2_uir = DFFEAS( , GLOBAL(A1L23),  ,  ,  , SD5_dreg[0],  ,  , VCC);


--SD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X7_Y3_N53
--register power-up is low

SD5_dreg[0] = DFFEAS(SD5L4, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--PD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 at LABCELL_X27_Y7_N36
PD1L65 = ( SD5_dreg[0] & ( !PD1_sync2_uir ) );


--MD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 at MLABCELL_X8_Y4_N51
MD1L148 = ( PD1_take_action_ocimem_b & ( MD1L2 ) );


--PD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at MLABCELL_X8_Y4_N45
PD1L70 = ( !PD1_ir[1] & ( !PD1_ir[0] & ( (!PD1_jdo[35] & PD1_enable_action_strobe) ) ) );


--BE4_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X19_Y4_N14
--register power-up is low

BE4_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L23),  ,  ,  , BE4_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--AE2L13 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|always2~0 at LABCELL_X19_Y4_N15
AE2L13 = ( AE2_r_sync_rst_chain[2] & ( BE4_altera_reset_synchronizer_int_chain_out ) ) # ( !AE2_r_sync_rst_chain[2] );


--PD1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] at FF_X1_Y5_N56
--register power-up is low

PD1_jdo[26] = DFFEAS(PD1L48, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] at FF_X1_Y5_N58
--register power-up is low

PD1_jdo[27] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[27],  ,  , VCC);


--PD1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] at FF_X2_Y4_N29
--register power-up is low

PD1_jdo[28] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[28],  ,  , VCC);


--PD1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] at FF_X2_Y4_N32
--register power-up is low

PD1_jdo[29] = DFFEAS(PD1L52, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] at FF_X2_Y4_N35
--register power-up is low

PD1_jdo[30] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[30],  ,  , VCC);


--PD1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] at FF_X2_Y4_N50
--register power-up is low

PD1_jdo[31] = DFFEAS(PD1L55, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] at FF_X2_Y4_N11
--register power-up is low

PD1_jdo[32] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[32],  ,  , VCC);


--PD1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] at FF_X2_Y4_N26
--register power-up is low

PD1_jdo[33] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[33],  ,  , VCC);


--XB1_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[32] at LABCELL_X24_Y5_N45
XB1_src_data[32] = ( UC1_d_byteenable[0] & ( (XB1_saved_grant[1]) # (XB1_saved_grant[0]) ) ) # ( !UC1_d_byteenable[0] & ( XB1_saved_grant[1] ) );


--MD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 at MLABCELL_X8_Y4_N6
MD1L146 = ( PD1L70 & ( PD1_jdo[34] & ( !PD1_jdo[17] ) ) ) # ( PD1L70 & ( !PD1_jdo[34] & ( MD1L2 ) ) );


--ND1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr at LABCELL_X2_Y3_N0
ND1_virtual_state_cdr = (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & Q1_state[3]));


--QD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 at FF_X1_Y5_N40
--register power-up is low

QD1_DRsize.100 = DFFEAS( , A1L5,  ,  , ND1_virtual_state_uir, QD1L5,  ,  , VCC);


--QD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17 at LABCELL_X1_Y5_N24
QD1L65 = ( QD1_DRsize.100 & ( (!ND1L3 & ((QD1L100))) # (ND1L3 & (A1L6)) ) ) # ( !QD1_DRsize.100 & ( (!ND1L3 & (QD1L100)) # (ND1L3 & ((QD1_sr[36]))) ) );


--ED1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error at FF_X12_Y4_N40
--register power-up is low

ED1_monitor_error = DFFEAS(ED1L6, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0 at LABCELL_X9_Y4_N6
XC1L79 = ( XC1_address[8] & ( ED1_monitor_error & ( (BD1L2 & ((!XC1_address[0]) # (!BD1_oci_ienable[0]))) ) ) ) # ( !XC1_address[8] & ( ED1_monitor_error & ( YD1_q_a[0] ) ) ) # ( XC1_address[8] & ( !ED1_monitor_error & ( (XC1_address[0] & (BD1L2 & !BD1_oci_ienable[0])) ) ) ) # ( !XC1_address[8] & ( !ED1_monitor_error & ( YD1_q_a[0] ) ) );


--UC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X24_Y7_N27
UC1L232 = (!UC1L267Q & UC1L231);


--UC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0 at LABCELL_X24_Y7_N3
UC1L229 = ( !UC1_D_iw[3] & ( (UC1_D_iw[0] & ((UC1_D_iw[2]) # (UC1_D_iw[1]))) ) );


--UC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1 at LABCELL_X24_Y7_N24
UC1L230 = (!UC1L229) # (UC1L267Q);


--UC1L392 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0 at MLABCELL_X25_Y9_N48
UC1L392 = ( UC1L122 & ( (!UC1L230 & ((UC1L232))) # (UC1L230 & ((!UC1L114) # (!UC1L232))) ) ) # ( !UC1L122 & ( (!UC1L114) # (!UC1L230 $ (!UC1L232)) ) );


--U1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0 at MLABCELL_X15_Y5_N24
U1L79 = ( UC1_W_alu_result[2] & ( (AC1L36 & (!U1_av_waitrequest & YB7L1)) ) );


--U1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo at LABCELL_X17_Y5_N9
U1_wr_rfifo = ( !PB2_b_full & ( FB1L60Q ) );


--U1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1 at LABCELL_X12_Y5_N21
U1L74 = ( U1L73 & ( (AC1L36 & (PB2_b_non_empty & AC1L35)) ) );


--FB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X3_Y4_N55
--register power-up is low

FB1_wdata[0] = AMPP_FUNCTION(A1L5, A1L6, !N1_clr_reg, GND, FB1L112);


--RB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X6_Y4_N31
--register power-up is low

RB4_counter_reg_bit[0] = DFFEAS(RB4_counter_comb_bita0, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--RB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X6_Y4_N34
--register power-up is low

RB4_counter_reg_bit[1] = DFFEAS(RB4_counter_comb_bita1, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--RB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X6_Y4_N37
--register power-up is low

RB4_counter_reg_bit[2] = DFFEAS(RB4_counter_comb_bita2, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--RB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X6_Y4_N40
--register power-up is low

RB4_counter_reg_bit[3] = DFFEAS(RB4_counter_comb_bita3, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--RB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X6_Y4_N43
--register power-up is low

RB4_counter_reg_bit[4] = DFFEAS(RB4_counter_comb_bita4, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--RB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X6_Y4_N46
--register power-up is low

RB4_counter_reg_bit[5] = DFFEAS(RB4_counter_comb_bita5, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--RB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X6_Y4_N1
--register power-up is low

RB3_counter_reg_bit[0] = DFFEAS(RB3_counter_comb_bita0, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1L74,  ,  ,  ,  );


--RB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X6_Y4_N4
--register power-up is low

RB3_counter_reg_bit[1] = DFFEAS(RB3_counter_comb_bita1, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1L74,  ,  ,  ,  );


--RB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X6_Y4_N7
--register power-up is low

RB3_counter_reg_bit[2] = DFFEAS(RB3_counter_comb_bita2, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1L74,  ,  ,  ,  );


--RB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X6_Y4_N10
--register power-up is low

RB3_counter_reg_bit[3] = DFFEAS(RB3_counter_comb_bita3, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1L74,  ,  ,  ,  );


--RB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X6_Y4_N13
--register power-up is low

RB3_counter_reg_bit[4] = DFFEAS(RB3_counter_comb_bita4, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1L74,  ,  ,  ,  );


--RB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X6_Y4_N16
--register power-up is low

RB3_counter_reg_bit[5] = DFFEAS(RB3_counter_comb_bita5, GLOBAL(A1L23), !AE2_r_sync_rst,  , U1L74,  ,  ,  ,  );


--U1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2 at LABCELL_X12_Y5_N27
U1L75 = ( AC1L36 & ( (U1L73 & AC1L35) ) );


--Z1L22 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[0]~0 at LABCELL_X13_Y6_N0
Z1L22 = ( UC1_W_alu_result[3] & ( (!UC1_W_alu_result[2] & ((Z1_irq_mask[0]))) # (UC1_W_alu_result[2] & (Z1L10Q)) ) ) # ( !UC1_W_alu_result[3] & ( (!UC1_W_alu_result[2] & key0_d3) ) );


--AC2_av_writebyteenable[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|av_writebyteenable[1] at LABCELL_X19_Y8_N12
AC2_av_writebyteenable[1] = ( UC1_d_byteenable[1] & ( (!DC1L10 & (YB2L1 & !DC1L12)) ) );


--S1L9Q is nios_system:u0|raminfr_be:inferred_ram_be_0|RAM_3~21 at FF_X18_Y6_N19
--register power-up is low

S1L9Q = DFFEAS(S1L10, GLOBAL(A1L23), BE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--UC1L938 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0 at LABCELL_X17_Y7_N57
UC1L938 = ( S1L9Q & ( AC2_read_latency_shift_reg[0] ) );


--UC1L939 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~1 at LABCELL_X16_Y6_N42
UC1L939 = ( UC1L940 & ( ZD1_q_a[16] & ( (!UC1_av_ld_aligning_data) # (UC1L941) ) ) ) # ( !UC1L940 & ( ZD1_q_a[16] & ( (!UC1_av_ld_aligning_data & (((UC1L941 & EB3_ram_block1a0)) # (VB3L1))) # (UC1_av_ld_aligning_data & (((UC1L941)))) ) ) ) # ( UC1L940 & ( !ZD1_q_a[16] & ( (!UC1_av_ld_aligning_data) # (UC1L941) ) ) ) # ( !UC1L940 & ( !ZD1_q_a[16] & ( (UC1L941 & ((UC1_av_ld_aligning_data) # (EB3_ram_block1a0))) ) ) );


--UC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb at FF_X21_Y8_N52
--register power-up is low

UC1_E_invert_arith_src_msb = DFFEAS(UC1L356, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L860 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~15 at MLABCELL_X25_Y10_N45
UC1L860 = ( UC1_W_alu_result[24] & ( UC1_R_ctrl_br_cmp & ( (UC1_av_ld_byte3_data[0] & UC1_R_ctrl_ld) ) ) ) # ( !UC1_W_alu_result[24] & ( UC1_R_ctrl_br_cmp & ( (UC1_av_ld_byte3_data[0] & UC1_R_ctrl_ld) ) ) ) # ( UC1_W_alu_result[24] & ( !UC1_R_ctrl_br_cmp & ( (!UC1_R_ctrl_ld & ((!UC1_R_ctrl_rd_ctl_reg))) # (UC1_R_ctrl_ld & (UC1_av_ld_byte3_data[0])) ) ) ) # ( !UC1_W_alu_result[24] & ( !UC1_R_ctrl_br_cmp & ( (UC1_av_ld_byte3_data[0] & UC1_R_ctrl_ld) ) ) );


--UC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at LABCELL_X27_Y8_N51
UC1L249 = ( UC1L228 ) # ( !UC1L228 & ( (UC1L250) # (UC1L773) ) );


--UC1L857 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~16 at MLABCELL_X25_Y10_N12
UC1L857 = ( UC1_R_ctrl_rd_ctl_reg & ( UC1_R_ctrl_br_cmp & ( (UC1_R_ctrl_ld & UC1_av_ld_byte2_data[5]) ) ) ) # ( !UC1_R_ctrl_rd_ctl_reg & ( UC1_R_ctrl_br_cmp & ( (UC1_R_ctrl_ld & UC1_av_ld_byte2_data[5]) ) ) ) # ( UC1_R_ctrl_rd_ctl_reg & ( !UC1_R_ctrl_br_cmp & ( (UC1_R_ctrl_ld & UC1_av_ld_byte2_data[5]) ) ) ) # ( !UC1_R_ctrl_rd_ctl_reg & ( !UC1_R_ctrl_br_cmp & ( (!UC1_R_ctrl_ld & (UC1_W_alu_result[21])) # (UC1_R_ctrl_ld & ((UC1_av_ld_byte2_data[5]))) ) ) );


--UC1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~17 at MLABCELL_X25_Y10_N33
UC1L856 = ( UC1_R_ctrl_rd_ctl_reg & ( UC1_W_alu_result[20] & ( (UC1_av_ld_byte2_data[4] & UC1_R_ctrl_ld) ) ) ) # ( !UC1_R_ctrl_rd_ctl_reg & ( UC1_W_alu_result[20] & ( (!UC1_R_ctrl_ld & ((!UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld & (UC1_av_ld_byte2_data[4])) ) ) ) # ( UC1_R_ctrl_rd_ctl_reg & ( !UC1_W_alu_result[20] & ( (UC1_av_ld_byte2_data[4] & UC1_R_ctrl_ld) ) ) ) # ( !UC1_R_ctrl_rd_ctl_reg & ( !UC1_W_alu_result[20] & ( (UC1_av_ld_byte2_data[4] & UC1_R_ctrl_ld) ) ) );


--UC1L855 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~18 at MLABCELL_X21_Y10_N54
UC1L855 = ( UC1_W_alu_result[19] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_br_cmp & ((!UC1_R_ctrl_rd_ctl_reg)))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte2_data[3])))) ) ) # ( !UC1_W_alu_result[19] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte2_data[3]) ) );


--UC1L854 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~19 at MLABCELL_X21_Y10_N57
UC1L854 = ( UC1_av_ld_byte2_data[2] & ( ((!UC1_R_ctrl_br_cmp & (!UC1_R_ctrl_rd_ctl_reg & UC1_W_alu_result[18]))) # (UC1_R_ctrl_ld) ) ) # ( !UC1_av_ld_byte2_data[2] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_br_cmp & (!UC1_R_ctrl_rd_ctl_reg & UC1_W_alu_result[18]))) ) );


--UC1L853 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~20 at MLABCELL_X21_Y10_N15
UC1L853 = ( UC1_W_alu_result[17] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_br_cmp & (!UC1_R_ctrl_rd_ctl_reg))) # (UC1_R_ctrl_ld & (((UC1L931Q)))) ) ) # ( !UC1_W_alu_result[17] & ( (UC1_R_ctrl_ld & UC1L931Q) ) );


--UC1L852 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~21 at MLABCELL_X25_Y10_N36
UC1L852 = ( UC1_R_ctrl_rd_ctl_reg & ( UC1_R_ctrl_br_cmp & ( (UC1_av_ld_byte2_data[0] & UC1_R_ctrl_ld) ) ) ) # ( !UC1_R_ctrl_rd_ctl_reg & ( UC1_R_ctrl_br_cmp & ( (UC1_av_ld_byte2_data[0] & UC1_R_ctrl_ld) ) ) ) # ( UC1_R_ctrl_rd_ctl_reg & ( !UC1_R_ctrl_br_cmp & ( (UC1_av_ld_byte2_data[0] & UC1_R_ctrl_ld) ) ) ) # ( !UC1_R_ctrl_rd_ctl_reg & ( !UC1_R_ctrl_br_cmp & ( (!UC1_R_ctrl_ld & (UC1_W_alu_result[16])) # (UC1_R_ctrl_ld & ((UC1_av_ld_byte2_data[0]))) ) ) );


--UC1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~22 at MLABCELL_X21_Y10_N42
UC1L859 = ( UC1_R_ctrl_br_cmp & ( (UC1_R_ctrl_ld & UC1_av_ld_byte2_data[7]) ) ) # ( !UC1_R_ctrl_br_cmp & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & ((UC1_W_alu_result[23])))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte2_data[7])))) ) );


--UC1L858 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~23 at MLABCELL_X21_Y10_N45
UC1L858 = ( UC1_R_ctrl_br_cmp & ( (UC1_R_ctrl_ld & UC1_av_ld_byte2_data[6]) ) ) # ( !UC1_R_ctrl_br_cmp & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & ((UC1_W_alu_result[22])))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte2_data[6])))) ) );


--UC1L862 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~24 at LABCELL_X23_Y10_N33
UC1L862 = ( UC1_W_alu_result[26] & ( UC1_av_ld_byte3_data[2] & ( ((!UC1_R_ctrl_rd_ctl_reg & !UC1_R_ctrl_br_cmp)) # (UC1_R_ctrl_ld) ) ) ) # ( !UC1_W_alu_result[26] & ( UC1_av_ld_byte3_data[2] & ( UC1_R_ctrl_ld ) ) ) # ( UC1_W_alu_result[26] & ( !UC1_av_ld_byte3_data[2] & ( (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_ld & !UC1_R_ctrl_br_cmp)) ) ) );


--UC1L861 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~25 at LABCELL_X23_Y10_N0
UC1L861 = ( UC1L965Q & ( UC1_R_ctrl_br_cmp & ( UC1_R_ctrl_ld ) ) ) # ( UC1L965Q & ( !UC1_R_ctrl_br_cmp & ( ((UC1_W_alu_result[25] & !UC1_R_ctrl_rd_ctl_reg)) # (UC1_R_ctrl_ld) ) ) ) # ( !UC1L965Q & ( !UC1_R_ctrl_br_cmp & ( (UC1_W_alu_result[25] & (!UC1_R_ctrl_ld & !UC1_R_ctrl_rd_ctl_reg)) ) ) );


--UC1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~26 at LABCELL_X23_Y10_N6
UC1L864 = ( UC1_R_ctrl_ld & ( UC1_R_ctrl_br_cmp & ( UC1_av_ld_byte3_data[4] ) ) ) # ( UC1_R_ctrl_ld & ( !UC1_R_ctrl_br_cmp & ( UC1_av_ld_byte3_data[4] ) ) ) # ( !UC1_R_ctrl_ld & ( !UC1_R_ctrl_br_cmp & ( (UC1_W_alu_result[28] & !UC1_R_ctrl_rd_ctl_reg) ) ) );


--UC1L863 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~27 at MLABCELL_X21_Y10_N12
UC1L863 = ( UC1_W_alu_result[27] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_br_cmp & ((!UC1_R_ctrl_rd_ctl_reg)))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte3_data[3])))) ) ) # ( !UC1_W_alu_result[27] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte3_data[3]) ) );


--UC1L867 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~28 at LABCELL_X23_Y10_N51
UC1L867 = ( UC1_W_alu_result[31] & ( UC1L972Q & ( ((!UC1_R_ctrl_rd_ctl_reg & !UC1_R_ctrl_br_cmp)) # (UC1_R_ctrl_ld) ) ) ) # ( !UC1_W_alu_result[31] & ( UC1L972Q & ( UC1_R_ctrl_ld ) ) ) # ( UC1_W_alu_result[31] & ( !UC1L972Q & ( (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp & !UC1_R_ctrl_ld)) ) ) );


--UC1L866 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~29 at MLABCELL_X25_Y10_N6
UC1L866 = ( UC1_R_ctrl_rd_ctl_reg & ( UC1_R_ctrl_br_cmp & ( (UC1_R_ctrl_ld & UC1_av_ld_byte3_data[6]) ) ) ) # ( !UC1_R_ctrl_rd_ctl_reg & ( UC1_R_ctrl_br_cmp & ( (UC1_R_ctrl_ld & UC1_av_ld_byte3_data[6]) ) ) ) # ( UC1_R_ctrl_rd_ctl_reg & ( !UC1_R_ctrl_br_cmp & ( (UC1_R_ctrl_ld & UC1_av_ld_byte3_data[6]) ) ) ) # ( !UC1_R_ctrl_rd_ctl_reg & ( !UC1_R_ctrl_br_cmp & ( (!UC1_R_ctrl_ld & (UC1_W_alu_result[30])) # (UC1_R_ctrl_ld & ((UC1_av_ld_byte3_data[6]))) ) ) );


--UC1L865 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~30 at LABCELL_X23_Y10_N57
UC1L865 = ( UC1_W_alu_result[29] & ( UC1_av_ld_byte3_data[5] & ( ((!UC1_R_ctrl_rd_ctl_reg & !UC1_R_ctrl_br_cmp)) # (UC1_R_ctrl_ld) ) ) ) # ( !UC1_W_alu_result[29] & ( UC1_av_ld_byte3_data[5] & ( UC1_R_ctrl_ld ) ) ) # ( UC1_W_alu_result[29] & ( !UC1_av_ld_byte3_data[5] & ( (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp & !UC1_R_ctrl_ld)) ) ) );


--UC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~17 at LABCELL_X22_Y7_N18
UC1L607 = ( UC1_D_iw[13] & ( UC1_D_iw[16] & ( (!UC1_D_iw[11] & (UC1_D_iw[14] & (UC1_D_iw[12] & !UC1_D_iw[15]))) ) ) );


--UC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl at LABCELL_X18_Y9_N51
UC1_D_op_wrctl = ( UC1L577 & ( UC1L607 ) );


--BD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at LABCELL_X7_Y2_N6
BD1L13 = ( BD1L1 & ( !XC1_address[2] & ( (XC1_address[0] & (!XC1_address[3] & (MD1L197 & !XC1_address[1]))) ) ) );


--Z1L12 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture_wr_strobe~0 at LABCELL_X13_Y4_N18
Z1L12 = ( UC1L1039Q & ( (!AC6L14Q & !CC1_write_accepted) ) );


--Z1L1 is nios_system:u0|nios_system_pushbuttons:pushbuttons|always1~0 at LABCELL_X13_Y6_N18
Z1L1 = ( !UC1_W_alu_result[2] & ( (Z1L12 & (YB6L1 & (AC6L9 & UC1_W_alu_result[3]))) ) );


--Z1L23 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[0]~1 at LABCELL_X12_Y7_N9
Z1L23 = (UC1_W_alu_result[3] & UC1_W_alu_result[2]);


--Z1_d2_data_in[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d2_data_in[0] at FF_X13_Y6_N53
--register power-up is low

Z1_d2_data_in[0] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , Z1_d1_data_in[0],  ,  , VCC);


--Z1_d1_data_in[0] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d1_data_in[0] at FF_X13_Y6_N40
--register power-up is low

Z1_d1_data_in[0] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , key0_d3,  ,  , VCC);


--Z1L13 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture~0 at LABCELL_X13_Y6_N51
Z1L13 = ( Z1_d2_data_in[0] & ( !Z1_edge_capture[0] ) ) # ( !Z1_d2_data_in[0] & ( (!Z1_edge_capture[0] & !Z1_d1_data_in[0]) ) );


--Z1L14 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture~1 at LABCELL_X13_Y6_N21
Z1L14 = ( Z1L23 & ( (!Z1L13 & ((!Z1L12) # ((!YB6L1) # (!AC6L9)))) ) ) # ( !Z1L23 & ( !Z1L13 ) );


--Z1_d1_data_in[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d1_data_in[1] at FF_X11_Y6_N55
--register power-up is low

Z1_d1_data_in[1] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , key1_d3,  ,  , VCC);


--Z1_d2_data_in[1] is nios_system:u0|nios_system_pushbuttons:pushbuttons|d2_data_in[1] at FF_X13_Y6_N43
--register power-up is low

Z1_d2_data_in[1] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , Z1_d1_data_in[1],  ,  , VCC);


--Z1L15 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture~2 at LABCELL_X13_Y6_N42
Z1L15 = ( Z1_d2_data_in[1] & ( !Z1_edge_capture[1] ) ) # ( !Z1_d2_data_in[1] & ( (!Z1_edge_capture[1] & !Z1_d1_data_in[1]) ) );


--Z1L16 is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture~3 at LABCELL_X13_Y6_N48
Z1L16 = ( Z1L23 & ( (!Z1L15 & ((!YB6L1) # ((!Z1L12) # (!AC6L9)))) ) ) # ( !Z1L23 & ( !Z1L15 ) );


--UC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~1 at LABCELL_X23_Y8_N15
UC1L239 = ( UC1L577 & ( ((UC1L238) # (UC1L590)) # (UC1L592) ) );


--UC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt at LABCELL_X22_Y10_N39
UC1_R_ctrl_rot_right_nxt = ( UC1L591 & ( UC1L577 ) );


--UC1L481 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~18 at LABCELL_X22_Y10_N48
UC1L481 = ( UC1_E_shift_rot_result[30] & ( (!UC1_R_ctrl_shift_rot_right) # (UC1L402) ) ) # ( !UC1_E_shift_rot_result[30] & ( (UC1_R_ctrl_shift_rot_right & UC1L402) ) );


--PB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X16_Y5_N1
--register power-up is low

PB1_b_full = DFFEAS(PB1L4, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X15_Y5_N11
--register power-up is low

SB1_counter_reg_bit[3] = DFFEAS(SB1_counter_comb_bita3, GLOBAL(A1L23), !AE2_r_sync_rst,  , PB1L1,  ,  ,  ,  );


--SB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X15_Y5_N1
--register power-up is low

SB1_counter_reg_bit[0] = DFFEAS(SB1_counter_comb_bita0, GLOBAL(A1L23), !AE2_r_sync_rst,  , PB1L1,  ,  ,  ,  );


--SB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X15_Y5_N7
--register power-up is low

SB1_counter_reg_bit[2] = DFFEAS(SB1_counter_comb_bita2, GLOBAL(A1L23), !AE2_r_sync_rst,  , PB1L1,  ,  ,  ,  );


--SB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X15_Y5_N5
--register power-up is low

SB1_counter_reg_bit[1] = DFFEAS(SB1_counter_comb_bita1, GLOBAL(A1L23), !AE2_r_sync_rst,  , PB1L1,  ,  ,  ,  );


--U1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0 at LABCELL_X16_Y5_N6
U1L57 = ( SB1_counter_reg_bit[0] & ( SB1L31Q ) ) # ( !SB1_counter_reg_bit[0] & ( (SB1L31Q & ((SB1_counter_reg_bit[2]) # (SB1L28Q))) ) );


--SB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X15_Y5_N16
--register power-up is low

SB1_counter_reg_bit[5] = DFFEAS(SB1_counter_comb_bita5, GLOBAL(A1L23), !AE2_r_sync_rst,  , PB1L1,  ,  ,  ,  );


--SB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X15_Y5_N13
--register power-up is low

SB1_counter_reg_bit[4] = DFFEAS(SB1_counter_comb_bita4, GLOBAL(A1L23), !AE2_r_sync_rst,  , PB1L1,  ,  ,  ,  );


--U1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1 at LABCELL_X16_Y5_N24
U1L58 = ( !U1L57 & ( (!SB1_counter_reg_bit[5] & (!PB1_b_full & !SB1_counter_reg_bit[4])) ) );


--FB1L62Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X6_Y4_N50
--register power-up is low

FB1L62Q = AMPP_FUNCTION(A1L23, FB1L61, !AE2_r_sync_rst);


--U1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0 at LABCELL_X16_Y5_N9
U1L83 = ( U1_read_0 & ( (FB1L62Q & PB2_b_non_empty) ) ) # ( !U1_read_0 & ( ((FB1L62Q & PB2_b_non_empty)) # (U1_pause_irq) ) );


--U1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0 at LABCELL_X12_Y5_N18
U1L59 = ( U1L26 & ( U1L18 ) ) # ( !U1L26 & ( (U1L18 & ((SB2_counter_reg_bit[0]) # (U1L22))) ) );


--U1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1 at LABCELL_X12_Y5_N24
U1L60 = ( !U1L2 & ( (!U1L14 & (!U1L6 & (!U1L59 & !U1L10))) ) );


--BD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] at FF_X12_Y4_N31
--register power-up is low

BD1_oci_ienable[31] = DFFEAS(BD1L9, GLOBAL(A1L23), !AE2_r_sync_rst,  , BD1L13,  ,  ,  ,  );


--BD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0 at LABCELL_X12_Y4_N27
BD1L10 = (BD1_oci_ienable[31] & (XC1_address[0] & BD1L2));


--UC1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0 at LABCELL_X24_Y7_N57
UC1L561 = ((!UC1L231 & !UC1L229)) # (UC1L267Q);


--UC1L390 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1 at MLABCELL_X25_Y9_N51
UC1L390 = ( UC1L122 & ( (!UC1L230 & ((UC1L232))) # (UC1L230 & ((!UC1L232) # (UC1L114))) ) ) # ( !UC1L122 & ( (!UC1L230 $ (!UC1L232)) # (UC1L114) ) );


--PD1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] at FF_X2_Y4_N14
--register power-up is low

PD1_jdo[19] = DFFEAS(PD1L37, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] at FF_X2_Y4_N17
--register power-up is low

PD1_jdo[18] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[18],  ,  , VCC);


--ED1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 at LABCELL_X7_Y5_N6
ED1L2 = ( ED1_break_on_reset & ( (!PD1_jdo[18]) # (PD1_jdo[19]) ) ) # ( !ED1_break_on_reset & ( PD1_jdo[19] ) );


--SD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X10_Y6_N17
--register power-up is low

SD1_din_s1 = DFFEAS(SD1L2, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] at FF_X12_Y4_N1
--register power-up is low

XC1_writedata[3] = DFFEAS(XB1L24, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--BD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 at LABCELL_X12_Y4_N12
BD1L12 = ( BD1L14 & ( XC1_writedata[3] ) ) # ( !BD1L14 & ( BD1_oci_single_step_mode ) );


--UC1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1 at MLABCELL_X25_Y9_N30
UC1L562 = ( ZC2_q_b[24] & ( (!UC1L230 & (ZC2_q_b[0])) # (UC1L230 & (((!UC1L232) # (ZC2_q_b[8])))) ) ) # ( !ZC2_q_b[24] & ( (!UC1L230 & (ZC2_q_b[0])) # (UC1L230 & (((UC1L232 & ZC2_q_b[8])))) ) );


--UC1L391 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2 at MLABCELL_X25_Y9_N42
UC1L391 = ( UC1L122 & ( (!UC1L230 $ (!UC1L232)) # (UC1L114) ) ) # ( !UC1L122 & ( (!UC1L230 & ((UC1L232))) # (UC1L230 & ((!UC1L232) # (UC1L114))) ) );


--UC1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2 at MLABCELL_X25_Y9_N54
UC1L563 = ( ZC2_q_b[25] & ( (!UC1L230 & (((ZC2_q_b[1])))) # (UC1L230 & (((!UC1L232)) # (ZC2_q_b[9]))) ) ) # ( !ZC2_q_b[25] & ( (!UC1L230 & (((ZC2_q_b[1])))) # (UC1L230 & (ZC2_q_b[9] & ((UC1L232)))) ) );


--UC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3 at MLABCELL_X25_Y9_N24
UC1L564 = ( UC1L230 & ( (!UC1L232 & ((ZC2_q_b[26]))) # (UC1L232 & (ZC2_q_b[10])) ) ) # ( !UC1L230 & ( ZC2_q_b[2] ) );


--BE3_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X11_Y5_N55
--register power-up is low

BE3_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L23), !AE2L14,  ,  , BE3_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--UC1L389 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3 at MLABCELL_X25_Y9_N45
UC1L389 = ( UC1L122 & ( (!UC1L114) # (!UC1L230 $ (!UC1L232)) ) ) # ( !UC1L122 & ( (!UC1L230 & ((UC1L232))) # (UC1L230 & ((!UC1L114) # (!UC1L232))) ) );


--XC1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1 at LABCELL_X7_Y2_N30
XC1L80 = ( XC1_address[8] & ( YD1_q_a[1] & ( (BD1L2 & ((!XC1_address[0] & ((ED1_monitor_ready))) # (XC1_address[0] & (!BD1_oci_ienable[1])))) ) ) ) # ( !XC1_address[8] & ( YD1_q_a[1] ) ) # ( XC1_address[8] & ( !YD1_q_a[1] & ( (BD1L2 & ((!XC1_address[0] & ((ED1_monitor_ready))) # (XC1_address[0] & (!BD1_oci_ienable[1])))) ) ) );


--ED1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go at FF_X7_Y4_N40
--register power-up is low

ED1_monitor_go = DFFEAS(ED1L8, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--XC1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 at LABCELL_X12_Y4_N24
XC1L81 = ( BD1_oci_ienable[31] & ( (BD1L2 & ((ED1_monitor_go) # (XC1_address[0]))) ) ) # ( !BD1_oci_ienable[31] & ( (!XC1_address[0] & (ED1_monitor_go & BD1L2)) ) );


--XC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3 at LABCELL_X12_Y4_N18
XC1L82 = ( BD1_oci_single_step_mode & ( (BD1L2 & ((!XC1_address[0]) # (BD1_oci_ienable[31]))) ) ) # ( !BD1_oci_single_step_mode & ( (BD1L2 & (BD1_oci_ienable[31] & XC1_address[0])) ) );


--UC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27] at FF_X25_Y9_N14
--register power-up is low

UC1_d_writedata[27] = DFFEAS(UC1L565, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~27 at LABCELL_X35_Y9_N30
XB2L52 = ( UC1_d_writedata[27] & ( XB2L6Q ) );


--UC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28] at FF_X25_Y9_N8
--register power-up is low

UC1_d_writedata[28] = DFFEAS(UC1L566, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~28 at LABCELL_X27_Y9_N54
XB2L53 = (XB2L6Q & UC1_d_writedata[28]);


--UC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29] at FF_X25_Y9_N2
--register power-up is low

UC1_d_writedata[29] = DFFEAS(UC1L567, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~29 at LABCELL_X27_Y7_N51
XB2L54 = ( UC1_d_writedata[29] & ( XB2L6Q ) );


--UC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30] at FF_X25_Y9_N20
--register power-up is low

UC1_d_writedata[30] = DFFEAS(UC1L568, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~30 at LABCELL_X35_Y9_N45
XB2L55 = ( UC1_d_writedata[30] & ( XB2L6Q ) );


--UC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31] at FF_X25_Y9_N38
--register power-up is low

UC1_d_writedata[31] = DFFEAS(UC1L569, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|src_payload~31 at LABCELL_X35_Y9_N9
XB2L56 = (XB2L6Q & UC1_d_writedata[31]);


--UC1L948 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~2 at LABCELL_X16_Y7_N12
UC1L948 = ( UC1L950 & ( UC1L949 ) ) # ( !UC1L950 & ( UC1L949 & ( !UC1_av_ld_aligning_data ) ) ) # ( UC1L950 & ( !UC1L949 & ( (((VB3L1 & ZD1_q_a[19])) # (UC1_av_ld_aligning_data)) # (EB3_ram_block1a3) ) ) ) # ( !UC1L950 & ( !UC1L949 & ( (VB3L1 & (ZD1_q_a[19] & !UC1_av_ld_aligning_data)) ) ) );


--U1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac at FF_X17_Y5_N49
--register power-up is low

U1_ac = DFFEAS(U1L63, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L945 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~3 at MLABCELL_X15_Y7_N12
UC1L945 = ( UC1L938 & ( UC1L947 ) ) # ( !UC1L938 & ( UC1L947 ) ) # ( UC1L938 & ( !UC1L947 & ( (!UC1_av_ld_aligning_data & (((ZD1_q_a[18] & VB3L1)) # (EB3_ram_block1a2))) ) ) ) # ( !UC1L938 & ( !UC1L947 & ( (ZD1_q_a[18] & (!UC1_av_ld_aligning_data & VB3L1)) ) ) );


--UC1L942 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~4 at LABCELL_X16_Y7_N30
UC1L942 = ( EB3_ram_block1a1 & ( VB3L1 & ( ((!UC1_av_ld_aligning_data & ((ZD1_q_a[17]) # (UC1L938)))) # (UC1L944) ) ) ) # ( !EB3_ram_block1a1 & ( VB3L1 & ( ((!UC1_av_ld_aligning_data & ZD1_q_a[17])) # (UC1L944) ) ) ) # ( EB3_ram_block1a1 & ( !VB3L1 & ( ((UC1L938 & !UC1_av_ld_aligning_data)) # (UC1L944) ) ) ) # ( !EB3_ram_block1a1 & ( !VB3L1 & ( UC1L944 ) ) );


--UC1L951 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~5 at LABCELL_X16_Y7_N36
UC1L951 = ( EB3_ram_block1a4 & ( VB3L1 & ( ((!UC1_av_ld_aligning_data & ((UC1L938) # (ZD1_q_a[20])))) # (UC1L953) ) ) ) # ( !EB3_ram_block1a4 & ( VB3L1 & ( ((ZD1_q_a[20] & !UC1_av_ld_aligning_data)) # (UC1L953) ) ) ) # ( EB3_ram_block1a4 & ( !VB3L1 & ( ((UC1L938 & !UC1_av_ld_aligning_data)) # (UC1L953) ) ) ) # ( !EB3_ram_block1a4 & ( !VB3L1 & ( UC1L953 ) ) );


--UC1L468 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~19 at LABCELL_X22_Y10_N54
UC1L468 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[17]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[19]));


--U1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid at FF_X17_Y5_N58
--register power-up is low

U1_rvalid = DFFEAS(U1L88, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L960 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~6 at LABCELL_X17_Y7_N36
UC1L960 = ( UC1L938 & ( VB3L1 & ( ((!UC1_av_ld_aligning_data & ((EB3_ram_block1a7) # (ZD1_q_a[23])))) # (UC1L961) ) ) ) # ( !UC1L938 & ( VB3L1 & ( ((ZD1_q_a[23] & !UC1_av_ld_aligning_data)) # (UC1L961) ) ) ) # ( UC1L938 & ( !VB3L1 & ( ((!UC1_av_ld_aligning_data & EB3_ram_block1a7)) # (UC1L961) ) ) ) # ( !UC1L938 & ( !VB3L1 & ( UC1L961 ) ) );


--U1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow at FF_X15_Y5_N38
--register power-up is low

U1_woverflow = DFFEAS(U1L93, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L957 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~7 at LABCELL_X19_Y6_N12
UC1L957 = ( ZD1_q_a[22] & ( UC1L959 & ( (((EB3_ram_block1a6) # (UC1L958)) # (VB3L1)) # (UC1_av_ld_aligning_data) ) ) ) # ( !ZD1_q_a[22] & ( UC1L959 & ( ((EB3_ram_block1a6) # (UC1L958)) # (UC1_av_ld_aligning_data) ) ) ) # ( ZD1_q_a[22] & ( !UC1L959 & ( (!UC1_av_ld_aligning_data & ((UC1L958) # (VB3L1))) ) ) ) # ( !ZD1_q_a[22] & ( !UC1L959 & ( (!UC1_av_ld_aligning_data & UC1L958) ) ) );


--UC1L954 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~8 at LABCELL_X19_Y7_N30
UC1L954 = ( UC1L955 & ( UC1_av_ld_aligning_data & ( UC1L956 ) ) ) # ( !UC1L955 & ( UC1_av_ld_aligning_data & ( UC1L956 ) ) ) # ( UC1L955 & ( !UC1_av_ld_aligning_data ) ) # ( !UC1L955 & ( !UC1_av_ld_aligning_data & ( (!UC1L956 & (VB3L1 & (ZD1_q_a[21]))) # (UC1L956 & (((VB3L1 & ZD1_q_a[21])) # (EB3_ram_block1a5))) ) ) );


--key0_d1 is key0_d1 at FF_X25_Y4_N49
--register power-up is low

key0_d1 = DFFEAS(A1L78, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--QD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 at MLABCELL_X3_Y5_N27
QD1L66 = ( MD1_MonDReg[16] & ( N1_irf_reg[2][1] & ( (!ND1L3 & ((CD1_break_readreg[16]))) # (ND1L3 & (QD1_sr[18])) ) ) ) # ( !MD1_MonDReg[16] & ( N1_irf_reg[2][1] & ( (!ND1L3 & ((CD1_break_readreg[16]))) # (ND1L3 & (QD1_sr[18])) ) ) ) # ( MD1_MonDReg[16] & ( !N1_irf_reg[2][1] & ( (!ND1L3) # (QD1_sr[18]) ) ) ) # ( !MD1_MonDReg[16] & ( !N1_irf_reg[2][1] & ( (QD1_sr[18] & ND1L3) ) ) );


--QD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~19 at MLABCELL_X3_Y3_N21
QD1L31 = ( Q1_state[4] & ( (!N1_irf_reg[2][1] & (N1_irf_reg[2][0] & ((!H1_splitter_nodes_receive_1[3]) # (N1_virtual_ir_scan_reg)))) ) ) # ( !Q1_state[4] & ( (!N1_irf_reg[2][1] & N1_irf_reg[2][0]) ) );


--QD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~20 at MLABCELL_X3_Y3_N54
QD1L32 = ( N1_irf_reg[2][1] & ( H1_splitter_nodes_receive_1[3] & ( (!N1_virtual_ir_scan_reg & (((Q1_state[3] & !N1_irf_reg[2][0])) # (Q1_state[4]))) ) ) ) # ( !N1_irf_reg[2][1] & ( H1_splitter_nodes_receive_1[3] & ( (!N1_virtual_ir_scan_reg & ((Q1_state[3]) # (Q1_state[4]))) ) ) );


--QD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 at LABCELL_X1_Y5_N45
QD1L5 = ( !N1_irf_reg[2][1] & ( !N1_irf_reg[2][0] ) );


--QD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~21 at LABCELL_X2_Y4_N18
QD1L67 = ( ED1_monitor_error & ( (!ND1L3 & (QD1L5)) # (ND1L3 & ((QD1_sr[35]))) ) ) # ( !ED1_monitor_error & ( (ND1L3 & QD1_sr[35]) ) );


--FB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X3_Y4_N28
--register power-up is low

FB1_wdata[1] = AMPP_FUNCTION(A1L5, FB1_td_shift[5], !N1_clr_reg, GND, FB1L96);


--key1_d3 is key1_d3 at FF_X17_Y6_N43
--register power-up is low

key1_d3 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , key1_d2,  ,  , VCC);


--Z1L24 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out[1]~2 at LABCELL_X13_Y6_N45
Z1L24 = ( UC1_W_alu_result[3] & ( (!UC1_W_alu_result[2] & ((Z1_irq_mask[1]))) # (UC1_W_alu_result[2] & (Z1_edge_capture[1])) ) ) # ( !UC1_W_alu_result[3] & ( (!UC1_W_alu_result[2] & key1_d3) ) );


--FB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X3_Y4_N31
--register power-up is low

FB1_wdata[2] = AMPP_FUNCTION(A1L5, FB1L98, !N1_clr_reg, FB1L96);


--Z1_irq_mask[2] is nios_system:u0|nios_system_pushbuttons:pushbuttons|irq_mask[2] at FF_X21_Y5_N38
--register power-up is low

Z1_irq_mask[2] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , Z1L1, UC1_d_writedata[2],  ,  , VCC);


--Z1L25 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out~3 at MLABCELL_X21_Y5_N0
Z1L25 = (!UC1_W_alu_result[2] & (UC1_W_alu_result[3] & Z1_irq_mask[2]));


--FB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X3_Y4_N34
--register power-up is low

FB1_wdata[3] = AMPP_FUNCTION(A1L5, FB1L100, !N1_clr_reg, FB1L96);


--Z1_irq_mask[3] is nios_system:u0|nios_system_pushbuttons:pushbuttons|irq_mask[3] at FF_X15_Y6_N52
--register power-up is low

Z1_irq_mask[3] = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , Z1L1, UC1_d_writedata[3],  ,  , VCC);


--Z1L26 is nios_system:u0|nios_system_pushbuttons:pushbuttons|read_mux_out~4 at LABCELL_X16_Y4_N48
Z1L26 = ( Z1_irq_mask[3] & ( (UC1_W_alu_result[3] & !UC1_W_alu_result[2]) ) );


--FB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X3_Y4_N1
--register power-up is low

FB1_wdata[4] = AMPP_FUNCTION(A1L5, FB1_td_shift[8], !N1_clr_reg, GND, FB1L96);


--FB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X3_Y4_N19
--register power-up is low

FB1_wdata[5] = AMPP_FUNCTION(A1L5, FB1L103, !N1_clr_reg, FB1L96);


--FB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X3_Y4_N22
--register power-up is low

FB1_wdata[6] = AMPP_FUNCTION(A1L5, FB1L105, !N1_clr_reg, FB1L96);


--FB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X3_Y4_N25
--register power-up is low

FB1_wdata[7] = AMPP_FUNCTION(A1L5, A1L6, !N1_clr_reg, GND, FB1L96);


--U1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0 at MLABCELL_X15_Y5_N51
U1L77 = ( AC1L36 & ( (!PB1_b_full & (!U1_av_waitrequest & (!UC1_W_alu_result[2] & YB7L1))) ) );


--PB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at MLABCELL_X15_Y5_N42
PB1L6 = (!SB1_counter_reg_bit[4] & (!SB1_counter_reg_bit[5] & (!SB1_counter_reg_bit[2] & !SB1_counter_reg_bit[1])));


--PB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at LABCELL_X16_Y5_N27
PB1L7 = ( SB1_counter_reg_bit[0] & ( (!SB1L31Q & (U1L85 & PB1L6)) ) );


--PB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at MLABCELL_X15_Y5_N48
PB1L8 = ( U1_fifo_wr ) # ( !U1_fifo_wr & ( ((!PB1L7 & PB1_b_non_empty)) # (PB1_b_full) ) );


--PB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X16_Y5_N21
PB2L1 = ( !SB2L31Q & ( (!SB2_counter_reg_bit[5] & (!U1_wr_rfifo & !SB2_counter_reg_bit[4])) ) );


--PB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at LABCELL_X16_Y5_N57
PB2L2 = ( PB2L1 & ( (!SB2_counter_reg_bit[0]) # ((SB2_counter_reg_bit[2]) # (SB2L28Q)) ) ) # ( !PB2L1 );


--PB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at LABCELL_X12_Y5_N54
PB2L3 = ( U1_wr_rfifo & ( (!AC1L35) # ((!U1L73) # ((!AC1L36) # (!PB2_b_non_empty))) ) ) # ( !U1_wr_rfifo & ( (AC1L35 & (U1L73 & (AC1L36 & PB2_b_non_empty))) ) );


--FB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X6_Y4_N56
--register power-up is low

FB1_write1 = AMPP_FUNCTION(A1L23, FB1_write, !AE2_r_sync_rst, GND);


--FB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X6_Y4_N58
--register power-up is low

FB1_write2 = AMPP_FUNCTION(A1L23, FB1_write1, !AE2_r_sync_rst, GND);


--FB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at MLABCELL_X6_Y4_N57
FB1L3 = AMPP_FUNCTION(!FB1_write1, !FB1_write2);


--FB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X3_Y4_N49
--register power-up is low

FB1_write_valid = AMPP_FUNCTION(A1L5, FB1L115, !N1_clr_reg, FB1L112);


--FB1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at MLABCELL_X6_Y4_N24
FB1L59 = AMPP_FUNCTION(!U1_t_dav, !FB1L3, !FB1_write_stalled, !FB1_write_valid, !FB1L60Q, !FB1_rst2);


--FB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X6_Y2_N56
--register power-up is low

FB1_td_shift[5] = AMPP_FUNCTION(A1L5, FB1L87, !N1_clr_reg, FB1L67);


--FB1L86 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at MLABCELL_X6_Y2_N0
FB1L86 = AMPP_FUNCTION(!FB1_count[9], !FB1L82, !FB1_rdata[2], !Q1_state[4], !FB1_td_shift[5]);


--QD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22 at MLABCELL_X3_Y5_N9
QD1L68 = ( QD1_sr[26] & ( ((!N1_irf_reg[2][1] & ((MD1_MonDReg[24]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[24]))) # (ND1L3) ) ) # ( !QD1_sr[26] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & ((MD1_MonDReg[24]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[24])))) ) );


--MD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] at FF_X13_Y5_N46
--register power-up is low

MD1_MonDReg[4] = DFFEAS(MD1L119, GLOBAL(A1L23),  ,  , MD1L50,  ,  ,  ,  );


--QD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 at LABCELL_X2_Y5_N3
QD1L69 = ( CD1_break_readreg[4] & ( (!ND1L3 & (((MD1_MonDReg[4])) # (N1_irf_reg[2][1]))) # (ND1L3 & (((QD1_sr[6])))) ) ) # ( !CD1_break_readreg[4] & ( (!ND1L3 & (!N1_irf_reg[2][1] & ((MD1_MonDReg[4])))) # (ND1L3 & (((QD1_sr[6])))) ) );


--PD1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] at FF_X2_Y4_N56
--register power-up is low

PD1_jdo[6] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[6],  ,  , VCC);


--XC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] at FF_X10_Y5_N49
--register power-up is low

XC1_writedata[2] = DFFEAS(XB1L25, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 at LABCELL_X9_Y5_N18
MD1L167 = ( MD1L56Q & ( (XC1_writedata[2]) # (MD1_jtag_ram_access) ) ) # ( !MD1L56Q & ( (!MD1_jtag_ram_access & XC1_writedata[2]) ) );


--XB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~2 at LABCELL_X12_Y4_N36
XB1L23 = ( XB1_saved_grant[0] & ( UC1_d_writedata[1] ) );


--SD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X2_Y3_N49
--register power-up is low

SD4_din_s1 = DFFEAS(ND1L4, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--SD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X2_Y3_N46
--register power-up is low

SD5_din_s1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , ND1_virtual_state_uir,  ,  , VCC);


--BE4_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X19_Y4_N59
--register power-up is low

BE4_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , BE4_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--QD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] at FF_X3_Y5_N44
--register power-up is low

QD1_sr[31] = DFFEAS(QD1L48, A1L5,  ,  ,  ,  ,  ,  ,  );


--QD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] at FF_X2_Y4_N23
--register power-up is low

QD1_sr[33] = DFFEAS(QD1L83, A1L5,  ,  , QD1L32,  ,  ,  ,  );


--ED1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 at LABCELL_X12_Y4_N39
ED1L6 = ( PD1_take_action_ocimem_a & ( (!PD1_jdo[25] & (((BD1L14 & XC1_writedata[1])) # (ED1_monitor_error))) ) ) # ( !PD1_take_action_ocimem_a & ( ((BD1L14 & XC1_writedata[1])) # (ED1_monitor_error) ) );


--AC2_av_writebyteenable[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|av_writebyteenable[2] at LABCELL_X19_Y8_N45
AC2_av_writebyteenable[2] = ( UC1_d_byteenable[2] & ( (!DC1L10 & (!DC1L12 & YB2L1)) ) );


--S1L12Q is nios_system:u0|raminfr_be:inferred_ram_be_0|RAM_4~21 at FF_X18_Y6_N13
--register power-up is low

S1L12Q = DFFEAS(S1L13, GLOBAL(A1L23), BE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2 at LABCELL_X17_Y7_N24
JC1L30 = ( ZD1_q_a[24] & ( VB3L1 ) ) # ( !ZD1_q_a[24] & ( VB3L1 & ( (!JC1L38 & (AC4_av_readdata_pre[24] & (VB2L1))) # (JC1L38 & (((AC4_av_readdata_pre[24] & VB2L1)) # (EB4_ram_block1a0))) ) ) ) # ( ZD1_q_a[24] & ( !VB3L1 & ( (!JC1L38 & (AC4_av_readdata_pre[24] & (VB2L1))) # (JC1L38 & (((AC4_av_readdata_pre[24] & VB2L1)) # (EB4_ram_block1a0))) ) ) ) # ( !ZD1_q_a[24] & ( !VB3L1 & ( (!JC1L38 & (AC4_av_readdata_pre[24] & (VB2L1))) # (JC1L38 & (((AC4_av_readdata_pre[24] & VB2L1)) # (EB4_ram_block1a0))) ) ) );


--UC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0 at MLABCELL_X21_Y8_N30
UC1L355 = ( !UC1L578 & ( (!UC1L579 & ((!UC1L577) # ((!UC1L593 & !UC1L595)))) ) );


--UC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1 at MLABCELL_X21_Y8_N51
UC1L356 = ( UC1L589 & ( UC1_R_valid ) ) # ( !UC1L589 & ( (UC1_R_valid & ((!UC1L355) # (UC1L583))) ) );


--UC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~17 at MLABCELL_X25_Y10_N3
UC1L335 = ( UC1L142 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L381)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[24])))) ) ) # ( !UC1L142 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & (UC1L381))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[24])))) ) );


--UC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~18 at MLABCELL_X25_Y10_N57
UC1L332 = ( UC1_R_ctrl_shift_rot & ( UC1_E_shift_rot_result[21] ) ) # ( !UC1_R_ctrl_shift_rot & ( (!UC1_R_ctrl_logic & (UC1L146)) # (UC1_R_ctrl_logic & ((UC1L378))) ) );


--UC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~19 at MLABCELL_X25_Y10_N24
UC1L331 = ( UC1_R_ctrl_shift_rot & ( UC1L433Q ) ) # ( !UC1_R_ctrl_shift_rot & ( UC1L433Q & ( (!UC1_R_ctrl_logic & ((UC1L150))) # (UC1_R_ctrl_logic & (UC1L377)) ) ) ) # ( !UC1_R_ctrl_shift_rot & ( !UC1L433Q & ( (!UC1_R_ctrl_logic & ((UC1L150))) # (UC1_R_ctrl_logic & (UC1L377)) ) ) );


--UC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~20 at MLABCELL_X21_Y10_N24
UC1L330 = ( UC1_E_shift_rot_result[19] & ( UC1L376 & ( ((UC1_R_ctrl_logic) # (UC1_R_ctrl_shift_rot)) # (UC1L154) ) ) ) # ( !UC1_E_shift_rot_result[19] & ( UC1L376 & ( (!UC1_R_ctrl_shift_rot & ((UC1_R_ctrl_logic) # (UC1L154))) ) ) ) # ( UC1_E_shift_rot_result[19] & ( !UC1L376 & ( ((UC1L154 & !UC1_R_ctrl_logic)) # (UC1_R_ctrl_shift_rot) ) ) ) # ( !UC1_E_shift_rot_result[19] & ( !UC1L376 & ( (UC1L154 & (!UC1_R_ctrl_shift_rot & !UC1_R_ctrl_logic)) ) ) );


--UC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~21 at MLABCELL_X21_Y10_N21
UC1L329 = ( UC1_E_shift_rot_result[18] & ( UC1_R_ctrl_logic & ( (UC1_R_ctrl_shift_rot) # (UC1L375) ) ) ) # ( !UC1_E_shift_rot_result[18] & ( UC1_R_ctrl_logic & ( (UC1L375 & !UC1_R_ctrl_shift_rot) ) ) ) # ( UC1_E_shift_rot_result[18] & ( !UC1_R_ctrl_logic & ( (UC1_R_ctrl_shift_rot) # (UC1L158) ) ) ) # ( !UC1_E_shift_rot_result[18] & ( !UC1_R_ctrl_logic & ( (UC1L158 & !UC1_R_ctrl_shift_rot) ) ) );


--UC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~22 at MLABCELL_X21_Y10_N48
UC1L328 = ( UC1L162 & ( UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & (UC1L374)) # (UC1_R_ctrl_shift_rot & ((UC1_E_shift_rot_result[17]))) ) ) ) # ( !UC1L162 & ( UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & (UC1L374)) # (UC1_R_ctrl_shift_rot & ((UC1_E_shift_rot_result[17]))) ) ) ) # ( UC1L162 & ( !UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot) # (UC1_E_shift_rot_result[17]) ) ) ) # ( !UC1L162 & ( !UC1_R_ctrl_logic & ( (UC1_E_shift_rot_result[17] & UC1_R_ctrl_shift_rot) ) ) );


--UC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~23 at MLABCELL_X25_Y10_N18
UC1L327 = ( UC1L428Q & ( ((!UC1_R_ctrl_logic & (UC1L166)) # (UC1_R_ctrl_logic & ((UC1L373)))) # (UC1_R_ctrl_shift_rot) ) ) # ( !UC1L428Q & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic & (UC1L166)) # (UC1_R_ctrl_logic & ((UC1L373))))) ) );


--UC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~26 at LABCELL_X27_Y10_N30
UC1L380 = ( UC1_E_src2[23] & ( !UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src1[23]))) ) ) # ( !UC1_E_src2[23] & ( (!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src1[23])) # (UC1_R_logic_op[1] & ((UC1_E_src1[23]))) ) );


--UC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~24 at MLABCELL_X21_Y10_N9
UC1L334 = ( UC1_E_shift_rot_result[23] & ( UC1_R_ctrl_logic & ( (UC1_R_ctrl_shift_rot) # (UC1L380) ) ) ) # ( !UC1_E_shift_rot_result[23] & ( UC1_R_ctrl_logic & ( (UC1L380 & !UC1_R_ctrl_shift_rot) ) ) ) # ( UC1_E_shift_rot_result[23] & ( !UC1_R_ctrl_logic & ( (UC1L170) # (UC1_R_ctrl_shift_rot) ) ) ) # ( !UC1_E_shift_rot_result[23] & ( !UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & UC1L170) ) ) );


--UC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~27 at LABCELL_X27_Y10_N54
UC1L379 = ( UC1_E_src2[22] & ( !UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src1[22]))) ) ) # ( !UC1_E_src2[22] & ( (!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src1[22])) # (UC1_R_logic_op[1] & ((UC1_E_src1[22]))) ) );


--UC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~25 at MLABCELL_X21_Y10_N36
UC1L333 = ( UC1L174 & ( (!UC1_R_ctrl_shift_rot & (((!UC1_R_ctrl_logic) # (UC1L379)))) # (UC1_R_ctrl_shift_rot & (UC1_E_shift_rot_result[22])) ) ) # ( !UC1L174 & ( (!UC1_R_ctrl_shift_rot & (((UC1_R_ctrl_logic & UC1L379)))) # (UC1_R_ctrl_shift_rot & (UC1_E_shift_rot_result[22])) ) );


--JC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3 at LABCELL_X17_Y6_N36
JC1L31 = ( ZD1_q_a[26] & ( S1L12Q & ( (!JC1L42) # (((EB4_ram_block1a2 & AC2_read_latency_shift_reg[0])) # (VB3L1)) ) ) ) # ( !ZD1_q_a[26] & ( S1L12Q & ( (!JC1L42) # ((EB4_ram_block1a2 & AC2_read_latency_shift_reg[0])) ) ) ) # ( ZD1_q_a[26] & ( !S1L12Q & ( (!JC1L42) # (VB3L1) ) ) ) # ( !ZD1_q_a[26] & ( !S1L12Q & ( !JC1L42 ) ) );


--UC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~28 at LABCELL_X27_Y10_N0
UC1L383 = ( UC1_E_src2[26] & ( !UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src1[26]))) ) ) # ( !UC1_E_src2[26] & ( (!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src1[26])) # (UC1_R_logic_op[1] & ((UC1_E_src1[26]))) ) );


--UC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~26 at LABCELL_X23_Y10_N27
UC1L337 = ( UC1L178 & ( UC1_R_ctrl_shift_rot & ( UC1_E_shift_rot_result[26] ) ) ) # ( !UC1L178 & ( UC1_R_ctrl_shift_rot & ( UC1_E_shift_rot_result[26] ) ) ) # ( UC1L178 & ( !UC1_R_ctrl_shift_rot & ( (!UC1_R_ctrl_logic) # (UC1L383) ) ) ) # ( !UC1L178 & ( !UC1_R_ctrl_shift_rot & ( (UC1L383 & UC1_R_ctrl_logic) ) ) );


--JC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4 at LABCELL_X17_Y6_N6
JC1L32 = ( JC1L43 & ( S1L12Q & ( (!ZD1_q_a[25] & (((AC2_read_latency_shift_reg[0] & EB4_ram_block1a1)))) # (ZD1_q_a[25] & (((AC2_read_latency_shift_reg[0] & EB4_ram_block1a1)) # (VB3L1))) ) ) ) # ( !JC1L43 & ( S1L12Q ) ) # ( JC1L43 & ( !S1L12Q & ( (ZD1_q_a[25] & VB3L1) ) ) ) # ( !JC1L43 & ( !S1L12Q ) );


--UC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~29 at LABCELL_X27_Y10_N27
UC1L382 = (!UC1_E_src2[25] & ((!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src1[25])) # (UC1_R_logic_op[1] & ((UC1_E_src1[25]))))) # (UC1_E_src2[25] & (!UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src1[25])))));


--UC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~27 at LABCELL_X23_Y10_N18
UC1L336 = ( UC1L439Q & ( UC1_R_ctrl_logic & ( (UC1_R_ctrl_shift_rot) # (UC1L382) ) ) ) # ( !UC1L439Q & ( UC1_R_ctrl_logic & ( (UC1L382 & !UC1_R_ctrl_shift_rot) ) ) ) # ( UC1L439Q & ( !UC1_R_ctrl_logic & ( (UC1_R_ctrl_shift_rot) # (UC1L182) ) ) ) # ( !UC1L439Q & ( !UC1_R_ctrl_logic & ( (UC1L182 & !UC1_R_ctrl_shift_rot) ) ) );


--JC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5 at LABCELL_X17_Y6_N12
JC1L33 = ( JC1L41 & ( S1L12Q ) ) # ( !JC1L41 & ( S1L12Q & ( (!AC2_read_latency_shift_reg[0] & (((ZD1_q_a[28] & VB3L1)))) # (AC2_read_latency_shift_reg[0] & (((ZD1_q_a[28] & VB3L1)) # (EB4_ram_block1a4))) ) ) ) # ( JC1L41 & ( !S1L12Q ) ) # ( !JC1L41 & ( !S1L12Q & ( (ZD1_q_a[28] & VB3L1) ) ) );


--UC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~30 at LABCELL_X27_Y10_N45
UC1L385 = ( UC1_E_src2[28] & ( !UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src1[28]))) ) ) # ( !UC1_E_src2[28] & ( (!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src1[28])) # (UC1_R_logic_op[1] & ((UC1_E_src1[28]))) ) );


--UC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~28 at LABCELL_X23_Y10_N12
UC1L339 = ( UC1L186 & ( UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & ((UC1L385))) # (UC1_R_ctrl_shift_rot & (UC1L443Q)) ) ) ) # ( !UC1L186 & ( UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & ((UC1L385))) # (UC1_R_ctrl_shift_rot & (UC1L443Q)) ) ) ) # ( UC1L186 & ( !UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot) # (UC1L443Q) ) ) ) # ( !UC1L186 & ( !UC1_R_ctrl_logic & ( (UC1_R_ctrl_shift_rot & UC1L443Q) ) ) );


--JC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6 at LABCELL_X17_Y7_N30
JC1L34 = ( VB2L1 & ( VB3L1 & ( (((EB4_ram_block1a3 & JC1L38)) # (ZD1_q_a[27])) # (AC4_av_readdata_pre[27]) ) ) ) # ( !VB2L1 & ( VB3L1 & ( ((EB4_ram_block1a3 & JC1L38)) # (ZD1_q_a[27]) ) ) ) # ( VB2L1 & ( !VB3L1 & ( ((EB4_ram_block1a3 & JC1L38)) # (AC4_av_readdata_pre[27]) ) ) ) # ( !VB2L1 & ( !VB3L1 & ( (EB4_ram_block1a3 & JC1L38) ) ) );


--UC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~31 at LABCELL_X27_Y10_N42
UC1L384 = (!UC1_E_src2[27] & ((!UC1_R_logic_op[1] & (!UC1L730Q & !UC1_E_src1[27])) # (UC1_R_logic_op[1] & ((UC1_E_src1[27]))))) # (UC1_E_src2[27] & (!UC1_R_logic_op[1] $ (((!UC1L730Q) # (!UC1_E_src1[27])))));


--UC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~29 at MLABCELL_X21_Y10_N30
UC1L338 = ( UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & ((UC1L384))) # (UC1_R_ctrl_shift_rot & (UC1_E_shift_rot_result[27])) ) ) # ( !UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & ((UC1L190))) # (UC1_R_ctrl_shift_rot & (UC1_E_shift_rot_result[27])) ) );


--JC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7 at LABCELL_X17_Y7_N48
JC1L35 = ( EB4_ram_block1a7 & ( VB3L1 & ( (((VB2L1 & AC4_av_readdata_pre[31])) # (ZD1_q_a[31])) # (JC1L38) ) ) ) # ( !EB4_ram_block1a7 & ( VB3L1 & ( ((VB2L1 & AC4_av_readdata_pre[31])) # (ZD1_q_a[31]) ) ) ) # ( EB4_ram_block1a7 & ( !VB3L1 & ( ((VB2L1 & AC4_av_readdata_pre[31])) # (JC1L38) ) ) ) # ( !EB4_ram_block1a7 & ( !VB3L1 & ( (VB2L1 & AC4_av_readdata_pre[31]) ) ) );


--UC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~30 at LABCELL_X23_Y10_N45
UC1L342 = ( UC1L388 & ( UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot) # (UC1L449Q) ) ) ) # ( !UC1L388 & ( UC1_R_ctrl_logic & ( (UC1_R_ctrl_shift_rot & UC1L449Q) ) ) ) # ( UC1L388 & ( !UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & ((UC1L126))) # (UC1_R_ctrl_shift_rot & (UC1L449Q)) ) ) ) # ( !UC1L388 & ( !UC1_R_ctrl_logic & ( (!UC1_R_ctrl_shift_rot & ((UC1L126))) # (UC1_R_ctrl_shift_rot & (UC1L449Q)) ) ) );


--JC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8 at LABCELL_X17_Y7_N6
JC1L36 = ( JC1L39 & ( VB3L1 & ( ((AC2_read_latency_shift_reg[0] & (EB4_ram_block1a6 & S1L12Q))) # (ZD1_q_a[30]) ) ) ) # ( !JC1L39 & ( VB3L1 ) ) # ( JC1L39 & ( !VB3L1 & ( (AC2_read_latency_shift_reg[0] & (EB4_ram_block1a6 & S1L12Q)) ) ) ) # ( !JC1L39 & ( !VB3L1 ) );


--UC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~31 at MLABCELL_X25_Y10_N51
UC1L341 = ( UC1_R_ctrl_logic & ( UC1L387 & ( (!UC1_R_ctrl_shift_rot) # (UC1L447Q) ) ) ) # ( !UC1_R_ctrl_logic & ( UC1L387 & ( (!UC1_R_ctrl_shift_rot & ((UC1L134))) # (UC1_R_ctrl_shift_rot & (UC1L447Q)) ) ) ) # ( UC1_R_ctrl_logic & ( !UC1L387 & ( (UC1L447Q & UC1_R_ctrl_shift_rot) ) ) ) # ( !UC1_R_ctrl_logic & ( !UC1L387 & ( (!UC1_R_ctrl_shift_rot & ((UC1L134))) # (UC1_R_ctrl_shift_rot & (UC1L447Q)) ) ) );


--JC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9 at LABCELL_X17_Y7_N12
JC1L37 = ( EB4_ram_block1a5 & ( AC2_read_latency_shift_reg[0] & ( ((!JC1L40) # ((VB3L1 & ZD1_q_a[29]))) # (S1L12Q) ) ) ) # ( !EB4_ram_block1a5 & ( AC2_read_latency_shift_reg[0] & ( (!JC1L40) # ((VB3L1 & ZD1_q_a[29])) ) ) ) # ( EB4_ram_block1a5 & ( !AC2_read_latency_shift_reg[0] & ( (!JC1L40) # ((VB3L1 & ZD1_q_a[29])) ) ) ) # ( !EB4_ram_block1a5 & ( !AC2_read_latency_shift_reg[0] & ( (!JC1L40) # ((VB3L1 & ZD1_q_a[29])) ) ) );


--UC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~32 at LABCELL_X23_Y10_N36
UC1L340 = ( UC1L445Q & ( UC1L138 & ( ((!UC1_R_ctrl_logic) # (UC1L386)) # (UC1_R_ctrl_shift_rot) ) ) ) # ( !UC1L445Q & ( UC1L138 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # (UC1L386))) ) ) ) # ( UC1L445Q & ( !UC1L138 & ( ((UC1_R_ctrl_logic & UC1L386)) # (UC1_R_ctrl_shift_rot) ) ) ) # ( !UC1L445Q & ( !UC1L138 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & UC1L386)) ) ) );


--UC1L480 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~20 at LABCELL_X22_Y10_N6
UC1L480 = (!UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[29])) # (UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[31])));


--PB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at MLABCELL_X15_Y5_N45
PB1L3 = ( U1_fifo_wr & ( (SB1_counter_reg_bit[4] & (SB1_counter_reg_bit[5] & (SB1_counter_reg_bit[3] & PB1_b_non_empty))) ) );


--PB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X16_Y5_N0
PB1L4 = ( PB1_b_full & ( SB1_counter_reg_bit[0] & ( !U1L85 ) ) ) # ( !PB1_b_full & ( SB1_counter_reg_bit[0] & ( (PB1L3 & (SB1L28Q & (SB1_counter_reg_bit[2] & !U1L85))) ) ) ) # ( PB1_b_full & ( !SB1_counter_reg_bit[0] & ( !U1L85 ) ) );


--PB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at MLABCELL_X15_Y5_N54
PB1L1 = ( FB1_r_ena1 & ( !U1_fifo_wr $ ((((!PB1_b_non_empty) # (FB1_rvalid0)) # (U1_r_val))) ) ) # ( !FB1_r_ena1 & ( !U1_fifo_wr $ (((!PB1_b_non_empty) # (FB1_rvalid0))) ) );


--FB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X6_Y4_N53
--register power-up is low

FB1_jupdate1 = AMPP_FUNCTION(A1L23, FB1_jupdate, !AE2_r_sync_rst, GND);


--FB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X6_Y4_N22
--register power-up is low

FB1_jupdate2 = AMPP_FUNCTION(A1L23, FB1_jupdate1, !AE2_r_sync_rst, GND);


--FB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at MLABCELL_X6_Y4_N21
FB1L4 = AMPP_FUNCTION(!FB1_jupdate2, !FB1_jupdate1);


--FB1L61 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at MLABCELL_X6_Y4_N48
FB1L61 = AMPP_FUNCTION(!U1_t_dav, !FB1L3, !FB1_write_stalled, !FB1_write_valid, !FB1L4, !FB1_rst2);


--XC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] at FF_X15_Y7_N11
--register power-up is low

XC1_writedata[22] = DFFEAS(XB1L26, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3 at LABCELL_X9_Y5_N27
MD1L187 = (!MD1_jtag_ram_access & ((XC1_writedata[22]))) # (MD1_jtag_ram_access & (MD1_MonDReg[22]));


--XC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] at FF_X21_Y6_N16
--register power-up is low

XC1_byteenable[2] = DFFEAS(XB1_src_data[34], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 at LABCELL_X11_Y6_N57
MD1L162 = ( XC1_byteenable[2] ) # ( !XC1_byteenable[2] & ( MD1_jtag_ram_access ) );


--QD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 at MLABCELL_X3_Y5_N15
QD1L70 = ( CD1_break_readreg[20] & ( (!ND1L3 & (((MD1_MonDReg[20])) # (N1_irf_reg[2][1]))) # (ND1L3 & (((QD1_sr[22])))) ) ) # ( !CD1_break_readreg[20] & ( (!ND1L3 & (!N1_irf_reg[2][1] & (MD1_MonDReg[20]))) # (ND1L3 & (((QD1_sr[22])))) ) );


--QD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 at MLABCELL_X3_Y5_N12
QD1L71 = ( QD1_sr[21] & ( ((!N1_irf_reg[2][1] & (MD1_MonDReg[19])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[19])))) # (ND1L3) ) ) # ( !QD1_sr[21] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & (MD1_MonDReg[19])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[19]))))) ) );


--XB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~3 at LABCELL_X12_Y4_N0
XB1L24 = (XB1_saved_grant[0] & UC1_d_writedata[3]);


--XC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] at FF_X10_Y7_N49
--register power-up is low

XC1_writedata[23] = DFFEAS(XB1L27, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L188 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4 at LABCELL_X9_Y5_N6
MD1L188 = ( XC1_writedata[23] & ( MD1L98Q ) ) # ( !XC1_writedata[23] & ( MD1L98Q & ( MD1_jtag_ram_access ) ) ) # ( XC1_writedata[23] & ( !MD1L98Q & ( !MD1_jtag_ram_access ) ) );


--XC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] at FF_X27_Y7_N58
--register power-up is low

XC1_writedata[24] = DFFEAS(XB1L28, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L189 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5 at MLABCELL_X6_Y5_N0
MD1L189 = ( MD1_MonDReg[24] & ( (XC1_writedata[24]) # (MD1_jtag_ram_access) ) ) # ( !MD1_MonDReg[24] & ( (!MD1_jtag_ram_access & XC1_writedata[24]) ) );


--XC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] at FF_X24_Y5_N43
--register power-up is low

XC1_byteenable[3] = DFFEAS(XB1_src_data[35], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 at LABCELL_X11_Y5_N3
MD1L163 = ( XC1_byteenable[3] ) # ( !XC1_byteenable[3] & ( MD1_jtag_ram_access ) );


--XC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] at FF_X11_Y6_N1
--register power-up is low

XC1_writedata[25] = DFFEAS(XB1L29, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6 at LABCELL_X9_Y5_N3
MD1L190 = ( XC1_writedata[25] & ( (!MD1_jtag_ram_access) # (MD1_MonDReg[25]) ) ) # ( !XC1_writedata[25] & ( (MD1_MonDReg[25] & MD1_jtag_ram_access) ) );


--XC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] at FF_X24_Y5_N55
--register power-up is low

XC1_writedata[26] = DFFEAS(XB1L30, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7 at MLABCELL_X6_Y5_N15
MD1L191 = ( MD1_jtag_ram_access & ( MD1L105Q ) ) # ( !MD1_jtag_ram_access & ( XC1_writedata[26] ) );


--BE3_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X11_Y5_N10
--register power-up is low

BE3_altera_reset_synchronizer_int_chain[0] = DFFEAS(BE3L3, GLOBAL(A1L23), !AE2L14,  ,  ,  ,  ,  ,  );


--ED1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest at FF_X11_Y5_N2
--register power-up is low

ED1_resetrequest = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_take_action_ocimem_a, PD1_jdo[22],  ,  , VCC);


--AE2L14 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|merged_reset~0 at LABCELL_X11_Y5_N0
AE2L14 = ( key0_d3 & ( ED1_resetrequest ) ) # ( !key0_d3 );


--XC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] at FF_X12_Y6_N34
--register power-up is low

XC1_writedata[11] = DFFEAS(XB1L31, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L176 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~8 at LABCELL_X9_Y5_N57
MD1L176 = ( MD1_jtag_ram_access & ( MD1_MonDReg[11] ) ) # ( !MD1_jtag_ram_access & ( XC1_writedata[11] ) );


--XC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] at FF_X24_Y5_N31
--register power-up is low

XC1_byteenable[1] = DFFEAS(XB1_src_data[33], GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 at LABCELL_X10_Y5_N45
MD1L161 = ( XC1_byteenable[1] ) # ( !XC1_byteenable[1] & ( MD1_jtag_ram_access ) );


--MD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] at FF_X13_Y5_N43
--register power-up is low

MD1_MonDReg[12] = DFFEAS(MD1L120, GLOBAL(A1L23),  ,  , MD1L50,  ,  ,  ,  );


--XC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] at FF_X12_Y7_N19
--register power-up is low

XC1_writedata[12] = DFFEAS(XB1L32, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L177 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~9 at LABCELL_X10_Y5_N3
MD1L177 = ( MD1_jtag_ram_access & ( MD1_MonDReg[12] ) ) # ( !MD1_jtag_ram_access & ( XC1_writedata[12] ) );


--XC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] at FF_X10_Y5_N7
--register power-up is low

XC1_writedata[13] = DFFEAS(XB1L33, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~10 at LABCELL_X7_Y5_N48
MD1L178 = ( MD1L79Q & ( (XC1_writedata[13]) # (MD1_jtag_ram_access) ) ) # ( !MD1L79Q & ( (!MD1_jtag_ram_access & XC1_writedata[13]) ) );


--MD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] at FF_X10_Y4_N55
--register power-up is low

MD1_MonDReg[14] = DFFEAS(MD1L121, GLOBAL(A1L23),  ,  , !PD1L70,  ,  ,  ,  );


--XC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] at FF_X12_Y6_N52
--register power-up is low

XC1_writedata[14] = DFFEAS(XB1L34, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11 at LABCELL_X4_Y3_N3
MD1L179 = ( MD1_jtag_ram_access & ( XC1_writedata[14] & ( MD1_MonDReg[14] ) ) ) # ( !MD1_jtag_ram_access & ( XC1_writedata[14] ) ) # ( MD1_jtag_ram_access & ( !XC1_writedata[14] & ( MD1_MonDReg[14] ) ) );


--XC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] at FF_X15_Y7_N52
--register power-up is low

XC1_writedata[15] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , XB1L35,  ,  , VCC);


--MD1L180 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12 at LABCELL_X9_Y5_N30
MD1L180 = ( XC1_writedata[15] & ( (!MD1_jtag_ram_access) # (MD1_MonDReg[15]) ) ) # ( !XC1_writedata[15] & ( (MD1_jtag_ram_access & MD1_MonDReg[15]) ) );


--XC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] at FF_X9_Y5_N25
--register power-up is low

XC1_writedata[16] = DFFEAS(XB1L36, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L181 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~13 at MLABCELL_X8_Y5_N12
MD1L181 = ( MD1_MonDReg[16] & ( (XC1_writedata[16]) # (MD1_jtag_ram_access) ) ) # ( !MD1_MonDReg[16] & ( (!MD1_jtag_ram_access & XC1_writedata[16]) ) );


--PD1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] at FF_X2_Y4_N59
--register power-up is low

PD1_jdo[23] = DFFEAS(PD1L43, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--ED1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 at LABCELL_X7_Y4_N39
ED1L8 = ( ED1_monitor_go & ( (!Q1_state[1]) # ((PD1_take_action_ocimem_a & PD1_jdo[23])) ) ) # ( !ED1_monitor_go & ( (PD1_take_action_ocimem_a & PD1_jdo[23]) ) );


--MD1L168 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~14 at LABCELL_X11_Y5_N18
MD1L168 = (!MD1_jtag_ram_access & (XC1_writedata[3])) # (MD1_jtag_ram_access & ((MD1L59Q)));


--XC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] at FF_X10_Y5_N38
--register power-up is low

XC1_writedata[4] = DFFEAS(XB1L37, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L169 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~15 at LABCELL_X10_Y5_N39
MD1L169 = (!MD1_jtag_ram_access & ((XC1_writedata[4]))) # (MD1_jtag_ram_access & (MD1_MonDReg[4]));


--MD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] at FF_X10_Y5_N26
--register power-up is low

MD1_MonDReg[5] = DFFEAS(MD1L135, GLOBAL(A1L23),  ,  , MD1L50,  ,  ,  ,  );


--XC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] at FF_X10_Y5_N56
--register power-up is low

XC1_writedata[5] = DFFEAS(XB1L38, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16 at LABCELL_X10_Y5_N57
MD1L170 = ( MD1_MonDReg[5] & ( (XC1_writedata[5]) # (MD1_jtag_ram_access) ) ) # ( !MD1_MonDReg[5] & ( (!MD1_jtag_ram_access & XC1_writedata[5]) ) );


--XC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] at FF_X8_Y5_N23
--register power-up is low

XC1_writedata[9] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , XB1L39,  ,  , VCC);


--MD1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17 at MLABCELL_X8_Y5_N21
MD1L174 = ( MD1_jtag_ram_access & ( MD1_MonDReg[9] ) ) # ( !MD1_jtag_ram_access & ( XC1_writedata[9] ) );


--UC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4 at MLABCELL_X25_Y9_N12
UC1L565 = ( ZC2_q_b[11] & ( (!UC1L230 & (ZC2_q_b[3])) # (UC1L230 & (((UC1L232) # (ZC2_q_b[27])))) ) ) # ( !ZC2_q_b[11] & ( (!UC1L230 & (ZC2_q_b[3])) # (UC1L230 & (((ZC2_q_b[27] & !UC1L232)))) ) );


--UC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5 at MLABCELL_X25_Y9_N6
UC1L566 = ( ZC2_q_b[28] & ( (!UC1L230 & (((ZC2_q_b[4])))) # (UC1L230 & ((!UC1L232) # ((ZC2_q_b[12])))) ) ) # ( !ZC2_q_b[28] & ( (!UC1L230 & (((ZC2_q_b[4])))) # (UC1L230 & (UC1L232 & ((ZC2_q_b[12])))) ) );


--UC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6 at MLABCELL_X25_Y9_N0
UC1L567 = ( ZC2_q_b[13] & ( (!UC1L230 & (ZC2_q_b[5])) # (UC1L230 & (((UC1L232) # (ZC2_q_b[29])))) ) ) # ( !ZC2_q_b[13] & ( (!UC1L230 & (ZC2_q_b[5])) # (UC1L230 & (((ZC2_q_b[29] & !UC1L232)))) ) );


--UC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7 at MLABCELL_X25_Y9_N18
UC1L568 = ( ZC2_q_b[14] & ( (!UC1L230 & (((ZC2_q_b[6])))) # (UC1L230 & (((ZC2_q_b[30])) # (UC1L232))) ) ) # ( !ZC2_q_b[14] & ( (!UC1L230 & (((ZC2_q_b[6])))) # (UC1L230 & (!UC1L232 & ((ZC2_q_b[30])))) ) );


--UC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8 at MLABCELL_X25_Y9_N36
UC1L569 = ( ZC2_q_b[31] & ( (!UC1L230 & (ZC2_q_b[7])) # (UC1L230 & (((!UC1L232) # (ZC2_q_b[15])))) ) ) # ( !ZC2_q_b[31] & ( (!UC1L230 & (ZC2_q_b[7])) # (UC1L230 & (((UC1L232 & ZC2_q_b[15])))) ) );


--XC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] at FF_X10_Y5_N32
--register power-up is low

XC1_writedata[10] = DFFEAS(XB1L40, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18 at LABCELL_X10_Y5_N15
MD1L175 = ( XC1_writedata[10] & ( (!MD1_jtag_ram_access) # (MD1_MonDReg[10]) ) ) # ( !XC1_writedata[10] & ( (MD1_MonDReg[10] & MD1_jtag_ram_access) ) );


--MD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] at FF_X4_Y5_N25
--register power-up is low

MD1_MonDReg[8] = DFFEAS(MD1L131, GLOBAL(A1L23),  ,  , MD1L50,  ,  ,  ,  );


--XC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] at FF_X11_Y7_N4
--register power-up is low

XC1_writedata[8] = DFFEAS(XB1L41, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L173 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19 at LABCELL_X12_Y7_N24
MD1L173 = (!MD1_jtag_ram_access & (XC1_writedata[8])) # (MD1_jtag_ram_access & ((MD1_MonDReg[8])));


--XC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] at FF_X8_Y5_N59
--register power-up is low

XC1_writedata[17] = DFFEAS(XB1L42, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~20 at MLABCELL_X8_Y5_N54
MD1L182 = ( MD1_MonDReg[17] & ( (XC1_writedata[17]) # (MD1_jtag_ram_access) ) ) # ( !MD1_MonDReg[17] & ( (!MD1_jtag_ram_access & XC1_writedata[17]) ) );


--U1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~2 at LABCELL_X17_Y5_N6
U1L70 = ( !ZB1_mem_used[1] & ( (UC1_W_alu_result[3] & (!U1_av_waitrequest & DC1L7)) ) );


--U1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0 at LABCELL_X16_Y5_N15
U1L62 = ( !FB1L60Q & ( !FB1L62Q ) );


--U1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~1 at LABCELL_X17_Y5_N48
U1L63 = ( U1_ac & ( UC1_W_alu_result[2] & ( (!YB7L1) # ((!U1L70) # ((!UC1_d_writedata[10]) # (!U1L62))) ) ) ) # ( !U1_ac & ( UC1_W_alu_result[2] & ( !U1L62 ) ) ) # ( U1_ac & ( !UC1_W_alu_result[2] ) ) # ( !U1_ac & ( !UC1_W_alu_result[2] & ( !U1L62 ) ) );


--MD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] at FF_X4_Y4_N31
--register power-up is low

MD1_MonDReg[18] = DFFEAS(MD1L127, GLOBAL(A1L23),  ,  , MD1L50,  ,  ,  ,  );


--XC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] at FF_X10_Y5_N2
--register power-up is low

XC1_writedata[18] = DFFEAS(XB1L43, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~21 at LABCELL_X9_Y5_N48
MD1L183 = ( MD1_MonDReg[18] & ( (XC1_writedata[18]) # (MD1_jtag_ram_access) ) ) # ( !MD1_MonDReg[18] & ( (!MD1_jtag_ram_access & XC1_writedata[18]) ) );


--UC1L469 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~21 at LABCELL_X22_Y10_N27
UC1L469 = ( UC1_E_shift_rot_result[18] & ( (!UC1_R_ctrl_shift_rot_right) # (UC1_E_shift_rot_result[20]) ) ) # ( !UC1_E_shift_rot_result[18] & ( (UC1_E_shift_rot_result[20] & UC1_R_ctrl_shift_rot_right) ) );


--XC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] at FF_X10_Y5_N20
--register power-up is low

XC1_writedata[19] = DFFEAS(XB1L44, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L184 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~22 at LABCELL_X9_Y5_N36
MD1L184 = ( XC1_writedata[19] & ( (!MD1_jtag_ram_access) # (MD1_MonDReg[19]) ) ) # ( !XC1_writedata[19] & ( (MD1_jtag_ram_access & MD1_MonDReg[19]) ) );


--U1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0 at LABCELL_X17_Y5_N57
U1L88 = ( U1_rvalid & ( AC1L36 & ( (!AC1L35) # ((!U1L73) # (PB2_b_non_empty)) ) ) ) # ( !U1_rvalid & ( AC1L36 & ( (AC1L35 & (U1L73 & PB2_b_non_empty)) ) ) ) # ( U1_rvalid & ( !AC1L36 ) );


--XC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] at FF_X9_Y5_N34
--register power-up is low

XC1_writedata[21] = DFFEAS(XB1L45, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~23 at MLABCELL_X6_Y5_N42
MD1L186 = ( XC1_writedata[21] & ( (!MD1_jtag_ram_access) # (MD1_MonDReg[21]) ) ) # ( !XC1_writedata[21] & ( (MD1_jtag_ram_access & MD1_MonDReg[21]) ) );


--XC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] at FF_X8_Y5_N29
--register power-up is low

XC1_writedata[20] = DFFEAS(XB1L46, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L185 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~24 at MLABCELL_X8_Y5_N42
MD1L185 = ( MD1_MonDReg[20] & ( (XC1_writedata[20]) # (MD1_jtag_ram_access) ) ) # ( !MD1_MonDReg[20] & ( (!MD1_jtag_ram_access & XC1_writedata[20]) ) );


--U1L93 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0 at MLABCELL_X15_Y5_N36
U1L93 = ( U1_woverflow & ( UC1_W_alu_result[2] ) ) # ( U1_woverflow & ( !UC1_W_alu_result[2] & ( ((!YB7L1) # ((!AC1L36) # (U1_av_waitrequest))) # (PB1_b_full) ) ) ) # ( !U1_woverflow & ( !UC1_W_alu_result[2] & ( (PB1_b_full & (YB7L1 & (AC1L36 & !U1_av_waitrequest))) ) ) );


--XC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] at FF_X16_Y4_N55
--register power-up is low

XC1_writedata[7] = DFFEAS(XB1L47, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L172 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~25 at LABCELL_X10_Y5_N9
MD1L172 = ( XC1_writedata[7] & ( (!MD1_jtag_ram_access) # (MD1_MonDReg[7]) ) ) # ( !XC1_writedata[7] & ( (MD1_MonDReg[7] & MD1_jtag_ram_access) ) );


--XC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] at FF_X8_Y5_N47
--register power-up is low

XC1_writedata[6] = DFFEAS( , GLOBAL(A1L23),  ,  ,  , XB1L48,  ,  , VCC);


--MD1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~26 at MLABCELL_X8_Y5_N45
MD1L171 = (!MD1_jtag_ram_access & ((XC1_writedata[6]))) # (MD1_jtag_ram_access & (MD1L65Q));


--QD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 at MLABCELL_X3_Y5_N54
QD1L72 = ( CD1_break_readreg[17] & ( (!ND1L3 & (((MD1_MonDReg[17])) # (N1_irf_reg[2][1]))) # (ND1L3 & (((QD1_sr[19])))) ) ) # ( !CD1_break_readreg[17] & ( (!ND1L3 & (!N1_irf_reg[2][1] & ((MD1_MonDReg[17])))) # (ND1L3 & (((QD1_sr[19])))) ) );


--PD1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] at FF_X1_Y5_N8
--register power-up is low

PD1_jdo[16] = DFFEAS(PD1L32, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--FB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 at MLABCELL_X6_Y2_N33
FB1L96 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[4], !FB1_state, !N1_irf_reg[1][0], !FB1_count[8], !H1_splitter_nodes_receive_0[3]);


--key1_d2 is key1_d2 at FF_X36_Y1_N14
--register power-up is low

key1_d2 = DFFEAS(A1L85, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--FB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X6_Y2_N59
--register power-up is low

FB1_td_shift[6] = AMPP_FUNCTION(A1L5, FB1L88, !N1_clr_reg, FB1L67);


--FB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X6_Y2_N14
--register power-up is low

FB1_td_shift[7] = AMPP_FUNCTION(A1L5, FB1L89, !N1_clr_reg, GND, FB1L67);


--FB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X3_Y4_N4
--register power-up is low

FB1_write = AMPP_FUNCTION(A1L5, FB1L116, !N1_clr_reg, GND, FB1L96);


--FB1L87 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at MLABCELL_X6_Y2_N54
FB1L87 = AMPP_FUNCTION(!FB1L82, !Q1_state[4], !N1_irf_reg[1][0], !FB1_count[9], !FB1_td_shift[6], !FB1_rdata[3]);


--QD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 at MLABCELL_X3_Y5_N48
QD1L73 = ( QD1_sr[27] & ( ((!N1_irf_reg[2][1] & ((MD1_MonDReg[25]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[25]))) # (ND1L3) ) ) # ( !QD1_sr[27] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & ((MD1_MonDReg[25]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[25])))) ) );


--PD1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] at FF_X2_Y4_N2
--register power-up is low

PD1_jdo[24] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[24],  ,  , VCC);


--QD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] at FF_X2_Y5_N53
--register power-up is low

QD1_sr[7] = DFFEAS( , A1L5,  ,  ,  , QD1L87,  ,  , VCC);


--QD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 at LABCELL_X2_Y5_N24
QD1L74 = ( MD1L63Q & ( (!ND1L3 & ((!N1_irf_reg[2][1]) # ((CD1_break_readreg[5])))) # (ND1L3 & (((QD1_sr[7])))) ) ) # ( !MD1L63Q & ( (!ND1L3 & (N1_irf_reg[2][1] & ((CD1_break_readreg[5])))) # (ND1L3 & (((QD1_sr[7])))) ) );


--PD1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] at FF_X2_Y4_N5
--register power-up is low

PD1_jdo[7] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[7],  ,  , VCC);


--MD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2 at LABCELL_X4_Y4_N54
MD1L118 = ( !MD1_MonAReg[4] & ( !MD1_jtag_ram_rd_d1 & ( (MD1_MonAReg[2] & !MD1_MonAReg[3]) ) ) );


--MD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3 at LABCELL_X13_Y5_N45
MD1L119 = ( PD1_jdo[7] & ( (((MD1_jtag_ram_rd_d1 & YD1_q_a[4])) # (MD1L118)) # (PD1_take_action_ocimem_b) ) ) # ( !PD1_jdo[7] & ( (!PD1_take_action_ocimem_b & (((MD1_jtag_ram_rd_d1 & YD1_q_a[4])) # (MD1L118))) ) );


--XB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~4 at LABCELL_X10_Y5_N48
XB1L25 = ( UC1_d_writedata[2] & ( XB1_saved_grant[0] ) );


--ND1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 at LABCELL_X2_Y3_N48
ND1L4 = ( H1_splitter_nodes_receive_1[3] & ( (Q1_state[8] & !N1_virtual_ir_scan_reg) ) );


--BE4_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X19_Y4_N56
--register power-up is low

BE4_altera_reset_synchronizer_int_chain[1] = DFFEAS(BE4L5, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--QD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 at MLABCELL_X3_Y5_N51
QD1L75 = ( CD1_break_readreg[26] & ( (!ND1L3 & (((MD1_MonDReg[26])) # (N1_irf_reg[2][1]))) # (ND1L3 & (((QD1_sr[28])))) ) ) # ( !CD1_break_readreg[26] & ( (!ND1L3 & (!N1_irf_reg[2][1] & ((MD1_MonDReg[26])))) # (ND1L3 & (((QD1_sr[28])))) ) );


--QD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30 at MLABCELL_X3_Y5_N30
QD1L76 = ( CD1_break_readreg[27] & ( (!ND1L3 & (((MD1L108Q)) # (N1_irf_reg[2][1]))) # (ND1L3 & (((QD1_sr[29])))) ) ) # ( !CD1_break_readreg[27] & ( (!ND1L3 & (!N1_irf_reg[2][1] & ((MD1L108Q)))) # (ND1L3 & (((QD1_sr[29])))) ) );


--QD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 at MLABCELL_X3_Y5_N33
QD1L77 = ( MD1_MonDReg[28] & ( (!ND1L3 & ((!N1_irf_reg[2][1]) # ((CD1_break_readreg[28])))) # (ND1L3 & (((QD1_sr[30])))) ) ) # ( !MD1_MonDReg[28] & ( (!ND1L3 & (N1_irf_reg[2][1] & ((CD1_break_readreg[28])))) # (ND1L3 & (((QD1_sr[30])))) ) );


--MD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] at FF_X4_Y4_N50
--register power-up is low

MD1_MonDReg[29] = DFFEAS(MD1L123, GLOBAL(A1L23),  ,  , MD1L50,  ,  ,  ,  );


--QD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 at MLABCELL_X3_Y5_N36
QD1L78 = ( QD1_sr[31] & ( MD1_MonDReg[29] & ( ((!N1_irf_reg[2][1]) # (ND1L3)) # (CD1_break_readreg[29]) ) ) ) # ( !QD1_sr[31] & ( MD1_MonDReg[29] & ( (!ND1L3 & ((!N1_irf_reg[2][1]) # (CD1_break_readreg[29]))) ) ) ) # ( QD1_sr[31] & ( !MD1_MonDReg[29] & ( ((CD1_break_readreg[29] & N1_irf_reg[2][1])) # (ND1L3) ) ) ) # ( !QD1_sr[31] & ( !MD1_MonDReg[29] & ( (CD1_break_readreg[29] & (!ND1L3 & N1_irf_reg[2][1])) ) ) );


--QD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~33 at MLABCELL_X3_Y3_N36
QD1L33 = ( H1_splitter_nodes_receive_1[3] & ( (!N1_virtual_ir_scan_reg & (Q1_state[3] & ((!N1_irf_reg[2][0]) # (!N1_irf_reg[2][1])))) ) );


--QD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 at LABCELL_X2_Y3_N15
QD1L79 = ( MD1L114Q & ( (!N1_irf_reg[2][1]) # (CD1_break_readreg[30]) ) ) # ( !MD1L114Q & ( (N1_irf_reg[2][1] & CD1_break_readreg[30]) ) );


--QD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35 at MLABCELL_X3_Y3_N39
QD1L80 = ( Q1_state[3] & ( (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & !N1_irf_reg[2][0])) ) );


--QD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36 at LABCELL_X2_Y3_N42
QD1L81 = ( QD1L33 & ( QD1_sr[31] & ( (!ND1L3 & (((QD1L79 & QD1L80)))) # (ND1L3 & (QD1_sr[32])) ) ) ) # ( !QD1L33 & ( QD1_sr[31] & ( (!ND1L3) # (QD1_sr[32]) ) ) ) # ( QD1L33 & ( !QD1_sr[31] & ( (!ND1L3 & (((QD1L79 & QD1L80)))) # (ND1L3 & (QD1_sr[32])) ) ) ) # ( !QD1L33 & ( !QD1_sr[31] & ( (!ND1L3 & (((QD1L79 & QD1L80)))) # (ND1L3 & (QD1_sr[32])) ) ) );


--QD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 at MLABCELL_X3_Y5_N18
QD1L82 = ( MD1_MonDReg[31] & ( (!ND1L3 & ((!N1_irf_reg[2][1]) # ((CD1_break_readreg[31])))) # (ND1L3 & (((QD1_sr[33])))) ) ) # ( !MD1_MonDReg[31] & ( (!ND1L3 & (N1_irf_reg[2][1] & ((CD1_break_readreg[31])))) # (ND1L3 & (((QD1_sr[33])))) ) );


--ED1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch at FF_X12_Y4_N10
--register power-up is low

ED1_resetlatch = DFFEAS(ED1L13, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--QD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 at LABCELL_X2_Y4_N21
QD1L83 = ( QD1_sr[34] & ( ((QD1L5 & ED1_resetlatch)) # (ND1L3) ) ) # ( !QD1_sr[34] & ( (QD1L5 & (!ND1L3 & ED1_resetlatch)) ) );


--AC2_av_writebyteenable[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|av_writebyteenable[3] at LABCELL_X19_Y8_N42
AC2_av_writebyteenable[3] = ( !DC1L10 & ( (!DC1L12 & (YB2L1 & UC1_d_byteenable[3])) ) );


--UC1L474 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~22 at LABCELL_X22_Y10_N45
UC1L474 = ( UC1_E_shift_rot_result[25] & ( (UC1_E_shift_rot_result[23]) # (UC1_R_ctrl_shift_rot_right) ) ) # ( !UC1_E_shift_rot_result[25] & ( (!UC1_R_ctrl_shift_rot_right & UC1_E_shift_rot_result[23]) ) );


--UC1L471 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~23 at LABCELL_X22_Y10_N15
UC1L471 = ( UC1_E_shift_rot_result[20] & ( (!UC1_R_ctrl_shift_rot_right) # (UC1_E_shift_rot_result[22]) ) ) # ( !UC1_E_shift_rot_result[20] & ( (UC1_E_shift_rot_result[22] & UC1_R_ctrl_shift_rot_right) ) );


--UC1L470 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~24 at LABCELL_X22_Y10_N24
UC1L470 = ( UC1_E_shift_rot_result[21] & ( (UC1_E_shift_rot_result[19]) # (UC1_R_ctrl_shift_rot_right) ) ) # ( !UC1_E_shift_rot_result[21] & ( (!UC1_R_ctrl_shift_rot_right & UC1_E_shift_rot_result[19]) ) );


--UC1L473 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~25 at LABCELL_X22_Y10_N18
UC1L473 = ( UC1_E_shift_rot_result[24] & ( (UC1_E_shift_rot_result[22]) # (UC1_R_ctrl_shift_rot_right) ) ) # ( !UC1_E_shift_rot_result[24] & ( (!UC1_R_ctrl_shift_rot_right & UC1_E_shift_rot_result[22]) ) );


--UC1L472 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~26 at LABCELL_X22_Y10_N21
UC1L472 = ( UC1_E_shift_rot_result[21] & ( (!UC1_R_ctrl_shift_rot_right) # (UC1_E_shift_rot_result[23]) ) ) # ( !UC1_E_shift_rot_result[21] & ( (UC1_R_ctrl_shift_rot_right & UC1_E_shift_rot_result[23]) ) );


--UC1L476 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~27 at LABCELL_X22_Y10_N3
UC1L476 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[25]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[27]));


--UC1L475 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~28 at LABCELL_X22_Y10_N9
UC1L475 = ( UC1_E_shift_rot_result[26] & ( (UC1_E_shift_rot_result[24]) # (UC1_R_ctrl_shift_rot_right) ) ) # ( !UC1_E_shift_rot_result[26] & ( (!UC1_R_ctrl_shift_rot_right & UC1_E_shift_rot_result[24]) ) );


--UC1L478 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~29 at LABCELL_X22_Y10_N0
UC1L478 = (!UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[27])) # (UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[29])));


--UC1L477 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~30 at LABCELL_X22_Y10_N30
UC1L477 = ( UC1_E_shift_rot_result[26] & ( (!UC1_R_ctrl_shift_rot_right) # (UC1_E_shift_rot_result[28]) ) ) # ( !UC1_E_shift_rot_result[26] & ( (UC1_E_shift_rot_result[28] & UC1_R_ctrl_shift_rot_right) ) );


--UC1L479 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~31 at LABCELL_X22_Y10_N33
UC1L479 = (!UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[28])) # (UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[30])));


--FB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X2_Y2_N58
--register power-up is low

FB1_jupdate = AMPP_FUNCTION(!A1L5, FB1L25, !N1_clr_reg);


--XB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~5 at MLABCELL_X15_Y7_N9
XB1L26 = ( UC1_d_writedata[22] & ( XB1_saved_grant[0] ) );


--XB1_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[34] at MLABCELL_X21_Y6_N15
XB1_src_data[34] = ((XB1_saved_grant[0] & UC1_d_byteenable[2])) # (XB1_saved_grant[1]);


--QD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 at MLABCELL_X3_Y5_N0
QD1L84 = ( MD1_MonDReg[21] & ( (!ND1L3 & ((!N1_irf_reg[2][1]) # ((CD1_break_readreg[21])))) # (ND1L3 & (((QD1_sr[23])))) ) ) # ( !MD1_MonDReg[21] & ( (!ND1L3 & (N1_irf_reg[2][1] & ((CD1_break_readreg[21])))) # (ND1L3 & (((QD1_sr[23])))) ) );


--PD1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] at FF_X2_Y4_N44
--register power-up is low

PD1_jdo[22] = DFFEAS(PD1L41, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--QD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 at MLABCELL_X3_Y5_N57
QD1L85 = ( MD1_MonDReg[18] & ( (!ND1L3 & ((!N1_irf_reg[2][1]) # ((CD1_break_readreg[18])))) # (ND1L3 & (((QD1_sr[20])))) ) ) # ( !MD1_MonDReg[18] & ( (!ND1L3 & (N1_irf_reg[2][1] & (CD1_break_readreg[18]))) # (ND1L3 & (((QD1_sr[20])))) ) );


--XB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~6 at LABCELL_X10_Y7_N48
XB1L27 = ( UC1_d_writedata[23] & ( XB1_saved_grant[0] ) );


--XB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~7 at LABCELL_X27_Y7_N57
XB1L28 = ( UC1_d_writedata[24] & ( XB1_saved_grant[0] ) );


--XB1_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[35] at LABCELL_X24_Y5_N42
XB1_src_data[35] = ( UC1_d_byteenable[3] & ( (XB1_saved_grant[1]) # (XB1_saved_grant[0]) ) ) # ( !UC1_d_byteenable[3] & ( XB1_saved_grant[1] ) );


--XB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~8 at LABCELL_X11_Y6_N0
XB1L29 = ( UC1_d_writedata[25] & ( XB1_saved_grant[0] ) );


--XB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~9 at LABCELL_X24_Y5_N54
XB1L30 = (XB1_saved_grant[0] & UC1_d_writedata[26]);


--BE3_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X11_Y5_N8
--register power-up is low

BE3_altera_reset_synchronizer_int_chain[1] = DFFEAS(BE3L5, GLOBAL(A1L23), !AE2L14,  ,  ,  ,  ,  ,  );


--PD1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] at FF_X2_Y4_N47
--register power-up is low

PD1_jdo[14] = DFFEAS(PD1L28, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--XB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~10 at LABCELL_X12_Y6_N33
XB1L31 = ( UC1_d_writedata[11] & ( XB1_saved_grant[0] ) );


--XB1_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_data[33] at LABCELL_X24_Y5_N30
XB1_src_data[33] = ( XB1_saved_grant[0] & ( (UC1_d_byteenable[1]) # (XB1_saved_grant[1]) ) ) # ( !XB1_saved_grant[0] & ( XB1_saved_grant[1] ) );


--PD1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] at FF_X1_Y5_N59
--register power-up is low

PD1_jdo[15] = DFFEAS(PD1L30, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--MD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 at LABCELL_X13_Y5_N42
MD1L120 = ( YD1_q_a[12] & ( (!PD1_take_action_ocimem_b & (((MD1L118)) # (MD1_jtag_ram_rd_d1))) # (PD1_take_action_ocimem_b & (((PD1_jdo[15])))) ) ) # ( !YD1_q_a[12] & ( (!PD1_take_action_ocimem_b & ((MD1L118))) # (PD1_take_action_ocimem_b & (PD1_jdo[15])) ) );


--XB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~11 at LABCELL_X12_Y7_N18
XB1L32 = (XB1_saved_grant[0] & UC1_d_writedata[12]);


--XB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~12 at LABCELL_X10_Y5_N6
XB1L33 = ( UC1_d_writedata[13] & ( XB1_saved_grant[0] ) );


--MD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 at LABCELL_X10_Y4_N54
MD1L121 = ( MD1_jtag_rd_d1 & ( MD1L122 & ( (!PD1_take_action_ocimem_b & (((!MD1_jtag_ram_rd_d1)) # (YD1_q_a[14]))) # (PD1_take_action_ocimem_b & (((PD1_jdo[17])))) ) ) ) # ( !MD1_jtag_rd_d1 & ( MD1L122 & ( (!PD1_take_action_ocimem_b) # (PD1_jdo[17]) ) ) ) # ( MD1_jtag_rd_d1 & ( !MD1L122 & ( (!PD1_take_action_ocimem_b & (YD1_q_a[14] & (MD1_jtag_ram_rd_d1))) # (PD1_take_action_ocimem_b & (((PD1_jdo[17])))) ) ) ) # ( !MD1_jtag_rd_d1 & ( !MD1L122 & ( (PD1_take_action_ocimem_b & PD1_jdo[17]) ) ) );


--XB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~13 at LABCELL_X12_Y6_N51
XB1L34 = ( UC1_d_writedata[14] & ( XB1_saved_grant[0] ) );


--XB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~14 at LABCELL_X12_Y7_N21
XB1L35 = ( UC1_d_writedata[15] & ( XB1_saved_grant[0] ) );


--XB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~15 at LABCELL_X9_Y5_N24
XB1L36 = ( XB1_saved_grant[0] & ( UC1_d_writedata[16] ) );


--XB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~16 at LABCELL_X10_Y5_N36
XB1L37 = ( UC1_d_writedata[4] & ( XB1_saved_grant[0] ) );


--PD1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] at FF_X4_Y5_N11
--register power-up is low

PD1_jdo[8] = DFFEAS(PD1L17, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--XB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~17 at LABCELL_X10_Y5_N54
XB1L38 = ( XB1_saved_grant[0] & ( UC1_d_writedata[5] ) );


--PD1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] at FF_X3_Y6_N59
--register power-up is low

PD1_jdo[12] = DFFEAS( , GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe, QD1_sr[12],  ,  , VCC);


--XB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~18 at LABCELL_X9_Y6_N51
XB1L39 = ( XB1_saved_grant[0] & ( UC1_d_writedata[9] ) );


--XC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] at FF_X10_Y5_N13
--register power-up is low

XC1_writedata[27] = DFFEAS(XB1L49, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L192 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 at MLABCELL_X8_Y5_N24
MD1L192 = ( XC1_writedata[27] & ( (!MD1_jtag_ram_access) # (MD1_MonDReg[27]) ) ) # ( !XC1_writedata[27] & ( (MD1_jtag_ram_access & MD1_MonDReg[27]) ) );


--XC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] at FF_X9_Y5_N52
--register power-up is low

XC1_writedata[28] = DFFEAS(XB1L50, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 at LABCELL_X1_Y5_N21
MD1L193 = ( MD1_MonDReg[28] & ( (XC1_writedata[28]) # (MD1_jtag_ram_access) ) ) # ( !MD1_MonDReg[28] & ( (!MD1_jtag_ram_access & XC1_writedata[28]) ) );


--XC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] at FF_X10_Y5_N22
--register power-up is low

XC1_writedata[29] = DFFEAS(XB1L51, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 at MLABCELL_X6_Y5_N54
MD1L194 = ( XC1_writedata[29] & ( (!MD1_jtag_ram_access) # (MD1_MonDReg[29]) ) ) # ( !XC1_writedata[29] & ( (MD1_jtag_ram_access & MD1_MonDReg[29]) ) );


--XC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] at FF_X24_Y5_N22
--register power-up is low

XC1_writedata[30] = DFFEAS(XB1L52, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 at LABCELL_X7_Y5_N27
MD1L195 = (!MD1_jtag_ram_access & ((XC1_writedata[30]))) # (MD1_jtag_ram_access & (MD1_MonDReg[30]));


--XC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] at FF_X15_Y7_N19
--register power-up is low

XC1_writedata[31] = DFFEAS(XB1L53, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--MD1L196 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 at MLABCELL_X6_Y5_N57
MD1L196 = (!MD1_jtag_ram_access & (XC1_writedata[31])) # (MD1_jtag_ram_access & ((MD1_MonDReg[31])));


--PD1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] at FF_X3_Y6_N14
--register power-up is low

PD1_jdo[13] = DFFEAS(PD1L26, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--XB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~19 at LABCELL_X10_Y5_N30
XB1L40 = ( XB1_saved_grant[0] & ( UC1_d_writedata[10] ) );


--PD1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] at FF_X4_Y5_N8
--register power-up is low

PD1_jdo[11] = DFFEAS(PD1L23, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--XB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~20 at LABCELL_X11_Y7_N3
XB1L41 = ( UC1_d_writedata[8] & ( XB1_saved_grant[0] ) );


--XB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~21 at MLABCELL_X8_Y5_N57
XB1L42 = ( XB1_saved_grant[0] & ( UC1_d_writedata[17] ) );


--XB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~22 at LABCELL_X10_Y5_N0
XB1L43 = ( XB1_saved_grant[0] & ( UC1_d_writedata[18] ) );


--XB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~23 at LABCELL_X10_Y5_N18
XB1L44 = ( UC1_d_writedata[19] & ( XB1_saved_grant[0] ) );


--XB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~24 at LABCELL_X9_Y5_N33
XB1L45 = ( UC1_d_writedata[21] & ( XB1_saved_grant[0] ) );


--XB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~25 at MLABCELL_X8_Y5_N27
XB1L46 = ( XB1_saved_grant[0] & ( UC1_d_writedata[20] ) );


--PD1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] at FF_X3_Y6_N32
--register power-up is low

PD1_jdo[10] = DFFEAS(PD1L21, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--XB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~26 at LABCELL_X16_Y4_N54
XB1L47 = ( XB1_saved_grant[0] & ( UC1_d_writedata[7] ) );


--PD1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] at FF_X3_Y6_N29
--register power-up is low

PD1_jdo[9] = DFFEAS(PD1L19, GLOBAL(A1L23),  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--XB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~27 at LABCELL_X9_Y5_N42
XB1L48 = ( UC1_d_writedata[6] & ( XB1_saved_grant[0] ) );


--key1_d1 is key1_d1 at FF_X36_Y1_N17
--register power-up is low

key1_d1 = DFFEAS( , GLOBAL(A1L23),  ,  ,  , A1L90,  ,  , VCC);


--FB1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at MLABCELL_X6_Y2_N57
FB1L88 = AMPP_FUNCTION(!FB1L82, !Q1_state[4], !FB1_count[9], !N1_irf_reg[1][0], !FB1_td_shift[7], !FB1_rdata[4]);


--FB1L89 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at LABCELL_X7_Y2_N36
FB1L89 = AMPP_FUNCTION(!FB1_count[9], !Q1_state[4], !FB1_td_shift[8], !FB1L82, !FB1_rdata[5]);


--FB1L90 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at MLABCELL_X6_Y2_N3
FB1L90 = AMPP_FUNCTION(!FB1_count[9], !FB1_td_shift[9], !FB1_rdata[6]);


--QD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 at LABCELL_X2_Y5_N15
QD1L86 = ( CD1_break_readreg[6] & ( (MD1_MonDReg[6]) # (N1_irf_reg[2][1]) ) ) # ( !CD1_break_readreg[6] & ( (!N1_irf_reg[2][1] & MD1_MonDReg[6]) ) );


--QD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 at LABCELL_X2_Y5_N42
QD1L87 = ( ND1_virtual_state_cdr & ( ND1L3 & ( QD1_sr[8] ) ) ) # ( !ND1_virtual_state_cdr & ( ND1L3 & ( QD1_sr[8] ) ) ) # ( ND1_virtual_state_cdr & ( !ND1L3 & ( (QD1L86 & !N1_irf_reg[2][0]) ) ) ) # ( !ND1_virtual_state_cdr & ( !ND1L3 & ( QD1_sr[7] ) ) );


--ED1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 at LABCELL_X12_Y4_N9
ED1L13 = ( ED1_resetlatch & ( SD1_dreg[0] & ( (!PD1_take_action_ocimem_a) # (!PD1_jdo[24]) ) ) ) # ( !ED1_resetlatch & ( SD1_dreg[0] & ( !PD1_take_action_ocimem_a ) ) ) # ( ED1_resetlatch & ( !SD1_dreg[0] & ( (!PD1_take_action_ocimem_a) # (!PD1_jdo[24]) ) ) );


--FB1L24 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at LABCELL_X2_Y2_N24
FB1L24 = AMPP_FUNCTION(!H1_splitter_nodes_receive_0[3], !Q1_state[8], !N1_virtual_ir_scan_reg, !N1_irf_reg[1][0], !FB1_jupdate);


--QD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 at MLABCELL_X3_Y5_N3
QD1L88 = ( CD1_break_readreg[22] & ( (!ND1L3 & (((MD1_MonDReg[22])) # (N1_irf_reg[2][1]))) # (ND1L3 & (((QD1_sr[24])))) ) ) # ( !CD1_break_readreg[22] & ( (!ND1L3 & (!N1_irf_reg[2][1] & ((MD1_MonDReg[22])))) # (ND1L3 & (((QD1_sr[24])))) ) );


--QD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] at FF_X1_Y5_N29
--register power-up is low

QD1_sr[15] = DFFEAS(QD1L94, A1L5,  ,  ,  ,  ,  ,  ,  );


--XB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~28 at LABCELL_X10_Y5_N12
XB1L49 = ( XB1_saved_grant[0] & ( UC1_d_writedata[27] ) );


--XB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~29 at LABCELL_X9_Y5_N51
XB1L50 = ( XB1_saved_grant[0] & ( UC1_d_writedata[28] ) );


--XB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~30 at LABCELL_X10_Y5_N21
XB1L51 = (XB1_saved_grant[0] & UC1_d_writedata[29]);


--XB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~31 at LABCELL_X24_Y5_N21
XB1L52 = ( UC1_d_writedata[30] & ( XB1_saved_grant[0] ) );


--XB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|src_payload~32 at MLABCELL_X15_Y7_N18
XB1L53 = ( UC1_d_writedata[31] & ( XB1_saved_grant[0] ) );


--QD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 at MLABCELL_X3_Y5_N21
QD1L89 = ( CD1_break_readreg[15] & ( (!ND1L3 & (((MD1_MonDReg[15])) # (N1_irf_reg[2][1]))) # (ND1L3 & (((QD1_sr[17])))) ) ) # ( !CD1_break_readreg[15] & ( (!ND1L3 & (!N1_irf_reg[2][1] & (MD1_MonDReg[15]))) # (ND1L3 & (((QD1_sr[17])))) ) );


--QD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 at MLABCELL_X3_Y5_N6
QD1L90 = ( QD1_sr[25] & ( ((!N1_irf_reg[2][1] & ((MD1_MonDReg[23]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[23]))) # (ND1L3) ) ) # ( !QD1_sr[25] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & ((MD1_MonDReg[23]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[23])))) ) );


--QD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 at LABCELL_X2_Y5_N18
QD1L91 = ( QD1_sr[9] & ( ((!N1_irf_reg[2][1] & (MD1_MonDReg[7])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[7])))) # (ND1L3) ) ) # ( !QD1_sr[9] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & (MD1_MonDReg[7])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[7]))))) ) );


--QD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 at LABCELL_X2_Y5_N12
QD1L92 = ( QD1_sr[15] & ( ((!N1_irf_reg[2][1] & ((MD1_MonDReg[13]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[13]))) # (ND1L3) ) ) # ( !QD1_sr[15] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & ((MD1_MonDReg[13]))) # (N1_irf_reg[2][1] & (CD1_break_readreg[13])))) ) );


--QD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 at FF_X1_Y5_N19
--register power-up is low

QD1_DRsize.010 = DFFEAS(QD1L34, A1L5,  ,  , ND1_virtual_state_uir,  ,  ,  ,  );


--QD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 at LABCELL_X2_Y3_N6
QD1L93 = ( MD1_MonDReg[14] & ( CD1_break_readreg[14] & ( (!ND1_virtual_state_cdr & ((QD1_sr[15]))) # (ND1_virtual_state_cdr & (!N1_irf_reg[2][0])) ) ) ) # ( !MD1_MonDReg[14] & ( CD1_break_readreg[14] & ( (!ND1_virtual_state_cdr & (((QD1_sr[15])))) # (ND1_virtual_state_cdr & (!N1_irf_reg[2][0] & ((N1_irf_reg[2][1])))) ) ) ) # ( MD1_MonDReg[14] & ( !CD1_break_readreg[14] & ( (!ND1_virtual_state_cdr & (((QD1_sr[15])))) # (ND1_virtual_state_cdr & (!N1_irf_reg[2][0] & ((!N1_irf_reg[2][1])))) ) ) ) # ( !MD1_MonDReg[14] & ( !CD1_break_readreg[14] & ( (QD1_sr[15] & !ND1_virtual_state_cdr) ) ) );


--QD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 at LABCELL_X1_Y5_N27
QD1L94 = ( QD1L93 & ( (!ND1L3) # ((!QD1_DRsize.010 & ((QD1_sr[16]))) # (QD1_DRsize.010 & (A1L6))) ) ) # ( !QD1L93 & ( (ND1L3 & ((!QD1_DRsize.010 & ((QD1_sr[16]))) # (QD1_DRsize.010 & (A1L6)))) ) );


--QD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 at LABCELL_X2_Y5_N30
QD1L95 = ( CD1_break_readreg[11] & ( (!ND1L3 & (((MD1_MonDReg[11])) # (N1_irf_reg[2][1]))) # (ND1L3 & (((QD1_sr[13])))) ) ) # ( !CD1_break_readreg[11] & ( (!ND1L3 & (!N1_irf_reg[2][1] & ((MD1_MonDReg[11])))) # (ND1L3 & (((QD1_sr[13])))) ) );


--QD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 at LABCELL_X2_Y5_N33
QD1L96 = ( MD1_MonDReg[12] & ( (!ND1L3 & ((!N1_irf_reg[2][1]) # ((CD1_break_readreg[12])))) # (ND1L3 & (((QD1_sr[14])))) ) ) # ( !MD1_MonDReg[12] & ( (!ND1L3 & (N1_irf_reg[2][1] & ((CD1_break_readreg[12])))) # (ND1L3 & (((QD1_sr[14])))) ) );


--QD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 at LABCELL_X2_Y5_N39
QD1L97 = ( CD1_break_readreg[10] & ( (!ND1L3 & (((MD1_MonDReg[10])) # (N1_irf_reg[2][1]))) # (ND1L3 & (((QD1_sr[12])))) ) ) # ( !CD1_break_readreg[10] & ( (!ND1L3 & (!N1_irf_reg[2][1] & ((MD1_MonDReg[10])))) # (ND1L3 & (((QD1_sr[12])))) ) );


--QD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53 at LABCELL_X2_Y5_N36
QD1L98 = ( QD1_sr[11] & ( ((!N1_irf_reg[2][1] & (MD1_MonDReg[9])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[9])))) # (ND1L3) ) ) # ( !QD1_sr[11] & ( (!ND1L3 & ((!N1_irf_reg[2][1] & (MD1_MonDReg[9])) # (N1_irf_reg[2][1] & ((CD1_break_readreg[9]))))) ) );


--QD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 at LABCELL_X2_Y5_N21
QD1L99 = ( CD1_break_readreg[8] & ( (!ND1L3 & (((MD1_MonDReg[8])) # (N1_irf_reg[2][1]))) # (ND1L3 & (((QD1_sr[10])))) ) ) # ( !CD1_break_readreg[8] & ( (!ND1L3 & (!N1_irf_reg[2][1] & (MD1_MonDReg[8]))) # (ND1L3 & (((QD1_sr[10])))) ) );


--QD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]~55 at LABCELL_X1_Y5_N18
QD1L34 = (N1_irf_reg[2][0] & N1_irf_reg[2][1]);


--UC1L906 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~9 at LABCELL_X17_Y6_N57
UC1L906 = ( AC1_av_readdata_pre[8] & ( ((VB2L1 & AC4_av_readdata_pre[8])) # (AC1_read_latency_shift_reg[0]) ) ) # ( !AC1_av_readdata_pre[8] & ( (VB2L1 & AC4_av_readdata_pre[8]) ) );


--UC1L907 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~10 at LABCELL_X17_Y6_N0
UC1L907 = ( UC1L874 & ( (!UC1_av_ld_aligning_data & (UC1L904)) # (UC1_av_ld_aligning_data & (((!UC1L690) # (UC1_av_ld_byte2_data[0])))) ) ) # ( !UC1L874 & ( (!UC1_av_ld_aligning_data & (UC1L904)) # (UC1_av_ld_aligning_data & (((UC1_av_ld_byte2_data[0] & UC1L690)))) ) );


--UC1L915 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~11 at LABCELL_X17_Y7_N21
UC1L915 = ( AC4_av_readdata_pre[11] & ( UC1_av_ld_byte2_data[3] & ( (!UC1_av_ld_aligning_data & (VB2L1)) # (UC1_av_ld_aligning_data & (((UC1L874) # (UC1L690)))) ) ) ) # ( !AC4_av_readdata_pre[11] & ( UC1_av_ld_byte2_data[3] & ( (UC1_av_ld_aligning_data & ((UC1L874) # (UC1L690))) ) ) ) # ( AC4_av_readdata_pre[11] & ( !UC1_av_ld_byte2_data[3] & ( (!UC1_av_ld_aligning_data & (VB2L1)) # (UC1_av_ld_aligning_data & (((!UC1L690 & UC1L874)))) ) ) ) # ( !AC4_av_readdata_pre[11] & ( !UC1_av_ld_byte2_data[3] & ( (!UC1L690 & (UC1_av_ld_aligning_data & UC1L874)) ) ) );


--UC1L912 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~12 at LABCELL_X18_Y5_N6
UC1L912 = ( VB2L1 & ( (!AC4_av_readdata_pre[10] & (!JC1L28 & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[10])))) ) ) # ( !VB2L1 & ( (!JC1L28 & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[10]))) ) );


--UC1L913 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~13 at LABCELL_X19_Y6_N30
UC1L913 = ( UC1L874 & ( (!UC1_av_ld_aligning_data & (!UC1L912)) # (UC1_av_ld_aligning_data & (((!UC1L690) # (UC1_av_ld_byte2_data[2])))) ) ) # ( !UC1L874 & ( (!UC1_av_ld_aligning_data & (!UC1L912)) # (UC1_av_ld_aligning_data & (((UC1L690 & UC1_av_ld_byte2_data[2])))) ) );


--UC1L909 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~14 at LABCELL_X16_Y7_N24
UC1L909 = ( !AC4_av_readdata_pre[9] & ( VB2L1 & ( (!JC1L28 & ((!AC1_av_readdata_pre[9]) # (!AC1_read_latency_shift_reg[0]))) ) ) ) # ( AC4_av_readdata_pre[9] & ( !VB2L1 & ( (!JC1L28 & ((!AC1_av_readdata_pre[9]) # (!AC1_read_latency_shift_reg[0]))) ) ) ) # ( !AC4_av_readdata_pre[9] & ( !VB2L1 & ( (!JC1L28 & ((!AC1_av_readdata_pre[9]) # (!AC1_read_latency_shift_reg[0]))) ) ) );


--UC1L910 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~15 at LABCELL_X16_Y7_N42
UC1L910 = ( UC1L874 & ( UC1_av_ld_aligning_data & ( (!UC1L690) # (UC1_av_ld_byte2_data[1]) ) ) ) # ( !UC1L874 & ( UC1_av_ld_aligning_data & ( (UC1L690 & UC1_av_ld_byte2_data[1]) ) ) ) # ( UC1L874 & ( !UC1_av_ld_aligning_data & ( !UC1L909 ) ) ) # ( !UC1L874 & ( !UC1_av_ld_aligning_data & ( !UC1L909 ) ) );


--UC1L917 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~16 at LABCELL_X13_Y5_N12
UC1L917 = ( VB2L1 & ( (!AC4_av_readdata_pre[12] & (!JC1L29 & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[12])))) ) ) # ( !VB2L1 & ( (!JC1L29 & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[12]))) ) );


--UC1L918 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~17 at LABCELL_X16_Y7_N51
UC1L918 = ( UC1L917 & ( (UC1_av_ld_aligning_data & ((!UC1L690 & (UC1L874)) # (UC1L690 & ((UC1_av_ld_byte2_data[4]))))) ) ) # ( !UC1L917 & ( (!UC1_av_ld_aligning_data) # ((!UC1L690 & (UC1L874)) # (UC1L690 & ((UC1_av_ld_byte2_data[4])))) ) );


--UC1L926 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~18 at LABCELL_X18_Y5_N24
UC1L926 = ( AC1_read_latency_shift_reg[0] & ( (!JC1L28 & (!AC1_av_readdata_pre[15] & ((!AC4_av_readdata_pre[15]) # (!VB2L1)))) ) ) # ( !AC1_read_latency_shift_reg[0] & ( (!JC1L28 & ((!AC4_av_readdata_pre[15]) # (!VB2L1))) ) );


--UC1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~19 at LABCELL_X19_Y6_N57
UC1L927 = ( UC1_av_ld_aligning_data & ( (!UC1L690 & (UC1L874)) # (UC1L690 & ((UC1_av_ld_byte2_data[7]))) ) ) # ( !UC1_av_ld_aligning_data & ( !UC1L926 ) );


--UC1L923 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~20 at MLABCELL_X15_Y5_N18
UC1L923 = ( AC4_av_readdata_pre[14] & ( (!JC1L29 & (!VB2L1 & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[14])))) ) ) # ( !AC4_av_readdata_pre[14] & ( (!JC1L29 & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[14]))) ) );


--UC1L924 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~21 at LABCELL_X19_Y6_N9
UC1L924 = ( UC1L690 & ( UC1L874 & ( (!UC1_av_ld_aligning_data & ((!UC1L923))) # (UC1_av_ld_aligning_data & (UC1_av_ld_byte2_data[6])) ) ) ) # ( !UC1L690 & ( UC1L874 & ( (!UC1L923) # (UC1_av_ld_aligning_data) ) ) ) # ( UC1L690 & ( !UC1L874 & ( (!UC1_av_ld_aligning_data & ((!UC1L923))) # (UC1_av_ld_aligning_data & (UC1_av_ld_byte2_data[6])) ) ) ) # ( !UC1L690 & ( !UC1L874 & ( (!UC1_av_ld_aligning_data & !UC1L923) ) ) );


--UC1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~22 at LABCELL_X11_Y6_N33
UC1L920 = ( AC1_read_latency_shift_reg[0] & ( ((VB2L1 & AC4_av_readdata_pre[13])) # (AC1_av_readdata_pre[13]) ) ) # ( !AC1_read_latency_shift_reg[0] & ( (VB2L1 & AC4_av_readdata_pre[13]) ) );


--UC1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~23 at LABCELL_X17_Y6_N3
UC1L921 = ( UC1L874 & ( (!UC1_av_ld_aligning_data & (UC1L904)) # (UC1_av_ld_aligning_data & (((!UC1L690) # (UC1_av_ld_byte2_data[5])))) ) ) # ( !UC1L874 & ( (!UC1_av_ld_aligning_data & (UC1L904)) # (UC1_av_ld_aligning_data & (((UC1_av_ld_byte2_data[5] & UC1L690)))) ) );


--QD1L100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 at LABCELL_X1_Y5_N39
QD1L100 = ( SD2_dreg[0] & ( (!ND1_virtual_state_cdr & (QD1_sr[35])) # (ND1_virtual_state_cdr & ((!N1_irf_reg[2][1] & ((!N1_irf_reg[2][0]))) # (N1_irf_reg[2][1] & (QD1_sr[35] & N1_irf_reg[2][0])))) ) ) # ( !SD2_dreg[0] & ( (QD1_sr[35] & ((!ND1_virtual_state_cdr) # ((N1_irf_reg[2][1] & N1_irf_reg[2][0])))) ) );


--UC1L940 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~9 at LABCELL_X16_Y6_N21
UC1L940 = ( AC1_av_readdata_pre[16] & ( ((VB2L1 & AC4_av_readdata_pre[16])) # (AC1_read_latency_shift_reg[0]) ) ) # ( !AC1_av_readdata_pre[16] & ( (VB2L1 & AC4_av_readdata_pre[16]) ) );


--UC1L941 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~10 at LABCELL_X17_Y7_N3
UC1L941 = ( UC1L874 & ( (!UC1_av_ld_aligning_data & (((UC1L938)))) # (UC1_av_ld_aligning_data & ((!UC1L690) # ((UC1_av_ld_byte3_data[0])))) ) ) # ( !UC1L874 & ( (!UC1_av_ld_aligning_data & (((UC1L938)))) # (UC1_av_ld_aligning_data & (UC1L690 & (UC1_av_ld_byte3_data[0]))) ) );


--UC1L949 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~11 at LABCELL_X16_Y7_N6
UC1L949 = (!AC1_read_latency_shift_reg[0] & (VB2L1 & ((AC4_av_readdata_pre[19])))) # (AC1_read_latency_shift_reg[0] & (((VB2L1 & AC4_av_readdata_pre[19])) # (AC1_av_readdata_pre[19])));


--UC1L950 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~12 at LABCELL_X17_Y7_N42
UC1L950 = ( UC1_av_ld_byte3_data[3] & ( (!UC1_av_ld_aligning_data & (((UC1L938)))) # (UC1_av_ld_aligning_data & (((UC1L690)) # (UC1L874))) ) ) # ( !UC1_av_ld_byte3_data[3] & ( (!UC1_av_ld_aligning_data & (((UC1L938)))) # (UC1_av_ld_aligning_data & (UC1L874 & (!UC1L690))) ) );


--UC1L946 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~13 at LABCELL_X12_Y7_N6
UC1L946 = ( !JC1L29 & ( (!AC1_av_readdata_pre[18] & ((!VB2L1) # ((!AC4_av_readdata_pre[18])))) # (AC1_av_readdata_pre[18] & (!AC1_read_latency_shift_reg[0] & ((!VB2L1) # (!AC4_av_readdata_pre[18])))) ) );


--UC1L947 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~14 at MLABCELL_X15_Y7_N51
UC1L947 = ( UC1L874 & ( (!UC1_av_ld_aligning_data & (((!UC1L946)))) # (UC1_av_ld_aligning_data & ((!UC1L690) # ((UC1_av_ld_byte3_data[2])))) ) ) # ( !UC1L874 & ( (!UC1_av_ld_aligning_data & (((!UC1L946)))) # (UC1_av_ld_aligning_data & (UC1L690 & ((UC1_av_ld_byte3_data[2])))) ) );


--UC1L943 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~15 at LABCELL_X17_Y6_N54
UC1L943 = ( AC1_av_readdata_pre[17] & ( (!AC1_read_latency_shift_reg[0] & (!JC1L28 & ((!VB2L1) # (!AC4_av_readdata_pre[17])))) ) ) # ( !AC1_av_readdata_pre[17] & ( (!JC1L28 & ((!VB2L1) # (!AC4_av_readdata_pre[17]))) ) );


--UC1L944 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~16 at LABCELL_X17_Y6_N18
UC1L944 = ( UC1L690 & ( UC1L874 & ( (!UC1_av_ld_aligning_data & ((!UC1L943))) # (UC1_av_ld_aligning_data & (UC1_av_ld_byte3_data[1])) ) ) ) # ( !UC1L690 & ( UC1L874 & ( (!UC1L943) # (UC1_av_ld_aligning_data) ) ) ) # ( UC1L690 & ( !UC1L874 & ( (!UC1_av_ld_aligning_data & ((!UC1L943))) # (UC1_av_ld_aligning_data & (UC1_av_ld_byte3_data[1])) ) ) ) # ( !UC1L690 & ( !UC1L874 & ( (!UC1_av_ld_aligning_data & !UC1L943) ) ) );


--UC1L952 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~17 at LABCELL_X16_Y7_N9
UC1L952 = ( AC1_av_readdata_pre[20] & ( (!AC1_read_latency_shift_reg[0] & (!JC1L28 & ((!VB2L1) # (!AC4_av_readdata_pre[20])))) ) ) # ( !AC1_av_readdata_pre[20] & ( (!JC1L28 & ((!VB2L1) # (!AC4_av_readdata_pre[20]))) ) );


--UC1L953 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~18 at LABCELL_X16_Y7_N48
UC1L953 = ( UC1_av_ld_byte3_data[4] & ( (!UC1_av_ld_aligning_data & (((!UC1L952)))) # (UC1_av_ld_aligning_data & (((UC1L690)) # (UC1L874))) ) ) # ( !UC1_av_ld_byte3_data[4] & ( (!UC1_av_ld_aligning_data & (((!UC1L952)))) # (UC1_av_ld_aligning_data & (UC1L874 & ((!UC1L690)))) ) );


--UC1L961 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~19 at LABCELL_X17_Y7_N18
UC1L961 = ( AC4_av_readdata_pre[23] & ( UC1_av_ld_byte3_data[7] & ( (!UC1_av_ld_aligning_data & (VB2L1)) # (UC1_av_ld_aligning_data & (((UC1L874) # (UC1L690)))) ) ) ) # ( !AC4_av_readdata_pre[23] & ( UC1_av_ld_byte3_data[7] & ( (UC1_av_ld_aligning_data & ((UC1L874) # (UC1L690))) ) ) ) # ( AC4_av_readdata_pre[23] & ( !UC1_av_ld_byte3_data[7] & ( (!UC1_av_ld_aligning_data & (VB2L1)) # (UC1_av_ld_aligning_data & (((!UC1L690 & UC1L874)))) ) ) ) # ( !AC4_av_readdata_pre[23] & ( !UC1_av_ld_byte3_data[7] & ( (!UC1L690 & (UC1L874 & UC1_av_ld_aligning_data)) ) ) );


--UC1L958 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~20 at LABCELL_X16_Y6_N12
UC1L958 = ( VB2L1 & ( ((AC1_av_readdata_pre[22] & AC1_read_latency_shift_reg[0])) # (AC4_av_readdata_pre[22]) ) ) # ( !VB2L1 & ( (AC1_av_readdata_pre[22] & AC1_read_latency_shift_reg[0]) ) );


--UC1L959 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~21 at LABCELL_X17_Y7_N0
UC1L959 = ( UC1L874 & ( (!UC1_av_ld_aligning_data & (((UC1L938)))) # (UC1_av_ld_aligning_data & ((!UC1L690) # ((UC1_av_ld_byte3_data[6])))) ) ) # ( !UC1L874 & ( (!UC1_av_ld_aligning_data & (((UC1L938)))) # (UC1_av_ld_aligning_data & (UC1L690 & (UC1_av_ld_byte3_data[6]))) ) );


--UC1L955 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~22 at LABCELL_X19_Y7_N36
UC1L955 = ( AC1_av_readdata_pre[21] & ( ((VB2L1 & AC4_av_readdata_pre[21])) # (AC1_read_latency_shift_reg[0]) ) ) # ( !AC1_av_readdata_pre[21] & ( (VB2L1 & AC4_av_readdata_pre[21]) ) );


--UC1L956 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~23 at LABCELL_X17_Y7_N45
UC1L956 = ( UC1_av_ld_byte3_data[5] & ( (!UC1_av_ld_aligning_data & (((UC1L938)))) # (UC1_av_ld_aligning_data & (((UC1L690)) # (UC1L874))) ) ) # ( !UC1_av_ld_byte3_data[5] & ( (!UC1_av_ld_aligning_data & (((UC1L938)))) # (UC1_av_ld_aligning_data & (UC1L874 & (!UC1L690))) ) );


--MD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6 at LABCELL_X10_Y4_N24
MD1L122 = ( MD1_jtag_rd_d1 & ( MD1_MonAReg[4] & ( (!MD1_MonAReg[3] & MD1_MonAReg[2]) ) ) ) # ( !MD1_jtag_rd_d1 & ( MD1_MonAReg[4] & ( MD1_MonDReg[14] ) ) ) # ( MD1_jtag_rd_d1 & ( !MD1_MonAReg[4] & ( (!MD1_MonAReg[3] & !MD1_MonAReg[2]) ) ) ) # ( !MD1_jtag_rd_d1 & ( !MD1_MonAReg[4] & ( MD1_MonDReg[14] ) ) );


--JC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0 at LABCELL_X13_Y6_N12
JC1L6 = ( AC6_av_readdata_pre[0] & ( AC1_av_readdata_pre[0] & ( (!AC6_read_latency_shift_reg[0] & (!AC1_read_latency_shift_reg[0] & ((!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[0])))) ) ) ) # ( !AC6_av_readdata_pre[0] & ( AC1_av_readdata_pre[0] & ( (!AC1_read_latency_shift_reg[0] & ((!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[0]))) ) ) ) # ( AC6_av_readdata_pre[0] & ( !AC1_av_readdata_pre[0] & ( (!AC6_read_latency_shift_reg[0] & ((!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[0]))) ) ) ) # ( !AC6_av_readdata_pre[0] & ( !AC1_av_readdata_pre[0] & ( (!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[0]) ) ) );


--JC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1 at LABCELL_X18_Y7_N0
JC1L7 = ( !JC1L28 & ( (JC1L6 & ((!VB2L1) # (!AC4_av_readdata_pre[0]))) ) );


--JC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~2 at LABCELL_X13_Y6_N36
JC1L9 = ( AC6_av_readdata_pre[1] & ( AC4_av_readdata_pre[1] & ( (!VB2L1 & (!AC6_read_latency_shift_reg[0] & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[1])))) ) ) ) # ( !AC6_av_readdata_pre[1] & ( AC4_av_readdata_pre[1] & ( (!VB2L1 & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[1]))) ) ) ) # ( AC6_av_readdata_pre[1] & ( !AC4_av_readdata_pre[1] & ( (!AC6_read_latency_shift_reg[0] & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[1]))) ) ) ) # ( !AC6_av_readdata_pre[1] & ( !AC4_av_readdata_pre[1] & ( (!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[1]) ) ) );


--JC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~3 at LABCELL_X22_Y5_N24
JC1L10 = ( AC7_read_latency_shift_reg[0] & ( JC1L9 & ( !AC7_av_readdata_pre[1] ) ) ) # ( !AC7_read_latency_shift_reg[0] & ( JC1L9 ) );


--JC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~4 at LABCELL_X16_Y4_N24
JC1L12 = ( AC6_av_readdata_pre[2] & ( AC1_read_latency_shift_reg[0] & ( (!AC6_read_latency_shift_reg[0] & (!AC1_av_readdata_pre[2] & ((!VB2L1) # (!AC4_av_readdata_pre[2])))) ) ) ) # ( !AC6_av_readdata_pre[2] & ( AC1_read_latency_shift_reg[0] & ( (!AC1_av_readdata_pre[2] & ((!VB2L1) # (!AC4_av_readdata_pre[2]))) ) ) ) # ( AC6_av_readdata_pre[2] & ( !AC1_read_latency_shift_reg[0] & ( (!AC6_read_latency_shift_reg[0] & ((!VB2L1) # (!AC4_av_readdata_pre[2]))) ) ) ) # ( !AC6_av_readdata_pre[2] & ( !AC1_read_latency_shift_reg[0] & ( (!VB2L1) # (!AC4_av_readdata_pre[2]) ) ) );


--JC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~5 at LABCELL_X16_Y4_N57
JC1L13 = ( JC1L12 & ( (!AC7_av_readdata_pre[2]) # (!AC7_read_latency_shift_reg[0]) ) );


--JC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~6 at LABCELL_X16_Y4_N30
JC1L15 = ( AC6_av_readdata_pre[3] & ( AC1_read_latency_shift_reg[0] & ( (!AC6_read_latency_shift_reg[0] & (!AC1_av_readdata_pre[3] & ((!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[3])))) ) ) ) # ( !AC6_av_readdata_pre[3] & ( AC1_read_latency_shift_reg[0] & ( (!AC1_av_readdata_pre[3] & ((!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[3]))) ) ) ) # ( AC6_av_readdata_pre[3] & ( !AC1_read_latency_shift_reg[0] & ( (!AC6_read_latency_shift_reg[0] & ((!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[3]))) ) ) ) # ( !AC6_av_readdata_pre[3] & ( !AC1_read_latency_shift_reg[0] & ( (!AC7_read_latency_shift_reg[0]) # (!AC7_av_readdata_pre[3]) ) ) );


--JC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~7 at LABCELL_X12_Y4_N51
JC1L16 = ( JC1L15 & ( (!JC1L28 & ((!VB2L1) # (!AC4_av_readdata_pre[3]))) ) );


--JC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~8 at LABCELL_X13_Y5_N21
JC1L18 = ( !AC4_av_readdata_pre[4] & ( VB2L1 & ( (!AC1_read_latency_shift_reg[0] & (((!AC3_av_readdata_pre[28]) # (!AC3_read_latency_shift_reg[0])))) # (AC1_read_latency_shift_reg[0] & (!AC1_av_readdata_pre[4] & ((!AC3_av_readdata_pre[28]) # (!AC3_read_latency_shift_reg[0])))) ) ) ) # ( AC4_av_readdata_pre[4] & ( !VB2L1 & ( (!AC1_read_latency_shift_reg[0] & (((!AC3_av_readdata_pre[28]) # (!AC3_read_latency_shift_reg[0])))) # (AC1_read_latency_shift_reg[0] & (!AC1_av_readdata_pre[4] & ((!AC3_av_readdata_pre[28]) # (!AC3_read_latency_shift_reg[0])))) ) ) ) # ( !AC4_av_readdata_pre[4] & ( !VB2L1 & ( (!AC1_read_latency_shift_reg[0] & (((!AC3_av_readdata_pre[28]) # (!AC3_read_latency_shift_reg[0])))) # (AC1_read_latency_shift_reg[0] & (!AC1_av_readdata_pre[4] & ((!AC3_av_readdata_pre[28]) # (!AC3_read_latency_shift_reg[0])))) ) ) );


--JC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~9 at LABCELL_X22_Y5_N6
JC1L19 = ( AC7_read_latency_shift_reg[0] & ( JC1L18 & ( !AC7_av_readdata_pre[4] ) ) ) # ( !AC7_read_latency_shift_reg[0] & ( JC1L18 ) );


--JC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~10 at LABCELL_X12_Y7_N30
JC1L21 = ( AC4_av_readdata_pre[5] & ( AC7_read_latency_shift_reg[0] & ( (!VB2L1 & (!AC7_av_readdata_pre[5] & ((!AC1_av_readdata_pre[5]) # (!AC1_read_latency_shift_reg[0])))) ) ) ) # ( !AC4_av_readdata_pre[5] & ( AC7_read_latency_shift_reg[0] & ( (!AC7_av_readdata_pre[5] & ((!AC1_av_readdata_pre[5]) # (!AC1_read_latency_shift_reg[0]))) ) ) ) # ( AC4_av_readdata_pre[5] & ( !AC7_read_latency_shift_reg[0] & ( (!VB2L1 & ((!AC1_av_readdata_pre[5]) # (!AC1_read_latency_shift_reg[0]))) ) ) ) # ( !AC4_av_readdata_pre[5] & ( !AC7_read_latency_shift_reg[0] & ( (!AC1_av_readdata_pre[5]) # (!AC1_read_latency_shift_reg[0]) ) ) );


--JC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~11 at LABCELL_X22_Y6_N57
JC1L22 = ( AC2_read_latency_shift_reg[0] & ( S1L2Q ) );


--JC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~12 at LABCELL_X13_Y5_N36
JC1L24 = ( !AC4_av_readdata_pre[6] & ( VB2L1 & ( (!AC3_read_latency_shift_reg[0] & (((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[6])))) # (AC3_read_latency_shift_reg[0] & (!AC3_av_readdata_pre[28] & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[6])))) ) ) ) # ( AC4_av_readdata_pre[6] & ( !VB2L1 & ( (!AC3_read_latency_shift_reg[0] & (((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[6])))) # (AC3_read_latency_shift_reg[0] & (!AC3_av_readdata_pre[28] & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[6])))) ) ) ) # ( !AC4_av_readdata_pre[6] & ( !VB2L1 & ( (!AC3_read_latency_shift_reg[0] & (((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[6])))) # (AC3_read_latency_shift_reg[0] & (!AC3_av_readdata_pre[28] & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[6])))) ) ) );


--JC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~13 at LABCELL_X22_Y5_N15
JC1L25 = ( AC7_av_readdata_pre[6] & ( (JC1L24 & !AC7_read_latency_shift_reg[0]) ) ) # ( !AC7_av_readdata_pre[6] & ( JC1L24 ) );


--JC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~14 at LABCELL_X16_Y4_N18
JC1L27 = ( AC4_av_readdata_pre[7] & ( AC1_read_latency_shift_reg[0] & ( (!VB2L1 & (!AC1_av_readdata_pre[7] & ((!AC7_av_readdata_pre[7]) # (!AC7_read_latency_shift_reg[0])))) ) ) ) # ( !AC4_av_readdata_pre[7] & ( AC1_read_latency_shift_reg[0] & ( (!AC1_av_readdata_pre[7] & ((!AC7_av_readdata_pre[7]) # (!AC7_read_latency_shift_reg[0]))) ) ) ) # ( AC4_av_readdata_pre[7] & ( !AC1_read_latency_shift_reg[0] & ( (!VB2L1 & ((!AC7_av_readdata_pre[7]) # (!AC7_read_latency_shift_reg[0]))) ) ) ) # ( !AC4_av_readdata_pre[7] & ( !AC1_read_latency_shift_reg[0] & ( (!AC7_av_readdata_pre[7]) # (!AC7_read_latency_shift_reg[0]) ) ) );


--JC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10 at LABCELL_X17_Y7_N54
JC1L38 = ( S1L12Q & ( AC2_read_latency_shift_reg[0] ) );


--JC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11 at LABCELL_X18_Y7_N3
JC1L39 = ( !JC1L28 & ( (!VB2L1) # (!AC4_av_readdata_pre[30]) ) );


--JC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12 at LABCELL_X18_Y7_N6
JC1L40 = (!JC1L28 & ((!VB2L1) # (!AC4_av_readdata_pre[29])));


--JC1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13 at LABCELL_X13_Y5_N6
JC1L41 = ( AC3_av_readdata_pre[28] & ( ((VB2L1 & AC4_av_readdata_pre[28])) # (AC3_read_latency_shift_reg[0]) ) ) # ( !AC3_av_readdata_pre[28] & ( (VB2L1 & AC4_av_readdata_pre[28]) ) );


--JC1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14 at LABCELL_X17_Y6_N51
JC1L42 = ( AC4_av_readdata_pre[26] & ( (!JC1L28 & !VB2L1) ) ) # ( !AC4_av_readdata_pre[26] & ( !JC1L28 ) );


--JC1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~15 at LABCELL_X12_Y7_N27
JC1L43 = ( !JC1L29 & ( (!VB2L1) # (!AC4_av_readdata_pre[25]) ) );


--UC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3 at LABCELL_X22_Y8_N0
UC1L209 = ( UC1L280Q & ( UC1L282Q & ( (UC1_D_iw[11] & (!UC1L276Q & (UC1_D_iw[16] & UC1_D_iw[13]))) ) ) ) # ( UC1L280Q & ( !UC1L282Q & ( (!UC1L276Q & (UC1_D_iw[16] & UC1_D_iw[13])) ) ) ) # ( !UC1L280Q & ( !UC1L282Q & ( (UC1_D_iw[16] & (UC1_D_iw[13] & ((!UC1L276Q) # (UC1_D_iw[11])))) ) ) );


--UC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0 at LABCELL_X24_Y7_N21
UC1L199 = ( !UC1_D_iw[0] & ( (UC1L267Q & (!UC1_D_iw[3] & (!UC1_D_iw[2] $ (UC1_D_iw[1])))) ) );


--UC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1 at LABCELL_X22_Y7_N36
UC1L200 = ( !UC1_D_iw[13] & ( UC1_D_iw[16] & ( (!UC1_D_iw[12] & ((!UC1_D_iw[11] & (!UC1_D_iw[14] $ (!UC1_D_iw[15]))) # (UC1_D_iw[11] & (UC1_D_iw[14] & UC1_D_iw[15])))) ) ) ) # ( !UC1_D_iw[13] & ( !UC1_D_iw[16] & ( (!UC1_D_iw[11] & (!UC1_D_iw[12] & (!UC1_D_iw[14] $ (!UC1_D_iw[15])))) ) ) );


--UC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2 at LABCELL_X22_Y8_N15
UC1L236 = ( !UC1L276Q & ( (UC1_D_iw[13] & (UC1L280Q & (!UC1_D_iw[16] $ (!UC1L282Q)))) ) );


--UC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3 at LABCELL_X22_Y8_N3
UC1L237 = ( UC1L282Q & ( UC1L280Q & ( (UC1_D_iw[11] & (!UC1L276Q & (UC1_D_iw[13] & UC1_D_iw[16]))) ) ) ) # ( UC1L282Q & ( !UC1L280Q & ( (!UC1L276Q & (UC1_D_iw[13] & UC1_D_iw[16])) ) ) ) # ( !UC1L282Q & ( !UC1L280Q & ( (UC1_D_iw[13] & (UC1_D_iw[16] & ((!UC1L276Q) # (UC1_D_iw[11])))) ) ) );


--UC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0 at LABCELL_X24_Y7_N12
UC1L225 = ( UC1_D_iw[1] & ( (UC1_D_iw[0] & ((!UC1L267Q) # ((UC1_D_iw[2] & !UC1_D_iw[3])))) ) );


--UC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1 at LABCELL_X24_Y8_N36
UC1L310 = ( UC1_D_iw[3] & ( (!UC1L267Q & (UC1_D_iw[2] & (UC1_D_iw[0] & !UC1_D_iw[1]))) ) ) # ( !UC1_D_iw[3] & ( (UC1_D_iw[2] & (UC1_D_iw[0] & !UC1_D_iw[1])) ) );


--UC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4 at LABCELL_X24_Y8_N24
UC1L210 = ( UC1_D_iw[0] & ( UC1_D_iw[3] & ( (!UC1_D_iw[5] & (((UC1L267Q & UC1_D_iw[2])))) # (UC1_D_iw[5] & (!UC1_D_iw[1] & (!UC1L267Q & !UC1_D_iw[2]))) ) ) ) # ( UC1_D_iw[0] & ( !UC1_D_iw[3] & ( (UC1_D_iw[5] & (!UC1_D_iw[1] & (!UC1L267Q & !UC1_D_iw[2]))) ) ) ) # ( !UC1_D_iw[0] & ( !UC1_D_iw[3] & ( (UC1_D_iw[5] & (UC1_D_iw[1] & (!UC1L267Q & !UC1_D_iw[2]))) ) ) );


--UC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5 at LABCELL_X24_Y8_N54
UC1L211 = ( UC1_D_iw[0] & ( UC1_D_iw[3] & ( (!UC1_D_iw[5] & (!UC1_D_iw[1] & !UC1_D_iw[2])) ) ) ) # ( !UC1_D_iw[0] & ( UC1_D_iw[3] & ( (!UC1_D_iw[5] & (UC1_D_iw[1] & !UC1_D_iw[2])) ) ) ) # ( UC1_D_iw[0] & ( !UC1_D_iw[3] & ( (!UC1_D_iw[5] & (!UC1_D_iw[1] & (UC1L267Q & !UC1_D_iw[2]))) ) ) ) # ( !UC1_D_iw[0] & ( !UC1_D_iw[3] & ( (!UC1_D_iw[5] & (UC1_D_iw[1] & (UC1L267Q & !UC1_D_iw[2]))) ) ) );


--UC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6 at LABCELL_X24_Y8_N12
UC1L212 = ( UC1_D_iw[0] & ( UC1_D_iw[3] & ( (UC1_D_iw[5] & (UC1L267Q & ((!UC1_D_iw[1]) # (UC1_D_iw[2])))) ) ) ) # ( !UC1_D_iw[0] & ( UC1_D_iw[3] & ( (UC1_D_iw[5] & (UC1L267Q & (!UC1_D_iw[1] $ (UC1_D_iw[2])))) ) ) ) # ( UC1_D_iw[0] & ( !UC1_D_iw[3] & ( (UC1_D_iw[5] & (!UC1_D_iw[1] & (UC1L267Q & !UC1_D_iw[2]))) ) ) );


--UC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1 at LABCELL_X22_Y8_N6
UC1L218 = ( UC1_D_iw[11] & ( UC1L276Q & ( (!UC1L282Q & (!UC1L280Q & (UC1_D_iw[16] & UC1_D_iw[13]))) ) ) ) # ( UC1_D_iw[11] & ( !UC1L276Q & ( (!UC1L282Q & (!UC1L280Q & (UC1_D_iw[16] & UC1_D_iw[13]))) ) ) ) # ( !UC1_D_iw[11] & ( !UC1L276Q & ( (!UC1L282Q & (UC1_D_iw[16] & UC1_D_iw[13])) ) ) );


--UC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2 at LABCELL_X27_Y8_N24
UC1L219 = ( UC1_D_iw[16] & ( UC1L282Q & ( (!UC1L276Q & (((UC1L280Q & !UC1_D_iw[11])))) # (UC1L276Q & ((!UC1_D_iw[13] & (!UC1L280Q)) # (UC1_D_iw[13] & ((UC1_D_iw[11]) # (UC1L280Q))))) ) ) ) # ( !UC1_D_iw[16] & ( UC1L282Q & ( (!UC1_D_iw[13] & (!UC1L276Q & ((UC1_D_iw[11])))) # (UC1_D_iw[13] & ((!UC1L276Q & (!UC1L280Q)) # (UC1L276Q & ((UC1_D_iw[11]))))) ) ) ) # ( UC1_D_iw[16] & ( !UC1L282Q & ( (!UC1_D_iw[11] & (!UC1_D_iw[13] & (UC1L276Q))) # (UC1_D_iw[11] & ((!UC1L280Q & (!UC1_D_iw[13])) # (UC1L280Q & ((UC1L276Q))))) ) ) ) # ( !UC1_D_iw[16] & ( !UC1L282Q & ( (!UC1_D_iw[13] & (!UC1_D_iw[11] & (!UC1L276Q $ (UC1L280Q)))) # (UC1_D_iw[13] & (UC1L276Q & ((UC1_D_iw[11])))) ) ) );


--UC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3 at LABCELL_X27_Y8_N54
UC1L220 = ( UC1_D_iw[16] & ( !UC1_D_iw[13] & ( (!UC1L282Q & (((UC1_D_iw[11] & !UC1L280Q)) # (UC1L276Q))) ) ) ) # ( !UC1_D_iw[16] & ( !UC1_D_iw[13] & ( (!UC1L276Q & (UC1_D_iw[11] & (UC1L280Q & UC1L282Q))) ) ) );


--UC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4 at LABCELL_X27_Y8_N0
UC1L221 = ( !UC1_D_iw[16] & ( UC1_D_iw[13] & ( (!UC1L276Q & (((!UC1L280Q & UC1L282Q)))) # (UC1L276Q & (UC1_D_iw[11] & (UC1L280Q & !UC1L282Q))) ) ) ) # ( !UC1_D_iw[16] & ( !UC1_D_iw[13] & ( (!UC1L276Q & (!UC1L280Q & (!UC1_D_iw[11] $ (UC1L282Q)))) # (UC1L276Q & (!UC1_D_iw[11] & (UC1L280Q & !UC1L282Q))) ) ) );


--UC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5 at LABCELL_X27_Y8_N42
UC1L222 = ( UC1_D_iw[16] & ( UC1L282Q & ( (!UC1L276Q & (((UC1L280Q & !UC1_D_iw[11])))) # (UC1L276Q & (!UC1L280Q & ((!UC1_D_iw[13]) # (UC1_D_iw[11])))) ) ) ) # ( UC1_D_iw[16] & ( !UC1L282Q & ( (UC1_D_iw[13] & (UC1L276Q & (UC1L280Q & UC1_D_iw[11]))) ) ) );


--UC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~1 at LABCELL_X24_Y7_N48
UC1L250 = ( UC1L267Q & ( !UC1_D_iw[1] & ( (!UC1_D_iw[3] & (!UC1_D_iw[2] & (UC1_D_iw[5] & !UC1_D_iw[0]))) ) ) ) # ( !UC1L267Q & ( !UC1_D_iw[1] & ( (UC1_D_iw[3] & (!UC1_D_iw[2] & (UC1_D_iw[5] & !UC1_D_iw[0]))) ) ) );


--UC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0 at LABCELL_X24_Y8_N42
UC1L197 = ( !UC1_D_iw[0] & ( UC1_D_iw[5] & ( (!UC1L267Q & (!UC1_D_iw[3] & (!UC1_D_iw[2] $ (UC1_D_iw[1])))) ) ) ) # ( !UC1_D_iw[0] & ( !UC1_D_iw[5] & ( (!UC1L267Q & (UC1_D_iw[2] & (!UC1_D_iw[3] & UC1_D_iw[1]))) # (UC1L267Q & (UC1_D_iw[3] & (!UC1_D_iw[2] $ (UC1_D_iw[1])))) ) ) );


--UC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2 at LABCELL_X24_Y7_N18
UC1L201 = ( UC1_D_iw[1] & ( (!UC1L267Q & (UC1_D_iw[2] & (UC1_D_iw[3] & !UC1_D_iw[0]))) ) ) # ( !UC1_D_iw[1] & ( (!UC1L267Q & (!UC1_D_iw[2] & (UC1_D_iw[3] & !UC1_D_iw[0]))) ) );


--UC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1 at MLABCELL_X28_Y8_N42
UC1L198 = ( !UC1L276Q & ( UC1L282Q & ( (!UC1_D_iw[11] & (!UC1_D_iw[16] & (UC1L280Q & !UC1_D_iw[13]))) ) ) ) # ( !UC1L276Q & ( !UC1L282Q & ( (!UC1_D_iw[11] & (!UC1_D_iw[13] & ((UC1L280Q) # (UC1_D_iw[16])))) ) ) );


--UC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1 at LABCELL_X24_Y7_N30
UC1L227 = ( UC1_D_iw[0] & ( UC1_D_iw[3] & ( UC1L226 ) ) ) # ( !UC1_D_iw[0] & ( UC1_D_iw[3] & ( ((!UC1_D_iw[1] & UC1_D_iw[2])) # (UC1L226) ) ) ) # ( UC1_D_iw[0] & ( !UC1_D_iw[3] & ( UC1L226 ) ) ) # ( !UC1_D_iw[0] & ( !UC1_D_iw[3] & ( ((!UC1_D_iw[1] & (UC1L267Q & UC1_D_iw[2]))) # (UC1L226) ) ) );


--UC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2 at LABCELL_X24_Y7_N6
UC1L228 = ( UC1L267Q & ( !UC1_D_iw[1] & ( (UC1_D_iw[2] & (!UC1_D_iw[5] & !UC1_D_iw[0])) ) ) ) # ( !UC1L267Q & ( !UC1_D_iw[1] & ( (UC1_D_iw[3] & (UC1_D_iw[2] & (!UC1_D_iw[5] & !UC1_D_iw[0]))) ) ) );


--UC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0 at LABCELL_X22_Y7_N30
UC1L242 = ( !UC1_D_iw[13] & ( UC1_D_iw[16] & ( (UC1_D_iw[14] & (UC1_D_iw[12] & UC1_D_iw[15])) ) ) ) # ( !UC1_D_iw[13] & ( !UC1_D_iw[16] & ( (UC1_D_iw[12] & (((!UC1_D_iw[14]) # (UC1_D_iw[15])) # (UC1_D_iw[11]))) ) ) );


--UC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1 at MLABCELL_X25_Y10_N21
UC1L243 = ( UC1L242 & ( UC1L577 ) );


--AE2L12 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]~0 at LABCELL_X19_Y4_N36
AE2L12 = ( !AE2_altera_reset_synchronizer_int_chain[3] );


--FB1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at LABCELL_X7_Y2_N42
FB1L64 = AMPP_FUNCTION(!U1_t_dav);


--MC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X11_Y6_N15
MC1L7 = !MC1L3;


--XB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|packet_in_progress~0 at LABCELL_X11_Y6_N30
XB1L3 = !XB1L54;


--MC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at MLABCELL_X21_Y6_N21
MC2L7 = ( !MC2L3 );


--XB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|packet_in_progress~0 at LABCELL_X19_Y6_N33
XB2L3 = ( !XB2L57 );


--AC3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28]~0 at LABCELL_X13_Y5_N9
AC3L5 = !UC1_W_alu_result[2];


--BD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 at LABCELL_X12_Y4_N45
BD1L5 = ( !XC1_writedata[0] );


--BD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1 at LABCELL_X12_Y4_N42
BD1L7 = !XC1_writedata[1];


--AC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at LABCELL_X16_Y6_N18
AC1L23 = !PB1_b_full;


--FB1L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at LABCELL_X7_Y4_N33
FB1L44 = AMPP_FUNCTION(!FB1_read);


--FB1L116 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at LABCELL_X4_Y2_N24
FB1L116 = AMPP_FUNCTION(!FB1_write);


--BE4L4 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at LABCELL_X19_Y4_N24
BE4L4 = GND;


--A1L117 is ~GND at LABCELL_X18_Y4_N27
A1L117 = GND;


--FB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at MLABCELL_X6_Y2_N18
FB1L19 = AMPP_FUNCTION(!FB1_count[9]);


--UC1L396 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at MLABCELL_X25_Y11_N48
UC1L396 = ( !UC1_E_shift_rot_cnt[0] );


--MD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell at LABCELL_X4_Y4_N42
MD1L3 = ( !MD1L2 );


--A1L7 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
A1L7 = EQUATION NOT SUPPORTED;

--A1L8 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
A1L8 = EQUATION NOT SUPPORTED;

--A1L5 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
A1L5 = EQUATION NOT SUPPORTED;

--A1L6 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
A1L6 = EQUATION NOT SUPPORTED;


--Q1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X1_Y4_N14
--register power-up is low

Q1_state[1] = AMPP_FUNCTION(A1L5, Q1L20, A1L8, GND);


--Q1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X3_Y3_N35
--register power-up is low

Q1_state[4] = AMPP_FUNCTION(A1L5, Q1L23, A1L8, GND);


--Q1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X1_Y4_N47
--register power-up is low

Q1_state[6] = AMPP_FUNCTION(A1L5, Q1L25, A1L8, GND);


--Q1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X1_Y4_N5
--register power-up is low

Q1_state[11] = AMPP_FUNCTION(A1L5, Q1L29, A1L8, GND);


--Q1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X1_Y4_N31
--register power-up is low

Q1_state[13] = AMPP_FUNCTION(A1L5, Q1L31, A1L8, GND);


--N1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X4_Y2_N8
--register power-up is low

N1_irsr_reg[0] = AMPP_FUNCTION(A1L5, N1L86, N1_irsr_reg[1], !N1_clr_reg, !Q1_state[3], N1L76);


--N1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X4_Y2_N37
--register power-up is low

N1_irsr_reg[1] = AMPP_FUNCTION(A1L5, N1L88, N1_irsr_reg[2], !N1_clr_reg, !Q1_state[3], N1L76);


--Q1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X1_Y6_N38
--register power-up is low

Q1_tms_cnt[2] = AMPP_FUNCTION(A1L5, Q1L38, !A1L8, GND);


--Q1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X1_Y6_N41
--register power-up is low

Q1_tms_cnt[1] = AMPP_FUNCTION(A1L5, Q1L40, !A1L8, GND);


--N1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 at LABCELL_X1_Y1_N0
N1L21 = AMPP_FUNCTION(!A1L6, !N1L4, !N1_mixer_addr_reg_internal[4], !N1L19, !N1L8, !N1L20, !H1_sldfabric_ident_writedata[3]);


--P1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at LABCELL_X1_Y3_N48
P1L30 = AMPP_FUNCTION(!P1L4Q, !P1L11Q, !A1L6, !P1_clear_signal, !Q1_state[4], !P1_word_counter[1], !P1_word_counter[2]);


--N1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 at LABCELL_X1_Y2_N12
N1L82 = AMPP_FUNCTION(!BE4L4, !N1_virtual_ir_scan_reg, !BE4L4, !A1L6, !Q1_state[3], !N1_irsr_reg[6], !Q1_state[4]);


--N1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
--register power-up is low

N1_tdo = AMPP_FUNCTION(!A1L5, N1L148);


--H1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X3_Y3_N14
--register power-up is low

H1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L5, N1L121, !N1_clr_reg, N1L122);


--N1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X1_Y4_N38
--register power-up is low

N1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L5, N1L28, Q1_state[0], N1L150);


--N1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X4_Y2_N47
--register power-up is low

N1_clr_reg = AMPP_FUNCTION(A1L5, N1L2);


--Q1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X1_Y4_N17
--register power-up is low

Q1_state[0] = AMPP_FUNCTION(A1L5, Q1L19, GND);


--Q1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X1_Y4_N20
--register power-up is low

Q1_state[2] = AMPP_FUNCTION(A1L5, Q1L21);


--Q1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X2_Y2_N11
--register power-up is low

Q1_state[3] = AMPP_FUNCTION(A1L5, Q1L22);


--Q1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X1_Y2_N26
--register power-up is low

Q1_state[5] = AMPP_FUNCTION(A1L5, Q1L24, GND);


--Q1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X1_Y2_N23
--register power-up is low

Q1_state[7] = AMPP_FUNCTION(A1L5, Q1L26);


--Q1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X1_Y4_N26
--register power-up is low

Q1_state[8] = AMPP_FUNCTION(A1L5, Q1L27);


--Q1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X2_Y2_N14
--register power-up is low

Q1_state[9] = AMPP_FUNCTION(A1L5, N1L119);


--Q1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X1_Y2_N11
--register power-up is low

Q1_state[10] = AMPP_FUNCTION(A1L5, Q1L28);


--Q1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X1_Y6_N59
--register power-up is low

Q1_state[12] = AMPP_FUNCTION(A1L5, Q1L30);


--Q1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X1_Y2_N29
--register power-up is low

Q1_state[14] = AMPP_FUNCTION(A1L5, Q1L32);


--Q1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X1_Y2_N47
--register power-up is low

Q1_state[15] = AMPP_FUNCTION(A1L5, N1L150, GND);


--N1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X4_Y2_N14
--register power-up is low

N1_irf_reg[1][0] = AMPP_FUNCTION(A1L5, N1L63, !N1_clr_reg, GND);


--H1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X3_Y3_N44
--register power-up is low

H1_splitter_nodes_receive_1[3] = AMPP_FUNCTION(A1L5, N1L123, !N1_clr_reg, N1L122);


--N1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X2_Y3_N38
--register power-up is low

N1_irf_reg[2][0] = AMPP_FUNCTION(A1L5, N1L69, !N1_clr_reg, N1L67);


--N1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X2_Y3_N41
--register power-up is low

N1_irf_reg[2][1] = AMPP_FUNCTION(A1L5, N1L70, !N1_clr_reg, N1L67);


--N1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at MLABCELL_X3_Y3_N0
N1L32 = AMPP_FUNCTION(!Q1_state[4], !Q1_state[3]);


--N1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X3_Y2_N2
--register power-up is low

N1_virtual_ir_tdo_sel_reg[1] = AMPP_FUNCTION(A1L5, N1_irsr_reg[6], !N1_clr_reg, GND, N1L125);


--N1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X3_Y2_N11
--register power-up is low

N1_virtual_ir_tdo_sel_reg[0] = AMPP_FUNCTION(A1L5, N1_irsr_reg[5], !N1_clr_reg, GND, N1L125);


--N1L141 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at MLABCELL_X3_Y2_N9
N1L141 = AMPP_FUNCTION(!N1_virtual_ir_tdo_sel_reg[1], !FB1_adapted_tdo, !N1_irsr_reg[0], !N1_virtual_ir_tdo_sel_reg[0], !N1_virtual_ir_scan_reg);


--N1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X4_Y2_N11
--register power-up is low

N1_irsr_reg[2] = AMPP_FUNCTION(A1L5, N1L87, !N1_clr_reg, N1L76);


--N1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X1_Y2_N14
--register power-up is low

N1_irsr_reg[6] = AMPP_FUNCTION(A1L5, N1L82, !N1_clr_reg);


--N1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X1_Y2_N56
--register power-up is low

N1_irsr_reg[5] = AMPP_FUNCTION(A1L5, N1L80, !N1_clr_reg, GND);


--N1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at LABCELL_X4_Y2_N18
N1L30 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[5]);


--P1_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X1_Y3_N31
--register power-up is low

P1_WORD_SR[0] = AMPP_FUNCTION(A1L5, P1L24, P1L19);


--N1L142 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at MLABCELL_X3_Y2_N24
N1L142 = AMPP_FUNCTION(!N1_irsr_reg[2], !P1_WORD_SR[0], !N1_virtual_ir_scan_reg, !N1L30, !N1_irsr_reg[0], !N1_irsr_reg[1]);


--N1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at MLABCELL_X3_Y2_N0
N1L143 = AMPP_FUNCTION(!N1_virtual_ir_tdo_sel_reg[1], !QD1_sr[0], !FB1_adapted_tdo, !N1_irsr_reg[6], !N1_irsr_reg[5], !N1_virtual_ir_scan_reg);


--N1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X1_Y2_N44
--register power-up is low

N1_tdo_bypass_reg = AMPP_FUNCTION(A1L5, N1L140, GND);


--N1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X1_Y2_N38
--register power-up is low

N1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L5, N1L38, N1L32);


--N1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X1_Y1_N31
--register power-up is low

N1_design_hash_reg[0] = AMPP_FUNCTION(A1L5, N1L14, N1L9);


--N1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at LABCELL_X1_Y2_N51
N1L144 = AMPP_FUNCTION(!N1_irsr_reg[0], !N1_hub_minor_ver_reg[0], !N1_design_hash_reg[0]);


--N1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at MLABCELL_X3_Y2_N6
N1L145 = AMPP_FUNCTION(!N1_irsr_reg[2], !N1_irsr_reg[1]);


--N1L146 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at MLABCELL_X3_Y2_N18
N1L146 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1_irsr_reg[0], !N1_irsr_reg[2], !N1_irsr_reg[6], !N1_irsr_reg[5], !N1_irsr_reg[1]);


--N1L147 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X1_Y2_N42
N1L147 = AMPP_FUNCTION(!N1L144, !Q1_state[8], !N1L146, !N1L32, !N1_tdo_bypass_reg, !N1L145);


--N1L148 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
N1L148 = AMPP_FUNCTION(!N1L143, !N1L147, !N1L141, !N1L32, !N1L142);


--N1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X3_Y2_N29
--register power-up is low

N1_hub_mode_reg[1] = AMPP_FUNCTION(A1L5, N1L45, !N1_clr_reg, GND);


--N1L120 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X2_Y2_N21
N1L120 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !A1L8, !Q1_state[2]);


--N1L121 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at MLABCELL_X3_Y3_N12
N1L121 = AMPP_FUNCTION(!N1L120, !N1_irsr_reg[5], !A1L8, !N1_irsr_reg[6], !A1L6, !Q1_state[4]);


--N1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X1_Y4_N8
--register power-up is low

N1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L5, N1L27, Q1_state[0], N1L150);


--N1L122 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at LABCELL_X1_Y4_N0
N1L122 = AMPP_FUNCTION(!Q1_state[2], !Q1_state[4], !N1_virtual_ir_scan_reg, !A1L8, !Q1_state[15], !N1_virtual_dr_scan_reg);


--N1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X1_Y6_N1
--register power-up is low

N1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[2], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X1_Y6_N43
--register power-up is low

N1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[5], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X1_Y6_N28
--register power-up is low

N1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[4], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X1_Y6_N4
--register power-up is low

N1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L5, N1L96, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X1_Y6_N25
--register power-up is low

N1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L5, N1L93, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X1_Y6_N19
--register power-up is low

N1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L5, A1L6, Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X1_Y6_N50
--register power-up is low

N1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[9], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X1_Y6_N11
--register power-up is low

N1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L5, N1L103, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X1_Y6_N7
--register power-up is low

N1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L5, N1L101, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X1_Y6_N47
--register power-up is low

N1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[6], Q1_state[0], GND, Q1_state[11]);


--N1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at LABCELL_X1_Y6_N45
N1L26 = AMPP_FUNCTION(!N1_jtag_ir_reg[7], !N1_jtag_ir_reg[8], !N1_jtag_ir_reg[9], !N1_jtag_ir_reg[6], !N1_jtag_ir_reg[5]);


--N1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at LABCELL_X1_Y4_N36
N1L28 = AMPP_FUNCTION(!N1_jtag_ir_reg[2], !N1_jtag_ir_reg[4], !N1_jtag_ir_reg[1], !N1_jtag_ir_reg[3], !N1_jtag_ir_reg[0], !N1L26);


--N1L150 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at LABCELL_X1_Y4_N33
N1L150 = AMPP_FUNCTION(!Q1_state[12], !Q1_state[14], !A1L8);


--N1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X3_Y2_N13
--register power-up is low

N1_hub_mode_reg[2] = AMPP_FUNCTION(A1L5, N1L49, N1_virtual_ir_scan_reg);


--N1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at LABCELL_X4_Y2_N45
N1L2 = AMPP_FUNCTION(!Q1_state[1], !N1_hub_mode_reg[2]);


--Q1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at LABCELL_X1_Y6_N36
Q1L19 = AMPP_FUNCTION(!A1L8, !Q1_state[9], !Q1_tms_cnt[2], !Q1_state[0]);


--Q1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at LABCELL_X1_Y4_N51
Q1L20 = AMPP_FUNCTION(!Q1_state[15], !Q1_state[1], !Q1_state[0], !Q1_state[8]);


--Q1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at LABCELL_X1_Y4_N18
Q1L21 = AMPP_FUNCTION(!Q1_state[15], !A1L8, !Q1_state[1], !Q1_state[8]);


--Q1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at LABCELL_X2_Y2_N9
Q1L22 = AMPP_FUNCTION(!Q1_state[2], !A1L8);


--Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X1_Y4_N48
Q1L23 = AMPP_FUNCTION(!Q1_state[7], !Q1_state[3], !Q1_state[4]);


--Q1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at MLABCELL_X3_Y3_N9
Q1L24 = AMPP_FUNCTION(!A1L8, !Q1_state[3], !Q1_state[4]);


--Q1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at LABCELL_X1_Y4_N21
Q1L25 = AMPP_FUNCTION(!Q1_state[5], !Q1_state[6]);


--Q1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at LABCELL_X1_Y2_N21
Q1L26 = AMPP_FUNCTION(!A1L8, !Q1_state[6]);


--Q1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at LABCELL_X1_Y4_N24
Q1L27 = AMPP_FUNCTION(!Q1_state[7], !Q1_state[5], !A1L8);


--N1L119 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at LABCELL_X2_Y2_N12
N1L119 = AMPP_FUNCTION(!Q1_state[2], !A1L8);


--Q1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at LABCELL_X1_Y2_N9
Q1L28 = AMPP_FUNCTION(!A1L8, !Q1_state[9]);


--Q1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at LABCELL_X1_Y6_N21
Q1L29 = AMPP_FUNCTION(!Q1_state[11], !Q1_state[14], !Q1_state[10]);


--Q1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at LABCELL_X1_Y6_N57
Q1L30 = AMPP_FUNCTION(!Q1_state[11], !Q1_state[10], !A1L8);


--Q1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at LABCELL_X1_Y6_N15
Q1L31 = AMPP_FUNCTION(!Q1_state[13], !Q1_state[12]);


--Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at LABCELL_X1_Y2_N27
Q1L32 = AMPP_FUNCTION(!A1L8, !Q1_state[13]);


--N1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X1_Y2_N59
--register power-up is low

N1_shadow_irf_reg[1][0] = AMPP_FUNCTION(A1L5, N1L129, !N1_clr_reg, GND);


--N1L61 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at LABCELL_X4_Y2_N15
N1L61 = AMPP_FUNCTION(!N1_irsr_reg[2], !N1_hub_mode_reg[1], !N1_irsr_reg[0], !N1_shadow_irf_reg[1][0], !N1_irsr_reg[5], !N1_irsr_reg[1]);


--N1L132 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 at LABCELL_X1_Y4_N27
N1L132 = AMPP_FUNCTION(!Q1_state[7], !Q1_state[5], !A1L8, !Q1_state[3], !N1_virtual_ir_scan_reg);


--N1L62 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at LABCELL_X4_Y2_N48
N1L62 = AMPP_FUNCTION(!N1_shadow_irf_reg[1][0], !N1_hub_mode_reg[1], !N1_irf_reg[1][0], !N1_irsr_reg[1], !N1_irsr_reg[5], !N1_irsr_reg[2]);


--N1L63 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 at LABCELL_X4_Y2_N30
N1L63 = AMPP_FUNCTION(!N1L132, !N1L61, !N1L62, !N1_irf_reg[1][0], !N1_irsr_reg[6], !N1_irsr_reg[0]);


--N1L123 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at MLABCELL_X3_Y3_N42
N1L123 = AMPP_FUNCTION(!N1L120, !N1_irsr_reg[5], !A1L8, !N1_irsr_reg[6], !A1L6, !Q1_state[4]);


--N1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X2_Y3_N19
--register power-up is low

N1_shadow_irf_reg[2][0] = AMPP_FUNCTION(A1L5, N1L135, !N1_clr_reg, N1L133);


--N1L69 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 at LABCELL_X2_Y3_N36
N1L69 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1_irsr_reg[0], !N1_shadow_irf_reg[2][0]);


--Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at LABCELL_X1_Y4_N57
Q1L33 = AMPP_FUNCTION(!Q1_state[7], !Q1_state[5]);


--N1L66 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 at MLABCELL_X3_Y2_N33
N1L66 = AMPP_FUNCTION(!N1_irsr_reg[2], !N1_irsr_reg[1], !N1_irsr_reg[0], !N1_hub_mode_reg[1], !N1_irsr_reg[5], !N1_irsr_reg[6]);


--N1L67 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 at MLABCELL_X3_Y3_N6
N1L67 = AMPP_FUNCTION(!A1L8, !Q1_state[3], !N1L66, !N1_virtual_ir_scan_reg, !Q1L33);


--N1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X2_Y3_N22
--register power-up is low

N1_shadow_irf_reg[2][1] = AMPP_FUNCTION(A1L5, N1L136, !N1_clr_reg, N1L133);


--N1L70 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 at LABCELL_X2_Y3_N39
N1L70 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1_irsr_reg[1], !N1_shadow_irf_reg[2][1]);


--N1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X3_Y2_N38
--register power-up is low

N1_hub_mode_reg[0] = AMPP_FUNCTION(A1L5, N1L50, !N1_clr_reg, N1L125);


--N1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X4_Y2_N1
--register power-up is low

N1_irsr_reg[4] = AMPP_FUNCTION(A1L5, N1L89, !N1_clr_reg, N1L76);


--N1L86 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at LABCELL_X4_Y2_N6
N1L86 = AMPP_FUNCTION(!N1_irsr_reg[6], !QD1_ir_out[0], !N1_irf_reg[1][0], !N1_hub_mode_reg[0], !N1_irsr_reg[4]);


--N1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X4_Y2_N4
--register power-up is low

N1_irsr_reg[3] = AMPP_FUNCTION(A1L5, N1L90, !N1_clr_reg, N1L76);


--N1L75 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 at LABCELL_X4_Y2_N39
N1L75 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_hub_mode_reg[0], !N1_irsr_reg[3], !N1_irsr_reg[5], !N1_irsr_reg[4]);


--N1L76 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at LABCELL_X4_Y2_N21
N1L76 = AMPP_FUNCTION(!Q1_state[4], !Q1_state[3], !N1L75, !N1_virtual_ir_scan_reg);


--N1L125 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at LABCELL_X1_Y2_N18
N1L125 = AMPP_FUNCTION(!Q1_state[5], !A1L8, !N1_virtual_ir_scan_reg, !Q1_state[7]);


--N1L87 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at LABCELL_X4_Y2_N9
N1L87 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[3]);


--N1L88 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 at LABCELL_X4_Y2_N36
N1L88 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_hub_mode_reg[0], !QD1_ir_out[1], !N1_irsr_reg[4]);


--N1L80 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 at LABCELL_X4_Y2_N42
N1L80 = AMPP_FUNCTION(!N1_irsr_reg[5], !N1_virtual_ir_scan_reg, !Q1_state[3], !N1_irsr_reg[6], !Q1_state[4]);


--P1_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X1_Y3_N1
--register power-up is low

P1_WORD_SR[1] = AMPP_FUNCTION(A1L5, P1L26, P1L19);


--P1_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at LABCELL_X2_Y3_N27
P1_clear_signal = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[8]);


--P1_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X1_Y3_N46
--register power-up is low

P1_word_counter[3] = AMPP_FUNCTION(A1L5, P1L12, GND, P1L9);


--P1_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X1_Y3_N26
--register power-up is low

P1_word_counter[4] = AMPP_FUNCTION(A1L5, P1L13, GND, P1L9);


--P1_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X1_Y3_N56
--register power-up is low

P1_word_counter[1] = AMPP_FUNCTION(A1L5, P1L14, GND, P1L9);


--P1_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X1_Y3_N59
--register power-up is low

P1_word_counter[0] = AMPP_FUNCTION(A1L5, P1L15, GND, P1L9);


--P1_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X1_Y3_N40
--register power-up is low

P1_word_counter[2] = AMPP_FUNCTION(A1L5, P1L16, GND, P1L9);


--P1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at LABCELL_X1_Y3_N6
P1L23 = AMPP_FUNCTION(!P1_word_counter[4], !P1L7Q, !P1_word_counter[1], !P1L4Q);


--P1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at LABCELL_X1_Y3_N30
P1L24 = AMPP_FUNCTION(!P1L23, !P1_WORD_SR[1], !P1_clear_signal, !Q1_state[4], !P1_word_counter[3]);


--P1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at LABCELL_X2_Y3_N30
P1L19 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[3], !Q1_state[8], !N1_virtual_dr_scan_reg, !Q1_state[4]);


--N1L140 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at LABCELL_X1_Y6_N54
N1L140 = AMPP_FUNCTION(!A1L6, !Q1_state[4], !N1_tdo_bypass_reg);


--N1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X1_Y2_N4
--register power-up is low

N1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L5, N1L39, N1L32);


--N1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at LABCELL_X1_Y2_N36
N1L38 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[1]);


--N1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X1_Y1_N26
--register power-up is low

N1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L5, N1L114, GND, N1L109);


--N1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X1_Y1_N20
--register power-up is low

N1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L5, N1L115, GND, N1L109);


--N1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X1_Y1_N38
--register power-up is low

N1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L5, N1L116, GND, N1L109);


--N1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X1_Y1_N41
--register power-up is low

N1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L5, N1L117, GND, N1L109);


--N1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X1_Y1_N23
--register power-up is low

N1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L5, N1L118, GND, N1L109);


--N1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at LABCELL_X1_Y4_N54
N1L4 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_dr_scan_reg);


--N1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 at LABCELL_X1_Y1_N36
N1L8 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[2]);


--N1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at LABCELL_X1_Y1_N39
N1L12 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3]);


--N1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X1_Y1_N8
--register power-up is low

N1_design_hash_reg[1] = AMPP_FUNCTION(A1L5, N1L16, N1L9);


--H1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X1_Y1_N14
--register power-up is low

H1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[0], GND, H1L6);


--N1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at LABCELL_X1_Y1_N12
N1L13 = AMPP_FUNCTION(!N1L8, !N1_design_hash_reg[1], !N1_mixer_addr_reg_internal[4], !N1L4, !H1_sldfabric_ident_writedata[0], !N1L12);


--N1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 at LABCELL_X1_Y1_N30
N1L14 = AMPP_FUNCTION(!N1L13, !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1], !N1L25);


--N1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~4 at LABCELL_X1_Y2_N57
N1L9 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4], !N1_virtual_dr_scan_reg);


--N1L45 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at MLABCELL_X3_Y2_N42
N1L45 = AMPP_FUNCTION(!N1_irsr_reg[2], !N1L125, !N1_irsr_reg[0], !N1L30, !N1_hub_mode_reg[1], !N1_irsr_reg[1]);


--N1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at LABCELL_X1_Y4_N6
N1L27 = AMPP_FUNCTION(!N1_jtag_ir_reg[2], !N1_jtag_ir_reg[4], !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[1], !N1_jtag_ir_reg[3], !N1L26);


--N1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X1_Y2_N20
--register power-up is low

N1_reset_ena_reg = AMPP_FUNCTION(A1L5, N1L125);


--N1L47 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 at MLABCELL_X3_Y3_N3
N1L47 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_irsr_reg[5], !N1_irsr_reg[6], !N1_irsr_reg[2]);


--N1L48 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at MLABCELL_X3_Y2_N48
N1L48 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1_hub_mode_reg[2], !N1L47, !N1_irsr_reg[0], !N1_reset_ena_reg);


--Q1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X1_Y2_N8
--register power-up is low

Q1_tms_cnt[0] = AMPP_FUNCTION(A1L5, Q1L39, GND);


--Q1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at LABCELL_X1_Y6_N39
Q1L38 = AMPP_FUNCTION(!Q1_tms_cnt[2], !Q1_tms_cnt[0], !Q1_tms_cnt[1]);


--N1L128 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at LABCELL_X1_Y4_N42
N1L128 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[5], !N1_hub_mode_reg[1], !Q1L33, !A1L8, !N1_irsr_reg[6]);


--N1L129 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at LABCELL_X4_Y2_N54
N1L129 = AMPP_FUNCTION(!N1L128, !N1_irf_reg[1][0], !N1_shadow_irf_reg[1][0], !Q1_state[3], !N1_virtual_ir_scan_reg, !N1_irsr_reg[0]);


--N1L135 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3 at LABCELL_X2_Y3_N18
N1L135 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[0], !N1_irf_reg[2][0]);


--N1L133 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~4 at MLABCELL_X3_Y3_N30
N1L133 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[3], !A1L8, !N1_irsr_reg[6], !N1_hub_mode_reg[1], !Q1L33);


--N1L136 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 at LABCELL_X2_Y3_N21
N1L136 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[1], !N1_irf_reg[2][1]);


--N1L50 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at MLABCELL_X3_Y2_N36
N1L50 = AMPP_FUNCTION(!N1_irsr_reg[2], !N1_irsr_reg[0], !N1_irsr_reg[6], !N1_irsr_reg[5], !N1_irsr_reg[1]);


--N1L89 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 at LABCELL_X4_Y2_N0
N1L89 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[5]);


--N1L90 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at LABCELL_X4_Y2_N3
N1L90 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[4]);


--P1_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X1_Y3_N14
--register power-up is low

P1_WORD_SR[2] = AMPP_FUNCTION(A1L5, P1L29, P1L19);


--P1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at LABCELL_X1_Y3_N33
P1L25 = AMPP_FUNCTION(!P1_word_counter[0], !P1L11Q);


--P1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at LABCELL_X1_Y3_N0
P1L26 = AMPP_FUNCTION(!P1_WORD_SR[2], !P1L25, !P1_clear_signal, !Q1_state[4], !P1_word_counter[1], !P1_word_counter[2]);


--P1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at LABCELL_X1_Y3_N42
P1L12 = AMPP_FUNCTION(!P1_word_counter[3], !P1L11Q, !P1_clear_signal, !P1L7Q, !P1_word_counter[1], !P1L4Q);


--P1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1 at LABCELL_X2_Y3_N33
P1L9 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[3], !Q1_state[8], !N1_virtual_dr_scan_reg, !Q1_state[4]);


--P1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at LABCELL_X1_Y3_N27
P1L13 = AMPP_FUNCTION(!P1L4Q, !P1L11Q, !P1L7Q, !P1_word_counter[1], !P1_clear_signal, !P1_word_counter[3]);


--P1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at LABCELL_X1_Y3_N21
P1L14 = AMPP_FUNCTION(!P1_clear_signal, !P1_word_counter[1], !P1L4Q);


--P1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at LABCELL_X1_Y3_N36
P1L15 = AMPP_FUNCTION(!P1_word_counter[3], !P1L11Q, !P1_clear_signal, !P1L7Q, !P1_word_counter[1], !P1L4Q);


--P1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at LABCELL_X1_Y3_N18
P1L16 = AMPP_FUNCTION(!P1_clear_signal, !P1_word_counter[0], !P1_word_counter[1], !P1L7Q);


--N1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X1_Y2_N31
--register power-up is low

N1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L5, N1L40, N1L32);


--N1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at LABCELL_X1_Y2_N3
N1L39 = AMPP_FUNCTION(!N1_hub_minor_ver_reg[2], !Q1_state[3]);


--N1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at LABCELL_X1_Y2_N39
N1L114 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1L110Q, !P1_clear_signal);


--N1L109 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 at LABCELL_X2_Y3_N24
N1L109 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[8], !N1_virtual_dr_scan_reg, !Q1_state[3]);


--N1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at LABCELL_X2_Y1_N15
N1L115 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !P1_clear_signal);


--N1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal8~0 at LABCELL_X1_Y1_N33
N1L29 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1]);


--N1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at LABCELL_X1_Y1_N45
N1L116 = AMPP_FUNCTION(!N1L29, !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3], !P1_clear_signal);


--N1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at LABCELL_X1_Y1_N51
N1L117 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !P1_clear_signal, !N1L29);


--N1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at LABCELL_X1_Y1_N42
N1L118 = AMPP_FUNCTION(!N1L29, !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[3], !P1_clear_signal);


--N1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at LABCELL_X1_Y2_N0
N1L15 = AMPP_FUNCTION(!N1L110Q, !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[2]);


--N1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X1_Y1_N49
--register power-up is low

N1_design_hash_reg[2] = AMPP_FUNCTION(A1L5, N1L18, N1L9);


--H1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X1_Y1_N55
--register power-up is low

H1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L5, H1L8, H1L6);


--N1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at LABCELL_X1_Y1_N6
N1L16 = AMPP_FUNCTION(!N1_design_hash_reg[2], !N1L8, !N1L15, !H1_sldfabric_ident_writedata[1], !N1L4, !N1_mixer_addr_reg_internal[4]);


--N1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X2_Y2_N37
--register power-up is low

N1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[1], GND, N1L53);


--H1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at LABCELL_X1_Y2_N24
H1L6 = AMPP_FUNCTION(!N1L47, !Q1_state[8], !N1_irsr_reg[0], !Q1_state[4], !N1_virtual_dr_scan_reg);


--Q1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at LABCELL_X1_Y6_N33
Q1L39 = AMPP_FUNCTION(!Q1_tms_cnt[0], !A1L8);


--Q1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at LABCELL_X1_Y6_N30
Q1L40 = AMPP_FUNCTION(!Q1_tms_cnt[0], !Q1_tms_cnt[1]);


--P1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at LABCELL_X1_Y3_N54
P1L27 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[4], !P1_word_counter[2], !Q1_state[8], !P1_word_counter[1]);


--P1_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X1_Y3_N49
--register power-up is low

P1_WORD_SR[3] = AMPP_FUNCTION(A1L5, P1L30, P1L19);


--P1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at LABCELL_X1_Y3_N9
P1L28 = AMPP_FUNCTION(!P1_word_counter[4], !P1L7Q, !P1_word_counter[1], !P1_word_counter[3]);


--P1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at LABCELL_X1_Y3_N12
P1L29 = AMPP_FUNCTION(!P1_WORD_SR[3], !P1L27, !P1L4Q, !P1L28, !Q1_state[4], !P1_clear_signal);


--N1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X1_Y2_N34
--register power-up is low

N1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L5, N1L41, N1L32);


--N1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at LABCELL_X1_Y2_N30
N1L40 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[3]);


--N1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at LABCELL_X1_Y2_N6
N1L17 = AMPP_FUNCTION(!N1L110Q, !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[2]);


--N1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X1_Y1_N1
--register power-up is low

N1_design_hash_reg[3] = AMPP_FUNCTION(A1L5, N1L21, N1L9);


--H1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X1_Y1_N59
--register power-up is low

H1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L5, H1L10, H1L6);


--N1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at LABCELL_X1_Y1_N48
N1L18 = AMPP_FUNCTION(!N1L17, !H1_sldfabric_ident_writedata[2], !N1L8, !N1L4, !N1_design_hash_reg[3]);


--N1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X2_Y2_N46
--register power-up is low

N1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[2], GND, N1L53);


--N1L53 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at MLABCELL_X3_Y2_N54
N1L53 = AMPP_FUNCTION(!Q1_state[4], !N1L30, !N1_irsr_reg[2], !N1_virtual_dr_scan_reg, !N1_irsr_reg[0], !N1_irsr_reg[1]);


--N1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at LABCELL_X1_Y2_N33
N1L41 = AMPP_FUNCTION(!Q1_state[3], !A1L6);


--N1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at LABCELL_X1_Y1_N18
N1L19 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0]);


--N1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 at LABCELL_X1_Y1_N27
N1L20 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1L4, !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[1]);


--H1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X1_Y1_N16
--register power-up is low

H1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[3], GND, H1L6);


--N1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X2_Y2_N49
--register power-up is low

N1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L5, N1L56, N1L53);


--N1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X2_Y2_N35
--register power-up is low

N1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L5, N1L58, N1L53);


--N1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 at LABCELL_X1_Y1_N21
N1L25 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1L4, !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[3]);


--N1L96 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at LABCELL_X1_Y6_N3
N1L96 = AMPP_FUNCTION(!N1_jtag_ir_reg[3]);


--N1L93 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at LABCELL_X1_Y6_N24
N1L93 = AMPP_FUNCTION(!N1_jtag_ir_reg[1]);






--KEY[2] is KEY[2] at PIN_W15
KEY[2] = INPUT();



--KEY[3] is KEY[3] at PIN_Y16
KEY[3] = INPUT();


--A1L97 is LEDR[0]~output at IOOBUF_X52_Y0_N2
A1L97 = OUTPUT_BUFFER.O(.I(V1L7Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[0] is LEDR[0] at PIN_V16
LEDR[0] = OUTPUT();


--A1L99 is LEDR[1]~output at IOOBUF_X52_Y0_N19
A1L99 = OUTPUT_BUFFER.O(.I(V1_data_out[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[1] is LEDR[1] at PIN_W16
LEDR[1] = OUTPUT();


--A1L101 is LEDR[2]~output at IOOBUF_X60_Y0_N2
A1L101 = OUTPUT_BUFFER.O(.I(V1_data_out[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[2] is LEDR[2] at PIN_V17
LEDR[2] = OUTPUT();


--A1L103 is LEDR[3]~output at IOOBUF_X80_Y0_N2
A1L103 = OUTPUT_BUFFER.O(.I(V1_data_out[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[3] is LEDR[3] at PIN_V18
LEDR[3] = OUTPUT();


--A1L105 is LEDR[4]~output at IOOBUF_X60_Y0_N19
A1L105 = OUTPUT_BUFFER.O(.I(V1_data_out[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[4] is LEDR[4] at PIN_W17
LEDR[4] = OUTPUT();


--A1L107 is LEDR[5]~output at IOOBUF_X80_Y0_N19
A1L107 = OUTPUT_BUFFER.O(.I(V1_data_out[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[5] is LEDR[5] at PIN_W19
LEDR[5] = OUTPUT();


--A1L109 is LEDR[6]~output at IOOBUF_X84_Y0_N2
A1L109 = OUTPUT_BUFFER.O(.I(V1_data_out[6]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[6] is LEDR[6] at PIN_Y19
LEDR[6] = OUTPUT();


--A1L111 is LEDR[7]~output at IOOBUF_X89_Y6_N5
A1L111 = OUTPUT_BUFFER.O(.I(V1_data_out[7]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[7] is LEDR[7] at PIN_W20
LEDR[7] = OUTPUT();


--A1L113 is LEDR[8]~output at IOOBUF_X89_Y8_N5
A1L113 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[8] is LEDR[8] at PIN_W21
LEDR[8] = OUTPUT();


--A1L115 is LEDR[9]~output at IOOBUF_X89_Y6_N22
A1L115 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[9] is LEDR[9] at PIN_Y21
LEDR[9] = OUTPUT();


--A1L22 is CLOCK_50~input at IOIBUF_X32_Y0_N1
A1L22 = INPUT_BUFFER(.I(CLOCK_50), );


--CLOCK_50 is CLOCK_50 at PIN_AF14
CLOCK_50 = INPUT();


--A1L88 is KEY[0]~input at IOIBUF_X36_Y0_N1
A1L88 = INPUT_BUFFER(.I(KEY[0]), );


--KEY[0] is KEY[0] at PIN_AA14
KEY[0] = INPUT();


--A1L90 is KEY[1]~input at IOIBUF_X36_Y0_N18
A1L90 = INPUT_BUFFER(.I(KEY[1]), );


--KEY[1] is KEY[1] at PIN_AA15
KEY[1] = INPUT();










--A1L23 is CLOCK_50~inputCLKENA0 at CLKCTRL_G6
A1L23 = cyclonev_clkena(.INCLK = A1L22) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--FB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder at LABCELL_X2_Y2_N0
FB1L2 = AMPP_FUNCTION(!FB1_td_shift[0]);


--PD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder at LABCELL_X1_Y5_N0
PD1L8 = QD1_sr[1];


--UC1L1016 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]~feeder at LABCELL_X27_Y9_N36
UC1L1016 = ( ZC2_q_b[0] );


--UC1L1000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~feeder at MLABCELL_X25_Y9_N33
UC1L1000 = ZC2_q_b[0];


--UC1L1018 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~feeder at LABCELL_X27_Y9_N45
UC1L1018 = ZC2_q_b[1];


--UC1L1002 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]~feeder at MLABCELL_X25_Y9_N57
UC1L1002 = ZC2_q_b[1];


--UC1L1004 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]~feeder at MLABCELL_X25_Y9_N27
UC1L1004 = ZC2_q_b[2];


--UC1L1020 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]~feeder at LABCELL_X27_Y9_N24
UC1L1020 = ZC2_q_b[2];


--UC1L990 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]~feeder at MLABCELL_X28_Y5_N48
UC1L990 = ( ZC2_q_b[2] );


--UC1L1022 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]~feeder at LABCELL_X27_Y9_N27
UC1L1022 = ZC2_q_b[3];


--UC1L1006 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]~feeder at MLABCELL_X25_Y9_N15
UC1L1006 = ZC2_q_b[3];


--UC1L992 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]~feeder at MLABCELL_X28_Y5_N6
UC1L992 = ( ZC2_q_b[3] );


--UC1L1024 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~feeder at LABCELL_X27_Y9_N51
UC1L1024 = ( ZC2_q_b[4] );


--UC1L994 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]~feeder at LABCELL_X27_Y9_N18
UC1L994 = ( ZC2_q_b[4] );


--UC1L1008 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]~feeder at MLABCELL_X25_Y9_N9
UC1L1008 = ZC2_q_b[4];


--UC1L1010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~feeder at MLABCELL_X25_Y9_N3
UC1L1010 = ZC2_q_b[5];


--UC1L1026 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~feeder at LABCELL_X27_Y9_N6
UC1L1026 = ZC2_q_b[5];


--UC1L1012 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]~feeder at MLABCELL_X25_Y9_N21
UC1L1012 = ZC2_q_b[6];


--UC1L1028 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~feeder at LABCELL_X27_Y9_N12
UC1L1028 = ZC2_q_b[6];


--UC1L1030 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]~feeder at LABCELL_X27_Y9_N30
UC1L1030 = ( ZC2_q_b[7] );


--UC1L998 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]~feeder at LABCELL_X27_Y9_N21
UC1L998 = ( ZC2_q_b[7] );


--UC1L1014 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]~feeder at MLABCELL_X25_Y9_N39
UC1L1014 = ZC2_q_b[7];


--FB1L103 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder at MLABCELL_X3_Y4_N18
FB1L103 = AMPP_FUNCTION(!FB1_td_shift[9]);


--FB1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder at MLABCELL_X3_Y4_N12
FB1L43 = AMPP_FUNCTION(!FB1_td_shift[9]);


--UC1L526 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~feeder at MLABCELL_X28_Y9_N42
UC1L526 = ( UC1L276Q );


--UC1L530 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~feeder at MLABCELL_X28_Y9_N48
UC1L530 = UC1L280Q;


--UC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~feeder at MLABCELL_X28_Y9_N54
UC1L536 = UC1_D_iw[17];


--FB1L115 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder at MLABCELL_X3_Y4_N48
FB1L115 = AMPP_FUNCTION(!FB1_td_shift[10]);


--FB1L105 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder at MLABCELL_X3_Y4_N21
FB1L105 = AMPP_FUNCTION(!FB1_td_shift[10]);


--PD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder at LABCELL_X1_Y5_N12
PD1L11 = ( QD1_sr[3] );


--PD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder at LABCELL_X1_Y5_N15
PD1L34 = ( QD1_sr[17] );


--PD1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder at LABCELL_X2_Y4_N51
PD1L46 = ( QD1_sr[25] );


--PD1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder at LABCELL_X1_Y5_N54
PD1L48 = QD1_sr[26];


--PD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder at LABCELL_X2_Y4_N30
PD1L52 = ( QD1_sr[29] );


--PD1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder at LABCELL_X2_Y4_N42
PD1L41 = ( QD1_sr[22] );


--PD1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder at LABCELL_X2_Y4_N12
PD1L37 = ( QD1_sr[19] );


--PD1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder at LABCELL_X2_Y4_N57
PD1L43 = ( QD1_sr[23] );


--PD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder at LABCELL_X1_Y5_N6
PD1L32 = QD1_sr[16];


--PD1L17 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder at LABCELL_X4_Y5_N9
PD1L17 = ( QD1_sr[8] );


--PD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder at LABCELL_X2_Y4_N45
PD1L28 = ( QD1_sr[14] );


--PD1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder at MLABCELL_X3_Y6_N12
PD1L26 = ( QD1_sr[13] );


--PD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder at LABCELL_X4_Y5_N6
PD1L23 = ( QD1_sr[11] );


--PD1L21 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder at MLABCELL_X3_Y6_N30
PD1L21 = ( QD1_sr[10] );


--PD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder at MLABCELL_X3_Y6_N27
PD1L19 = ( QD1_sr[9] );


--FB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder at LABCELL_X7_Y2_N0
FB1L11 = AMPP_FUNCTION(!FB1_count[2]);


--V1L8 is nios_system:u0|nios_system_leds:leds|data_out[0]~feeder at MLABCELL_X21_Y5_N48
V1L8 = UC1_d_writedata[0];


--SD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~feeder at LABCELL_X10_Y6_N15
SD1L2 = ( AE2_r_sync_rst );


--V1L11 is nios_system:u0|nios_system_leds:leds|data_out[2]~feeder at MLABCELL_X21_Y5_N9
V1L11 = ( UC1_d_writedata[2] );


--V1L13 is nios_system:u0|nios_system_leds:leds|data_out[3]~feeder at MLABCELL_X21_Y5_N6
V1L13 = UC1_d_writedata[3];


--V1L17 is nios_system:u0|nios_system_leds:leds|data_out[6]~feeder at MLABCELL_X21_Y5_N51
V1L17 = ( UC1_d_writedata[6] );


--AE2L21 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]~feeder at LABCELL_X19_Y4_N48
AE2L21 = ( AE2_altera_reset_synchronizer_int_chain[2] );


--UC1L523 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~feeder at MLABCELL_X28_Y9_N3
UC1L523 = ( UC1_D_iw[11] );


--UC1L528 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~feeder at MLABCELL_X28_Y9_N27
UC1L528 = UC1_D_iw[13];


--UC1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~feeder at MLABCELL_X28_Y9_N9
UC1L532 = UC1L282Q;


--UC1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~feeder at MLABCELL_X28_Y9_N36
UC1L534 = ( UC1_D_iw[16] );


--UC1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~feeder at MLABCELL_X28_Y9_N51
UC1L538 = UC1_D_iw[18];


--UC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~feeder at MLABCELL_X28_Y9_N33
UC1L540 = UC1_D_iw[19];


--UC1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~feeder at MLABCELL_X28_Y9_N18
UC1L544 = ( UC1_D_iw[21] );


--UC1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~feeder at MLABCELL_X28_Y9_N15
UC1L542 = ( UC1_D_iw[20] );


--MD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder at LABCELL_X7_Y5_N51
MD1L52 = PD1_jdo[3];


--UC1L397 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~feeder at LABCELL_X23_Y7_N39
UC1L397 = ( UC1_E_src2[0] );


--AE2L9 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder at LABCELL_X19_Y4_N42
AE2L9 = ( AE2_altera_reset_synchronizer_int_chain[1] );


--CD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder at LABCELL_X4_Y5_N51
CD1L30 = ( PD1_jdo[17] );


--MD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder at MLABCELL_X8_Y5_N33
MD1L117 = PD1_jdo[34];


--FB1L113 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder at MLABCELL_X3_Y4_N15
FB1L113 = AMPP_FUNCTION(!FB1L111);


--FB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2~feeder at LABCELL_X13_Y4_N48
FB1L41 = AMPP_FUNCTION(!FB1_read1);


--MD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder at LABCELL_X7_Y5_N33
MD1L96 = PD1_jdo[25];


--ED1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder at LABCELL_X7_Y2_N51
ED1L11 = ( ED1L10 );


--MD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder at LABCELL_X7_Y5_N42
MD1L54 = ( PD1_jdo[4] );


--CD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~feeder at LABCELL_X4_Y5_N18
CD1L8 = PD1_jdo[4];


--PD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder at LABCELL_X1_Y5_N3
PD1L62 = QD1_sr[36];


--MD1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder at MLABCELL_X8_Y4_N24
MD1L145 = ( MD1_jtag_ram_rd );


--PD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder at LABCELL_X1_Y5_N9
PD1L60 = ( QD1_sr[35] );


--UC1L1042 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~feeder at LABCELL_X18_Y9_N15
UC1L1042 = ( UC1L1041 );


--AC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at MLABCELL_X15_Y5_N33
AC1L3 = U1_ien_AF;


--AC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X13_Y6_N3
AC1L5 = ( U1_ien_AE );


--CD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~feeder at LABCELL_X4_Y5_N36
CD1L35 = PD1_jdo[21];


--MD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder at MLABCELL_X8_Y5_N9
MD1L87 = ( PD1_jdo[20] );


--AC4L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]~feeder at MLABCELL_X8_Y6_N39
AC4L4 = ( XC1_readdata[1] );


--A1L82 is key0_d3~feeder at LABCELL_X17_Y4_N15
A1L82 = ( key0_d2 );


--FB1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1~feeder at LABCELL_X13_Y4_N51
FB1L39 = AMPP_FUNCTION(!FB1_read);


--CD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~feeder at LABCELL_X4_Y5_N30
CD1L5 = ( PD1_jdo[2] );


--MD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder at LABCELL_X7_Y5_N45
MD1L57 = PD1_jdo[5];


--CD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder at LABCELL_X4_Y5_N45
CD1L10 = ( PD1_jdo[5] );


--CD1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder at LABCELL_X4_Y5_N12
CD1L43 = PD1_jdo[26];


--MD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder at LABCELL_X7_Y5_N3
MD1L99 = PD1_jdo[26];


--MD1L101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder at LABCELL_X7_Y5_N30
MD1L101 = ( PD1_jdo[27] );


--MD1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder at LABCELL_X7_Y5_N54
MD1L103 = PD1_jdo[28];


--MD1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder at LABCELL_X7_Y5_N15
MD1L106 = PD1_jdo[29];


--MD1L109 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder at MLABCELL_X8_Y5_N36
MD1L109 = PD1_jdo[30];


--CD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]~feeder at LABCELL_X4_Y5_N15
CD1L51 = PD1_jdo[31];


--MD1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder at MLABCELL_X8_Y5_N39
MD1L111 = PD1_jdo[31];


--MD1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder at LABCELL_X7_Y5_N21
MD1L115 = PD1_jdo[33];


--XC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder at LABCELL_X12_Y4_N21
XC1L78 = BD1L10;


--XC1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder at LABCELL_X13_Y5_N33
XC1L28 = BD1L10;


--XC1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder at LABCELL_X13_Y5_N30
XC1L72 = BD1L10;


--XC1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder at LABCELL_X13_Y5_N51
XC1L24 = BD1L10;


--XC1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder at LABCELL_X13_Y5_N48
XC1L40 = BD1L10;


--XC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder at LABCELL_X11_Y5_N21
XC1L42 = BD1L10;


--XC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder at LABCELL_X11_Y5_N42
XC1L74 = BD1L10;


--XC1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder at LABCELL_X11_Y5_N45
XC1L32 = BD1L10;


--XC1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder at LABCELL_X11_Y5_N48
XC1L60 = BD1L10;


--XC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder at LABCELL_X11_Y5_N15
XC1L34 = BD1L10;


--XC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder at LABCELL_X11_Y5_N12
XC1L46 = BD1L10;


--XC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder at LABCELL_X11_Y5_N24
XC1L58 = BD1L10;


--XC1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder at LABCELL_X11_Y5_N27
XC1L56 = BD1L10;


--XC1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder at LABCELL_X11_Y5_N30
XC1L48 = BD1L10;


--XC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder at LABCELL_X11_Y5_N33
XC1L30 = BD1L10;


--XC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder at LABCELL_X11_Y5_N39
XC1L50 = BD1L10;


--XC1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder at LABCELL_X11_Y5_N36
XC1L36 = BD1L10;


--XC1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder at LABCELL_X12_Y7_N42
XC1L44 = ( BD1L10 );


--XC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder at LABCELL_X12_Y7_N3
XC1L62 = ( BD1L10 );


--XC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder at LABCELL_X12_Y7_N12
XC1L26 = ( BD1L10 );


--XC1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder at LABCELL_X12_Y7_N39
XC1L52 = BD1L10;


--XC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder at LABCELL_X12_Y7_N36
XC1L66 = BD1L10;


--XC1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder at LABCELL_X12_Y7_N57
XC1L64 = ( BD1L10 );


--XC1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder at LABCELL_X19_Y6_N48
XC1L68 = BD1L10;


--XC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder at LABCELL_X16_Y7_N3
XC1L54 = ( BD1L10 );


--XC1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder at LABCELL_X27_Y7_N3
XC1L76 = ( BD1L10 );


--XC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder at LABCELL_X27_Y7_N21
XC1L70 = ( BD1L10 );


--XC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder at LABCELL_X27_Y7_N12
XC1L38 = ( BD1L10 );


--MD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder at LABCELL_X7_Y5_N39
MD1L85 = PD1_jdo[19];


--MD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder at LABCELL_X7_Y5_N24
MD1L83 = ( PD1_jdo[18] );


--SD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]~feeder at LABCELL_X10_Y6_N33
SD1L5 = ( SD1_din_s1 );


--AE2L6 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X18_Y8_N3
AE2L6 = ( BE3_altera_reset_synchronizer_int_chain_out );


--A1L80 is key0_d2~feeder at LABCELL_X22_Y4_N39
A1L80 = ( key0_d1 );


--CD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~feeder at LABCELL_X4_Y5_N39
CD1L12 = PD1_jdo[6];


--MD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder at LABCELL_X7_Y5_N36
MD1L60 = ( PD1_jdo[6] );


--SD5L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]~feeder at LABCELL_X7_Y3_N51
SD5L4 = ( SD5_din_s1 );


--PD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder at LABCELL_X2_Y4_N48
PD1L55 = ( QD1_sr[31] );


--MD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder at MLABCELL_X8_Y5_N0
MD1L92 = PD1_jdo[23];


--MD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder at MLABCELL_X8_Y5_N30
MD1L80 = PD1_jdo[16];


--FB1L98 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder at MLABCELL_X3_Y4_N30
FB1L98 = AMPP_FUNCTION(!FB1_td_shift[6]);


--FB1L100 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder at MLABCELL_X3_Y4_N33
FB1L100 = AMPP_FUNCTION(!FB1_td_shift[7]);


--CD1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder at LABCELL_X4_Y5_N3
CD1L40 = ( PD1_jdo[24] );


--MD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder at MLABCELL_X8_Y5_N48
MD1L94 = PD1_jdo[24];


--QD1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder at MLABCELL_X3_Y5_N42
QD1L48 = QD1L81;


--MD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder at LABCELL_X7_Y5_N0
MD1L90 = ( PD1_jdo[22] );


--CD1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder at LABCELL_X4_Y5_N33
CD1L37 = PD1_jdo[22];


--BE3L3 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X11_Y5_N9
BE3L3 = ( BE3_altera_reset_synchronizer_int_chain[1] );


--CD1L25 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder at LABCELL_X4_Y5_N48
CD1L25 = ( PD1_jdo[14] );


--MD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder at LABCELL_X7_Y5_N18
MD1L76 = PD1_jdo[14];


--CD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder at LABCELL_X4_Y5_N0
CD1L27 = PD1_jdo[15];


--CD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder at LABCELL_X4_Y5_N57
CD1L15 = PD1_jdo[8];


--MD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~feeder at MLABCELL_X8_Y5_N51
MD1L71 = PD1_jdo[12];


--CD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~feeder at LABCELL_X4_Y5_N21
CD1L23 = PD1_jdo[13];


--MD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder at MLABCELL_X8_Y5_N6
MD1L73 = PD1_jdo[13];


--CD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder at LABCELL_X4_Y5_N54
CD1L20 = ( PD1_jdo[11] );


--MD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder at LABCELL_X7_Y5_N12
MD1L68 = PD1_jdo[10];


--CD1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~feeder at MLABCELL_X3_Y6_N45
CD1L18 = ( PD1_jdo[10] );


--MD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder at MLABCELL_X8_Y5_N3
MD1L66 = PD1_jdo[9];


--A1L85 is key1_d2~feeder at LABCELL_X36_Y1_N12
A1L85 = ( key1_d1 );


--FB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]~feeder at LABCELL_X7_Y2_N3
FB1L76 = AMPP_FUNCTION(!FB1L90);


--FB1L25 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder at LABCELL_X2_Y2_N57
FB1L25 = AMPP_FUNCTION(!FB1L24);


--PD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder at LABCELL_X1_Y5_N57
PD1L30 = QD1_sr[15];


--FB1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~feeder at MLABCELL_X3_Y4_N51
FB1L45 = AMPP_FUNCTION(!FB1L44);


--BE4L5 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X19_Y4_N54
BE4L5 = ( BE4L4 );


--AC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X16_Y4_N12
AC1L7 = ( A1L117 );


--AC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X16_Y4_N9
AC1L17 = ( A1L117 );


--AC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X16_Y4_N0
AC1L15 = A1L117;


--AC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X16_Y4_N3
AC1L13 = A1L117;


--AC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X16_Y4_N42
AC1L9 = A1L117;


--AC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X16_Y4_N45
AC1L11 = A1L117;


--N1L58 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder at LABCELL_X2_Y2_N33
N1L58 = AMPP_FUNCTION(!A1L6);


--N1L103 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder at LABCELL_X1_Y6_N9
N1L103 = AMPP_FUNCTION(!N1_jtag_ir_reg[8]);


--N1L101 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder at LABCELL_X1_Y6_N6
N1L101 = AMPP_FUNCTION(!N1_jtag_ir_reg[7]);


--N1L49 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder at MLABCELL_X3_Y2_N12
N1L49 = AMPP_FUNCTION(!N1L48);


--H1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]~feeder at LABCELL_X1_Y1_N54
H1L8 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[1]);


--H1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]~feeder at LABCELL_X1_Y1_N57
H1L10 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[2]);


--N1L56 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder at LABCELL_X2_Y2_N48
N1L56 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[3]);


--A1L78 is key0_d1~feeder at MLABCELL_X25_Y4_N48
A1L78 = ( A1L88 );


--FB1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at MLABCELL_X6_Y4_N18
FB1L47 = AMPP_FUNCTION();


--QD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder at LABCELL_X1_Y5_N36
QD1L2 = VCC;


--AC2L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|waitrequest_reset_override~feeder at LABCELL_X18_Y6_N21
AC2L19 = VCC;


--S1L3 is nios_system:u0|raminfr_be:inferred_ram_be_0|RAM_1~21feeder at LABCELL_X22_Y6_N30
S1L3 = VCC;


--S1L7 is nios_system:u0|raminfr_be:inferred_ram_be_0|RAM_2~21feeder at LABCELL_X18_Y6_N27
S1L7 = VCC;


--AC3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[12]~feeder at LABCELL_X13_Y5_N24
AC3L3 = VCC;


--BE1L4 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X19_Y8_N36
BE1L4 = VCC;


--S1L10 is nios_system:u0|raminfr_be:inferred_ram_be_0|RAM_3~21feeder at LABCELL_X18_Y6_N18
S1L10 = VCC;


--BD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder at LABCELL_X12_Y4_N30
BD1L9 = VCC;


--S1L13 is nios_system:u0|raminfr_be:inferred_ram_be_0|RAM_4~21feeder at LABCELL_X18_Y6_N12
S1L13 = VCC;


--BE3L5 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X11_Y5_N6
BE3L5 = VCC;


--UC1L411Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]~DUPLICATE at FF_X21_Y11_N40
--register power-up is low

UC1L411Q = DFFEAS(UC1L455, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[5],  ,  , UC1_E_new_inst);


--UC1L420Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]~DUPLICATE at FF_X21_Y11_N53
--register power-up is low

UC1L420Q = DFFEAS(UC1L461, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[11],  ,  , UC1_E_new_inst);


--UC1L418Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]~DUPLICATE at FF_X21_Y11_N22
--register power-up is low

UC1L418Q = DFFEAS(UC1L460, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[10],  ,  , UC1_E_new_inst);


--UC1L415Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]~DUPLICATE at FF_X21_Y11_N28
--register power-up is low

UC1L415Q = DFFEAS(UC1L458, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[8],  ,  , UC1_E_new_inst);


--UC1L425Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]~DUPLICATE at FF_X21_Y11_N35
--register power-up is low

UC1L425Q = DFFEAS(UC1L464, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[14],  ,  , UC1_E_new_inst);


--UC1L423Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]~DUPLICATE at FF_X21_Y11_N49
--register power-up is low

UC1L423Q = DFFEAS(UC1L463, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[13],  ,  , UC1_E_new_inst);


--FB1L8Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]~DUPLICATE at FF_X6_Y2_N43
--register power-up is low

FB1L8Q = AMPP_FUNCTION(A1L5, FB1_count[0], !N1_clr_reg, !Q1_state[4], GND, FB1L67);


--MD1L51Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~DUPLICATE at FF_X7_Y5_N52
--register power-up is low

MD1L51Q = DFFEAS(MD1L52, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[0],  , MD1L75, !PD1_take_action_ocimem_b);


--UC1L276Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]~DUPLICATE at FF_X22_Y7_N49
--register power-up is low

UC1L276Q = DFFEAS(UC1L636, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1L280Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14]~DUPLICATE at FF_X22_Y7_N7
--register power-up is low

UC1L280Q = DFFEAS(UC1L638, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  , UC1L1045,  );


--UC1L428Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]~DUPLICATE at FF_X21_Y11_N10
--register power-up is low

UC1L428Q = DFFEAS(UC1L466, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[16],  ,  , UC1_E_new_inst);


--UC1L406Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]~DUPLICATE at FF_X21_Y11_N19
--register power-up is low

UC1L406Q = DFFEAS(UC1L451, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[1],  ,  , UC1_E_new_inst);


--UC1L823Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg~DUPLICATE at FF_X18_Y9_N37
--register power-up is low

UC1L823Q = DFFEAS(UC1L822, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1_E_valid_from_R, UC1_W_status_reg_pie,  ,  , UC1_R_ctrl_exception);


--MD1L56Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~DUPLICATE at FF_X7_Y5_N47
--register power-up is low

MD1L56Q = DFFEAS(MD1L57, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[2],  , MD1L75, !PD1_take_action_ocimem_b);


--UC1L449Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]~DUPLICATE at FF_X22_Y10_N49
--register power-up is low

UC1L449Q = DFFEAS(UC1L481, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[31],  ,  , UC1_E_new_inst);


--MD1L59Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~DUPLICATE at FF_X7_Y5_N38
--register power-up is low

MD1L59Q = DFFEAS(MD1L60, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[3],  , MD1L75, !PD1_take_action_ocimem_b);


--UC1L965Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]~DUPLICATE at FF_X17_Y6_N7
--register power-up is low

UC1L965Q = DFFEAS(JC1L32, GLOBAL(A1L23), !AE2_r_sync_rst,  , !UC1L973, UC1L874,  ,  , UC1_av_ld_aligning_data);


--UC1L972Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]~DUPLICATE at FF_X17_Y7_N49
--register power-up is low

UC1L972Q = DFFEAS(JC1L35, GLOBAL(A1L23), !AE2_r_sync_rst,  , !UC1L973, UC1L874,  ,  , UC1_av_ld_aligning_data);


--UC1L447Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]~DUPLICATE at FF_X22_Y10_N7
--register power-up is low

UC1L447Q = DFFEAS(UC1L480, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[30],  ,  , UC1_E_new_inst);


--UC1L433Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]~DUPLICATE at FF_X22_Y10_N25
--register power-up is low

UC1L433Q = DFFEAS(UC1L470, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[20],  ,  , UC1_E_new_inst);


--UC1L439Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]~DUPLICATE at FF_X22_Y10_N10
--register power-up is low

UC1L439Q = DFFEAS(UC1L475, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[25],  ,  , UC1_E_new_inst);


--UC1L443Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]~DUPLICATE at FF_X22_Y10_N1
--register power-up is low

UC1L443Q = DFFEAS(UC1L478, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[28],  ,  , UC1_E_new_inst);


--UC1L445Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]~DUPLICATE at FF_X22_Y10_N34
--register power-up is low

UC1L445Q = DFFEAS(UC1L479, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UC1_E_src1[29],  ,  , UC1_E_new_inst);


--MD1L98Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~DUPLICATE at FF_X7_Y5_N5
--register power-up is low

MD1L98Q = DFFEAS(MD1L99, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[23],  , MD1L75, !PD1_take_action_ocimem_b);


--MD1L105Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~DUPLICATE at FF_X7_Y5_N16
--register power-up is low

MD1L105Q = DFFEAS(MD1L106, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[26],  , MD1L75, !PD1_take_action_ocimem_b);


--MD1L79Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~DUPLICATE at FF_X8_Y5_N32
--register power-up is low

MD1L79Q = DFFEAS(MD1L80, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[13],  , MD1L75, !PD1_take_action_ocimem_b);


--MD1L65Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~DUPLICATE at FF_X8_Y5_N5
--register power-up is low

MD1L65Q = DFFEAS(MD1L66, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[6],  , MD1L75, !PD1_take_action_ocimem_b);


--MD1L108Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~DUPLICATE at FF_X8_Y5_N37
--register power-up is low

MD1L108Q = DFFEAS(MD1L109, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[27],  , MD1L75, !PD1_take_action_ocimem_b);


--MD1L114Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE at FF_X7_Y5_N22
--register power-up is low

MD1L114Q = DFFEAS(MD1L115, GLOBAL(A1L23),  ,  , MD1L50, YD1_q_a[30],  , MD1L75, !PD1_take_action_ocimem_b);


--V1L7Q is nios_system:u0|nios_system_leds:leds|data_out[0]~DUPLICATE at FF_X21_Y5_N49
--register power-up is low

V1L7Q = DFFEAS(V1L8, GLOBAL(A1L23), !AE2_r_sync_rst,  , V1L3,  ,  ,  ,  );


--ZB7L9Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X18_Y5_N13
--register power-up is low

ZB7L9Q = DFFEAS(ZB7L8, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L1039Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write~DUPLICATE at FF_X18_Y6_N49
--register power-up is low

UC1L1039Q = DFFEAS(UC1_E_st_stall, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L730Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]~DUPLICATE at FF_X28_Y8_N37
--register power-up is low

UC1L730Q = DFFEAS(UC1L299, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L983Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read~DUPLICATE at FF_X19_Y5_N4
--register power-up is low

UC1L983Q = DFFEAS(UC1_d_read_nxt, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2L6Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_be_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X18_Y6_N1
--register power-up is low

ZB2L6Q = DFFEAS(ZB2L5, GLOBAL(A1L23), BE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--AC2L15Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|wait_latency_counter[1]~DUPLICATE at FF_X18_Y6_N37
--register power-up is low

AC2L15Q = DFFEAS(AC2L16, GLOBAL(A1L23), BE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--AC2L12Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_be_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE at FF_X18_Y6_N55
--register power-up is low

AC2L12Q = DFFEAS(AC2L17, GLOBAL(A1L23), BE1_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--AC6L14Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbuttons_s1_translator|wait_latency_counter[0]~DUPLICATE at FF_X15_Y6_N40
--register power-up is low

AC6L14Q = DFFEAS(AC6L16, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L6Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_004|saved_grant[0]~DUPLICATE at FF_X15_Y6_N7
--register power-up is low

XB2L6Q = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  , XB2L57, MC2L2,  ,  , VCC);


--AC3L10Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X13_Y5_N4
--register power-up is low

AC3L10Q = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , UB1L9,  ,  , VCC);


--UC1L282Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15]~DUPLICATE at FF_X22_Y7_N16
--register power-up is low

UC1L282Q = DFFEAS(UC1L639, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  ,  ,  );


--UC1L267Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]~DUPLICATE at FF_X19_Y7_N1
--register power-up is low

UC1L267Q = DFFEAS(UC1L628, GLOBAL(A1L23), !AE2_r_sync_rst,  , UC1L689,  ,  ,  ,  );


--UC1L703Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero~DUPLICATE at FF_X23_Y8_N31
--register power-up is low

UC1L703Q = DFFEAS(UC1L215, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--XC1L84Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~DUPLICATE at FF_X11_Y6_N52
--register power-up is low

XC1L84Q = DFFEAS(XC1L83, GLOBAL(A1L23),  ,  ,  ,  ,  ,  ,  );


--AC4L16Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]~DUPLICATE at FF_X13_Y5_N19
--register power-up is low

AC4L16Q = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[12],  ,  , VCC);


--AC4L19Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]~DUPLICATE at FF_X15_Y5_N40
--register power-up is low

AC4L19Q = DFFEAS( , GLOBAL(A1L23), !AE2_r_sync_rst,  ,  , XC1_readdata[14],  ,  , VCC);


--UC1L721Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst~DUPLICATE at FF_X18_Y9_N53
--register power-up is low

UC1L721Q = DFFEAS(UC1_D_op_wrctl, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--Z1L10Q is nios_system:u0|nios_system_pushbuttons:pushbuttons|edge_capture[0]~DUPLICATE at FF_X13_Y6_N23
--register power-up is low

Z1L10Q = DFFEAS(Z1L14, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L931Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]~DUPLICATE at FF_X16_Y7_N31
--register power-up is low

UC1L931Q = DFFEAS(UC1L942, GLOBAL(A1L23), !AE2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L28Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE at FF_X12_Y5_N4
--register power-up is low

SB2L28Q = DFFEAS(SB2_counter_comb_bita1, GLOBAL(A1L23), !AE2_r_sync_rst,  , PB2L3,  ,  ,  ,  );


--SB2L31Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE at FF_X12_Y5_N10
--register power-up is low

SB2L31Q = DFFEAS(SB2_counter_comb_bita3, GLOBAL(A1L23), !AE2_r_sync_rst,  , PB2L3,  ,  ,  ,  );


--SB1L31Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE at FF_X15_Y5_N10
--register power-up is low

SB1L31Q = DFFEAS(SB1_counter_comb_bita3, GLOBAL(A1L23), !AE2_r_sync_rst,  , PB1L1,  ,  ,  ,  );


--SB1L28Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE at FF_X15_Y5_N4
--register power-up is low

SB1L28Q = DFFEAS(SB1_counter_comb_bita1, GLOBAL(A1L23), !AE2_r_sync_rst,  , PB1L1,  ,  ,  ,  );


--MD1L63Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE at FF_X10_Y5_N25
--register power-up is low

MD1L63Q = DFFEAS(MD1L135, GLOBAL(A1L23),  ,  , MD1L50,  ,  ,  ,  );


--P1L11Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE at FF_X1_Y3_N25
--register power-up is low

P1L11Q = AMPP_FUNCTION(A1L5, P1L13, GND, P1L9);


--P1L4Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE at FF_X1_Y3_N58
--register power-up is low

P1L4Q = AMPP_FUNCTION(A1L5, P1L15, GND, P1L9);


--P1L7Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE at FF_X1_Y3_N41
--register power-up is low

P1L7Q = AMPP_FUNCTION(A1L5, P1L16, GND, P1L9);


--N1L110Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE at FF_X1_Y1_N25
--register power-up is low

N1L110Q = AMPP_FUNCTION(A1L5, N1L114, GND, N1L109);


