// Seed: 2071965201
module module_0 (
    input tri0 id_0,
    input wand id_1,
    output wire id_2,
    output supply1 id_3
);
  always_latch $clog2(64);
  ;
  module_2 modCall_1 (
      id_1,
      id_2,
      id_3,
      id_2,
      id_1,
      id_1
  );
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    output wor id_2,
    input supply0 id_3
);
  always $signed(24);
  ;
  logic id_5;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri id_0,
    output tri1 id_1,
    output supply0 id_2#(
        .id_7(-1),
        .sum (-1)
    ),
    output uwire id_3,
    input supply0 id_4,
    input supply0 id_5
    , id_8
);
  wire ["" : 1] id_9;
  id_10 :
  assert property (@(negedge id_5, 1) 1) if (1) $signed(19);
  ;
  localparam id_11 = 1;
  assign module_0.id_0 = 0;
  wire id_12, id_13, id_14;
  tri1 id_15, id_16;
  assign id_15 = id_14 - -1 | "" ** id_13 != id_10;
  initial $unsigned(44);
  ;
  parameter id_17 = 1;
endmodule
