<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Test
should_fail: 0
tags: 22.6
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-22
top_module: 
type: preprocessing
mode: preprocessing
files: <a href="../../../tests/chapter-22/22.6--ifdef-behavioral.sv.html" target="file-frame">tests/chapter-22/22.6--ifdef-behavioral.sv</a>
time_elapsed: 0.087s
ram usage: 11576 KB
</pre>
<pre class="log">

module and_op (a, b, c);
	output a;
	input b, c;
		and a1 (a,b,c);
endmodule

</pre>
</body>