module and_3(out, a, b, c);

	output logic out;
	input logic a,b,c;
	logic w1;
	
	and #50 and0(w1, a, b);
	and #50 and1(out, w1, c);

endmodule
