mkdir -p ./results/asap7/riscv_v_rf/base ./logs/asap7/riscv_v_rf/base ./reports/asap7/riscv_v_rf/base ./objects/asap7/riscv_v_rf/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_rf/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/asap7/riscv_v_rf/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
58. Executing Liberty frontend: ./objects/asap7/riscv_v_rf/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
59. Executing Liberty frontend: ./objects/asap7/riscv_v_rf/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
60. Executing Liberty frontend: ./objects/asap7/riscv_v_rf/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
61. Executing Liberty frontend: ./objects/asap7/riscv_v_rf/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
62. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_rf/base/clock_period.txt
Setting clock period to 5000.0
63. Executing HIERARCHY pass (managing design hierarchy).
64. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_rf'.
64.1. Analyzing design hierarchy..
64.2. Analyzing design hierarchy..
65. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module riscv_v_rf because it contains processes (run 'proc' command first).
66. Executing RTLIL backend.
Warnings: 1 unique messages, 1 total
End of script. Logfile hash: ed27832f83, CPU: user 0.60s system 0.03s, MEM: 82.25 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 78% 6x read_liberty (0 sec), 11% 1x hierarchy (0 sec), ...
Elapsed time: 0:00.70[h:]min:sec. CPU time: user 0.66 sys 0.03 (99%). Peak memory: 85376KB.
mkdir -p ./results/asap7/riscv_v_rf/base ./logs/asap7/riscv_v_rf/base ./reports/asap7/riscv_v_rf/base
(export VERILOG_FILES=./results/asap7/riscv_v_rf/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_rf/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (80%). Peak memory: 12800KB.
mkdir -p ./results/asap7/riscv_v_rf/base ./logs/asap7/riscv_v_rf/base ./reports/asap7/riscv_v_rf/base ./objects/asap7/riscv_v_rf/base
(export VERILOG_FILES=./results/asap7/riscv_v_rf/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/asap7/riscv_v_rf/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/asap7/riscv_v_rf/base/lib/asap7sc7p5t_AO_RVT_FF_nldm_211120.lib
3. Executing Liberty frontend: ./objects/asap7/riscv_v_rf/base/lib/asap7sc7p5t_INVBUF_RVT_FF_nldm_220122.lib
4. Executing Liberty frontend: ./objects/asap7/riscv_v_rf/base/lib/asap7sc7p5t_OA_RVT_FF_nldm_211120.lib
5. Executing Liberty frontend: ./objects/asap7/riscv_v_rf/base/lib/asap7sc7p5t_SIMPLE_RVT_FF_nldm_211120.lib
6. Executing Liberty frontend: ./objects/asap7/riscv_v_rf/base/lib/asap7sc7p5t_SEQ_RVT_FF_nldm_220123.lib
7. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_clkgate_R.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/asap7/riscv_v_rf/base/clock_period.txt
Setting clock period to 5000.0
synth -top riscv_v_rf -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
8. Executing SYNTH pass.
8.1. Executing HIERARCHY pass (managing design hierarchy).
8.1.1. Analyzing design hierarchy..
8.1.2. Analyzing design hierarchy..
8.2. Executing PROC pass (convert processes to netlists).
8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
8.2.4. Executing PROC_INIT pass (extract init attributes).
8.2.5. Executing PROC_ARST pass (detect async resets in processes).
8.2.6. Executing PROC_ROM pass (convert switches to ROMs).
8.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
8.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
8.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
8.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
8.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
8.2.12. Executing OPT_EXPR pass (perform const folding).
8.3. Executing FLATTEN pass (flatten design).
8.4. Executing OPT_EXPR pass (perform const folding).
8.5. Executing OPT_CLEAN pass (remove unused cells and wires).
8.6. Executing CHECK pass (checking for obvious problems).
8.7. Executing OPT pass (performing simple optimizations).
8.7.1. Executing OPT_EXPR pass (perform const folding).
8.7.2. Executing OPT_MERGE pass (detect identical cells).
8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.5. Executing OPT_MERGE pass (detect identical cells).
8.7.6. Executing OPT_DFF pass (perform DFF optimizations).
8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.8. Executing OPT_EXPR pass (perform const folding).
8.7.9. Rerunning OPT passes. (Maybe there is more to do..)
8.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.7.12. Executing OPT_MERGE pass (detect identical cells).
8.7.13. Executing OPT_DFF pass (perform DFF optimizations).
8.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.7.15. Executing OPT_EXPR pass (perform const folding).
8.7.16. Finished OPT passes. (There is nothing left to do.)
8.8. Executing FSM pass (extract and optimize FSM).
8.8.1. Executing FSM_DETECT pass (finding FSMs in design).
8.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
8.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
8.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
8.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
8.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
8.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
8.9. Executing OPT pass (performing simple optimizations).
8.9.1. Executing OPT_EXPR pass (perform const folding).
8.9.2. Executing OPT_MERGE pass (detect identical cells).
8.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.9.5. Executing OPT_MERGE pass (detect identical cells).
8.9.6. Executing OPT_DFF pass (perform DFF optimizations).
8.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.9.8. Executing OPT_EXPR pass (perform const folding).
8.9.9. Finished OPT passes. (There is nothing left to do.)
8.10. Executing WREDUCE pass (reducing word size of cells).
8.11. Executing PEEPOPT pass (run peephole optimizers).
8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
8.13. Executing ALUMACC pass (create $alu and $macc cells).
8.14. Executing SHARE pass (SAT-based resource sharing).
8.15. Executing OPT pass (performing simple optimizations).
8.15.1. Executing OPT_EXPR pass (perform const folding).
8.15.2. Executing OPT_MERGE pass (detect identical cells).
8.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.15.5. Executing OPT_MERGE pass (detect identical cells).
8.15.6. Executing OPT_DFF pass (perform DFF optimizations).
8.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15.8. Executing OPT_EXPR pass (perform const folding).
8.15.9. Finished OPT passes. (There is nothing left to do.)
8.16. Executing MEMORY pass.
8.16.1. Executing OPT_MEM pass (optimize memories).
8.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
8.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
8.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
8.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
8.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
8.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
8.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
8.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
8.17. Executing OPT_CLEAN pass (remove unused cells and wires).
9. Executing SYNTH pass.
9.1. Executing OPT pass (performing simple optimizations).
9.1.1. Executing OPT_EXPR pass (perform const folding).
9.1.2. Executing OPT_MERGE pass (detect identical cells).
9.1.3. Executing OPT_DFF pass (perform DFF optimizations).
9.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.1.5. Finished fast OPT passes.
9.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
9.3. Executing OPT pass (performing simple optimizations).
9.3.1. Executing OPT_EXPR pass (perform const folding).
9.3.2. Executing OPT_MERGE pass (detect identical cells).
9.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.3.5. Executing OPT_MERGE pass (detect identical cells).
9.3.6. Executing OPT_SHARE pass.
9.3.7. Executing OPT_DFF pass (perform DFF optimizations).
9.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
9.3.9. Executing OPT_EXPR pass (perform const folding).
9.3.10. Rerunning OPT passes. (Maybe there is more to do..)
9.3.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.3.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.3.13. Executing OPT_MERGE pass (detect identical cells).
9.3.14. Executing OPT_SHARE pass.
9.3.15. Executing OPT_DFF pass (perform DFF optimizations).
9.3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
9.3.17. Executing OPT_EXPR pass (perform const folding).
9.3.18. Finished OPT passes. (There is nothing left to do.)
9.4. Executing TECHMAP pass (map to technology primitives).
9.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
9.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
9.4.3. Continuing TECHMAP pass.
9.4.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.19. Executing OPT_EXPR pass (perform const folding).
9.4.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.26. Executing OPT_EXPR pass (perform const folding).
9.4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.33. Executing OPT_EXPR pass (perform const folding).
9.4.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.40. Executing OPT_EXPR pass (perform const folding).
9.4.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.47. Executing OPT_EXPR pass (perform const folding).
9.4.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.54. Executing OPT_EXPR pass (perform const folding).
9.4.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.61. Executing OPT_EXPR pass (perform const folding).
9.4.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.68. Executing OPT_EXPR pass (perform const folding).
9.4.74. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.75. Executing OPT_EXPR pass (perform const folding).
9.4.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.82. Executing OPT_EXPR pass (perform const folding).
9.4.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.89. Executing OPT_EXPR pass (perform const folding).
9.4.95. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.96. Executing OPT_EXPR pass (perform const folding).
9.4.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.103. Executing OPT_EXPR pass (perform const folding).
9.4.109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.110. Executing OPT_EXPR pass (perform const folding).
9.4.116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.117. Executing OPT_EXPR pass (perform const folding).
9.4.118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4.119. Executing OPT_EXPR pass (perform const folding).
9.5. Executing OPT pass (performing simple optimizations).
9.5.1. Executing OPT_EXPR pass (perform const folding).
9.5.2. Executing OPT_MERGE pass (detect identical cells).
9.5.3. Executing OPT_DFF pass (perform DFF optimizations).
9.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.5.5. Finished fast OPT passes.
9.6. Executing ABC pass (technology mapping using ABC).
9.6.1. Extracting gate netlist of module `\riscv_v_rf' to `<abc-temp-dir>/input.blif'..
9.7. Executing OPT pass (performing simple optimizations).
9.7.1. Executing OPT_EXPR pass (perform const folding).
9.7.2. Executing OPT_MERGE pass (detect identical cells).
9.7.3. Executing OPT_DFF pass (perform DFF optimizations).
9.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.7.5. Finished fast OPT passes.
9.8. Executing HIERARCHY pass (managing design hierarchy).
9.8.1. Analyzing design hierarchy..
9.8.2. Analyzing design hierarchy..
9.9. Printing statistics.
9.10. Executing CHECK pass (checking for obvious problems).
10. Executing OPT pass (performing simple optimizations).
10.1. Executing OPT_EXPR pass (perform const folding).
10.2. Executing OPT_MERGE pass (detect identical cells).
10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.5. Executing OPT_MERGE pass (detect identical cells).
10.6. Executing OPT_DFF pass (perform DFF optimizations).
10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
10.8. Executing OPT_EXPR pass (perform const folding).
10.9. Rerunning OPT passes. (Maybe there is more to do..)
10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
10.12. Executing OPT_MERGE pass (detect identical cells).
10.13. Executing OPT_DFF pass (perform DFF optimizations).
10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
10.15. Executing OPT_EXPR pass (perform const folding).
10.16. Finished OPT passes. (There is nothing left to do.)
11. Executing TECHMAP pass (map to technology primitives).
11.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
11.2. Continuing TECHMAP pass.
12. Executing TECHMAP pass (map to technology primitives).
12.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/yoSys/cells_latch_R.v
12.2. Continuing TECHMAP pass.
13. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
13.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
14. Executing OPT pass (performing simple optimizations).
14.1. Executing OPT_EXPR pass (perform const folding).
14.2. Executing OPT_MERGE pass (detect identical cells).
14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
14.5. Executing OPT_MERGE pass (detect identical cells).
14.6. Executing OPT_DFF pass (perform DFF optimizations).
14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
14.8. Executing OPT_EXPR pass (perform const folding).
14.9. Rerunning OPT passes. (Maybe there is more to do..)
14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
14.12. Executing OPT_MERGE pass (detect identical cells).
14.13. Executing OPT_DFF pass (perform DFF optimizations).
14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
14.15. Executing OPT_EXPR pass (perform const folding).
14.16. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/asap7/riscv_v_rf/base/lib/merged.lib -constr ./objects/asap7/riscv_v_rf/base/abc.constr -dont_use *x1p*_ASAP7* -dont_use *xp*_ASAP7* -dont_use SDF* -dont_use ICG* -D 5000.0
15. Executing ABC pass (technology mapping using ABC).
15.1. Extracting gate netlist of module `\riscv_v_rf' to `<abc-temp-dir>/input.blif'..
15.1.1. Executing ABC.
15.1.2. Re-integrating ABC results.
16. Executing SETUNDEF pass (replace undef values with defined constants).
17. Executing SPLITNETS pass (splitting up multi-bit signals).
18. Executing OPT_CLEAN pass (remove unused cells and wires).
19. Executing HILOMAP pass (mapping to constant drivers).
20. Executing INSBUF pass (insert buffer cells for connected wires).
21. Executing CHECK pass (checking for obvious problems).
22. Printing statistics.
23. Executing Verilog backend.
exec cp ./designs/asap7/riscv_v_rf/constraint.sdc ./results/asap7/riscv_v_rf/base/1_synth.sdc
End of script. Logfile hash: 001fa0a9e1, CPU: user 439.63s system 14.87s, MEM: 20176.38 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 35% 107x opt_expr (173 sec), 12% 22x opt_clean (61 sec), ...
Elapsed time: 8:05.91[h:]min:sec. CPU time: user 469.56 sys 16.29 (99%). Peak memory: 20660612KB.
mkdir -p ./results/asap7/riscv_v_rf/base ./logs/asap7/riscv_v_rf/base ./reports/asap7/riscv_v_rf/base
cp ./results/asap7/riscv_v_rf/base/1_1_yosys.v ./results/asap7/riscv_v_rf/base/1_synth.v
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef, created 24 layers, 9 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/lef/asap7sc7p5t_28_R_1x_220121a.lef, created 212 library cells
[WARNING STA-0347] current_design for other than top cell not supported.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 45091
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.016, 200.070).
[INFO IFP-0001] Added 1110 rows of 5555 site asap7sc7p5t.
[INFO RSZ-0026] Removed 5845 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 4536 u^2 5% utilization.
Elapsed time: 0:34.51[h:]min:sec. CPU time: user 34.29 sys 0.22 (99%). Peak memory: 449252KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
[WARNING STA-0347] current_design for other than top cell not supported.
place_pins -hor_layers M4 -ver_layers M5 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:01.60[h:]min:sec. CPU time: user 1.47 sys 0.12 (99%). Peak memory: 278208KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/asap7/riscv_v_rf/base/2_2_floorplan_io.odb ./results/asap7/riscv_v_rf/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.16[h:]min:sec. CPU time: user 0.11 sys 0.05 (100%). Peak memory: 100608KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
No macros found: Skipping macro_placement
Elapsed time: 0:01.61[h:]min:sec. CPU time: user 1.48 sys 0.12 (100%). Peak memory: 274044KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
Tap and End Cap cell insertion
  TAP Cell          : TAPCELL_ASAP7_75t_R
  ENDCAP Cell       : TAPCELL_ASAP7_75t_R
  Halo Around Macro : 2 2
  TAP Cell Distance : 25
[INFO TAP-0004] Inserted 2220 endcaps.
[INFO TAP-0005] Inserted 6672 tapcells.
Elapsed time: 0:01.56[h:]min:sec. CPU time: user 1.44 sys 0.11 (100%). Peak memory: 252928KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[INFO PDN-0001] Inserting grid: top
Elapsed time: 0:03.69[h:]min:sec. CPU time: user 3.52 sys 0.14 (99%). Peak memory: 302696KB.
cp ./results/asap7/riscv_v_rf/base/2_6_floorplan_pdn.odb ./results/asap7/riscv_v_rf/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             48138
[INFO GPL-0007] NumPlaceInstances:        39246
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  39416
[INFO GPL-0011] NumPins:                 147931
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:        4536.217 um^2
[INFO GPL-0019] Util:                     5.060 %
[INFO GPL-0020] StdInstsArea:          4536.217 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    815614
[INFO GPL-0032] FillerInit:NumGNets:      39416
[INFO GPL-0033] FillerInit:NumGPins:     147931
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.116 um^2
[INFO GPL-0025] IdealBinArea:             0.116 um^2
[INFO GPL-0026] IdealBinCnt:             777798
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             48138
[INFO GPL-0007] NumPlaceInstances:        39246
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  39416
[INFO GPL-0011] NumPins:                 147345
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:        4536.217 um^2
[INFO GPL-0019] Util:                     5.060 %
[INFO GPL-0020] StdInstsArea:          4536.217 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    435607
[INFO GPL-0032] FillerInit:NumGNets:      39416
[INFO GPL-0033] FillerInit:NumGPins:     147345
[INFO GPL-0023] TargetDensity:            0.535
[INFO GPL-0024] AvrgPlaceInstArea:        0.116 um^2
[INFO GPL-0025] IdealBinArea:             0.216 um^2
[INFO GPL-0026] IdealBinCnt:             416356
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.997 HPWL: 23735753
[NesterovSolve] Iter:   10 overflow: 0.998 HPWL: 6473567
[NesterovSolve] Iter:   20 overflow: 0.998 HPWL: 5888410
[NesterovSolve] Iter:   30 overflow: 0.998 HPWL: 5805631
[NesterovSolve] Iter:   40 overflow: 0.998 HPWL: 5792896
[NesterovSolve] Iter:   50 overflow: 0.998 HPWL: 5785584
[NesterovSolve] Iter:   60 overflow: 0.998 HPWL: 5790871
[NesterovSolve] Iter:   70 overflow: 0.998 HPWL: 5806472
[NesterovSolve] Iter:   80 overflow: 0.998 HPWL: 5843101
[NesterovSolve] Iter:   90 overflow: 0.998 HPWL: 5934801
[NesterovSolve] Iter:  100 overflow: 0.998 HPWL: 6190293
[NesterovSolve] Iter:  110 overflow: 0.997 HPWL: 6925767
[NesterovSolve] Iter:  120 overflow: 0.997 HPWL: 8499174
[NesterovSolve] Iter:  130 overflow: 0.995 HPWL: 10431137
[NesterovSolve] Iter:  140 overflow: 0.992 HPWL: 12204904
[NesterovSolve] Iter:  150 overflow: 0.988 HPWL: 13904450
[NesterovSolve] Iter:  160 overflow: 0.984 HPWL: 15832353
[NesterovSolve] Iter:  170 overflow: 0.978 HPWL: 18437671
[NesterovSolve] Iter:  180 overflow: 0.968 HPWL: 21891637
[NesterovSolve] Iter:  190 overflow: 0.953 HPWL: 26978676
[NesterovSolve] Iter:  200 overflow: 0.932 HPWL: 38028277
[NesterovSolve] Iter:  210 overflow: 0.906 HPWL: 47890543
[NesterovSolve] Iter:  220 overflow: 0.887 HPWL: 45242685
[NesterovSolve] Iter:  230 overflow: 0.863 HPWL: 42867121
[NesterovSolve] Iter:  240 overflow: 0.823 HPWL: 59028043
[NesterovSolve] Iter:  250 overflow: 0.795 HPWL: 66446229
[NesterovSolve] Iter:  260 overflow: 0.778 HPWL: 60361461
[NesterovSolve] Iter:  270 overflow: 0.737 HPWL: 73482627
[NesterovSolve] Iter:  280 overflow: 0.714 HPWL: 63633566
[NesterovSolve] Iter:  290 overflow: 0.681 HPWL: 66964635
[NesterovSolve] Iter:  300 overflow: 0.632 HPWL: 67563942
[NesterovSolve] Iter:  310 overflow: 0.593 HPWL: 67297115
[NesterovSolve] Iter:  320 overflow: 0.552 HPWL: 67165785
[NesterovSolve] Iter:  330 overflow: 0.507 HPWL: 66367027
[NesterovSolve] Iter:  340 overflow: 0.460 HPWL: 66637314
[NesterovSolve] Iter:  350 overflow: 0.415 HPWL: 67349772
[NesterovSolve] Iter:  360 overflow: 0.366 HPWL: 67870696
[NesterovSolve] Iter:  370 overflow: 0.323 HPWL: 68187070
[NesterovSolve] Iter:  380 overflow: 0.285 HPWL: 68357962
[NesterovSolve] Iter:  390 overflow: 0.247 HPWL: 68587670
[NesterovSolve] Iter:  400 overflow: 0.211 HPWL: 69039057
[NesterovSolve] Iter:  410 overflow: 0.181 HPWL: 68120929
[NesterovSolve] Iter:  420 overflow: 0.155 HPWL: 66930517
[NesterovSolve] Iter:  430 overflow: 0.133 HPWL: 67131419
[NesterovSolve] Iter:  440 overflow: 0.115 HPWL: 67321155
[NesterovSolve] Iter:  450 overflow: 0.100 HPWL: 67504565
[NesterovSolve] Finished with Overflow: 0.099898
Elapsed time: 1:19.41[h:]min:sec. CPU time: user 150.44 sys 0.48 (190%). Peak memory: 547404KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers M4 -ver_layers M5
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           20780
[INFO PPL-0002] Number of I/O             586
[INFO PPL-0003] Number of I/O w/sink      586
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 83118.05 um.
Elapsed time: 0:01.80[h:]min:sec. CPU time: user 1.61 sys 0.15 (98%). Peak memory: 296752KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             48138
[INFO GPL-0007] NumPlaceInstances:        39246
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  39416
[INFO GPL-0011] NumPins:                 147931
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:        4536.217 um^2
[INFO GPL-0019] Util:                     5.060 %
[INFO GPL-0020] StdInstsArea:          4536.217 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    815614
[INFO GPL-0032] FillerInit:NumGNets:      39416
[INFO GPL-0033] FillerInit:NumGPins:     147931
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        0.116 um^2
[INFO GPL-0025] IdealBinArea:             0.116 um^2
[INFO GPL-0026] IdealBinCnt:             777798
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
global_placement -density 0.5353019295632839 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.054  0.270 ) um
[INFO GPL-0004] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0006] NumInstances:             48138
[INFO GPL-0007] NumPlaceInstances:        39246
[INFO GPL-0008] NumFixedInstances:         8892
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  39416
[INFO GPL-0011] NumPins:                 147931
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 500.000 500.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.016 200.070 ) ( 499.986 499.770 ) um
[INFO GPL-0016] CoreArea:             89901.009 um^2
[INFO GPL-0017] NonPlaceInstsArea:      259.291 um^2
[INFO GPL-0018] PlaceInstsArea:        4536.217 um^2
[INFO GPL-0019] Util:                     5.060 %
[INFO GPL-0020] StdInstsArea:          4536.217 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00013968 HPWL: 176774138
[InitialPlace]  Iter: 2 CG residual: 0.00027975 HPWL: 139589632
[InitialPlace]  Iter: 3 CG residual: 0.00025782 HPWL: 136706086
[InitialPlace]  Iter: 4 CG residual: 0.00030830 HPWL: 134526215
[InitialPlace]  Iter: 5 CG residual: 0.00032146 HPWL: 132079080
[InitialPlace]  Iter: 6 CG residual: 0.00035302 HPWL: 130253800
[InitialPlace]  Iter: 7 CG residual: 0.00022144 HPWL: 125543437
[InitialPlace]  Iter: 8 CG residual: 0.00017480 HPWL: 123500442
[InitialPlace]  Iter: 9 CG residual: 0.00011424 HPWL: 119027336
[InitialPlace]  Iter: 10 CG residual: 0.00008876 HPWL: 116458219
[InitialPlace]  Iter: 11 CG residual: 0.00006102 HPWL: 113706817
[InitialPlace]  Iter: 12 CG residual: 0.00004983 HPWL: 112709629
[InitialPlace]  Iter: 13 CG residual: 0.00003339 HPWL: 111291356
[InitialPlace]  Iter: 14 CG residual: 0.00002469 HPWL: 111221318
[InitialPlace]  Iter: 15 CG residual: 0.00002352 HPWL: 110498189
[InitialPlace]  Iter: 16 CG residual: 0.00001957 HPWL: 110880873
[InitialPlace]  Iter: 17 CG residual: 0.00001550 HPWL: 110121106
[InitialPlace]  Iter: 18 CG residual: 0.00001939 HPWL: 110341355
[InitialPlace]  Iter: 19 CG residual: 0.00001333 HPWL: 109818625
[InitialPlace]  Iter: 20 CG residual: 0.00001197 HPWL: 110076239
[INFO GPL-0031] FillerInit:NumGCells:    435607
[INFO GPL-0032] FillerInit:NumGNets:      39416
[INFO GPL-0033] FillerInit:NumGPins:     147931
[INFO GPL-0023] TargetDensity:            0.535
[INFO GPL-0024] AvrgPlaceInstArea:        0.116 um^2
[INFO GPL-0025] IdealBinArea:             0.216 um^2
[INFO GPL-0026] IdealBinCnt:             416356
[INFO GPL-0027] TotalBinArea:         89901.009 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  0.586  0.586 )
[INFO GPL-0030] NumBins: 262144
[NesterovSolve] Iter:    1 overflow: 0.954 HPWL: 96956218
[NesterovSolve] Iter:   10 overflow: 0.936 HPWL: 98203662
[NesterovSolve] Iter:   20 overflow: 0.930 HPWL: 99208286
[NesterovSolve] Iter:   30 overflow: 0.926 HPWL: 100964079
[NesterovSolve] Iter:   40 overflow: 0.923 HPWL: 103338555
[NesterovSolve] Iter:   50 overflow: 0.922 HPWL: 106330435
[NesterovSolve] Iter:   60 overflow: 0.922 HPWL: 109631240
[NesterovSolve] Iter:   70 overflow: 0.920 HPWL: 112857374
[NesterovSolve] Iter:   80 overflow: 0.920 HPWL: 115882069
[NesterovSolve] Iter:   90 overflow: 0.921 HPWL: 118484348
[NesterovSolve] Iter:  100 overflow: 0.919 HPWL: 120451384
[NesterovSolve] Iter:  110 overflow: 0.917 HPWL: 121902056
[NesterovSolve] Iter:  120 overflow: 0.915 HPWL: 122867465
[NesterovSolve] Iter:  130 overflow: 0.912 HPWL: 123538755
[NesterovSolve] Iter:  140 overflow: 0.909 HPWL: 123997759
[NesterovSolve] Iter:  150 overflow: 0.903 HPWL: 124664493
[NesterovSolve] Iter:  160 overflow: 0.893 HPWL: 126066538
[NesterovSolve] Iter:  170 overflow: 0.879 HPWL: 129138291
[NesterovSolve] Iter:  180 overflow: 0.861 HPWL: 133693615
[NesterovSolve] Iter:  190 overflow: 0.844 HPWL: 132247998
[NesterovSolve] Iter:  200 overflow: 0.827 HPWL: 124140033
[NesterovSolve] Iter:  210 overflow: 0.801 HPWL: 125643862
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.71e-09
[INFO GPL-0103] Timing-driven: weighted 3924 nets.
[NesterovSolve] Iter:  220 overflow: 0.771 HPWL: 138109746
[NesterovSolve] Iter:  230 overflow: 0.754 HPWL: 128294480
[NesterovSolve] Iter:  240 overflow: 0.721 HPWL: 128865236
[NesterovSolve] Iter:  250 overflow: 0.693 HPWL: 123214386
[NesterovSolve] Iter:  260 overflow: 0.652 HPWL: 129198105
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.49e-09
[INFO GPL-0103] Timing-driven: weighted 3924 nets.
[NesterovSolve] Iter:  270 overflow: 0.618 HPWL: 127469713
[NesterovSolve] Snapshot saved at iter = 273
[NesterovSolve] Iter:  280 overflow: 0.580 HPWL: 123936666
[NesterovSolve] Iter:  290 overflow: 0.536 HPWL: 123877714
[NesterovSolve] Iter:  300 overflow: 0.492 HPWL: 124765787
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.87e-09
[INFO GPL-0103] Timing-driven: weighted 3923 nets.
[NesterovSolve] Iter:  310 overflow: 0.447 HPWL: 124575711
[NesterovSolve] Iter:  320 overflow: 0.400 HPWL: 125121960
[NesterovSolve] Iter:  330 overflow: 0.352 HPWL: 125761287
[NesterovSolve] Iter:  340 overflow: 0.310 HPWL: 125990138
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) (  540  540 ) DBU
[INFO GPL-0038] TileCnt:     925  925
[INFO GPL-0040] NumTiles: 855625
[INFO GPL-0081] TotalRouteOverflow: 0.0
[INFO GPL-0082] OverflowTileCnt: 0
[INFO GPL-0083] 0.5%RC: 0.6377500271958764
[INFO GPL-0084] 1.0%RC: 0.6255910159606194
[INFO GPL-0085] 2.0%RC: 0.6122602929379614
[INFO GPL-0086] 5.0%RC: 0.5910723334004437
[INFO GPL-0087] FinalRC: 0.63167053
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.7e-09
[INFO GPL-0103] Timing-driven: weighted 3924 nets.
[NesterovSolve] Iter:  350 overflow: 0.273 HPWL: 126262860
[NesterovSolve] Iter:  360 overflow: 0.235 HPWL: 126473880
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.88e-09
[INFO GPL-0103] Timing-driven: weighted 3924 nets.
[NesterovSolve] Iter:  370 overflow: 0.201 HPWL: 125991052
[NesterovSolve] Iter:  380 overflow: 0.173 HPWL: 123788865
[NesterovSolve] Iter:  390 overflow: 0.148 HPWL: 123886204
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.91e-09
[INFO GPL-0103] Timing-driven: weighted 3924 nets.
[NesterovSolve] Iter:  400 overflow: 0.127 HPWL: 124054695
[NesterovSolve] Iter:  410 overflow: 0.109 HPWL: 124223614
[NesterovSolve] Finished with Overflow: 0.099098
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 4796 u^2 5% utilization.
Elapsed time: 4:21.39[h:]min:sec. CPU time: user 334.67 sys 0.96 (128%). Peak memory: 1630592KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 169 input buffers.
[INFO RSZ-0028] Inserted 416 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0034] Found 11916 slew violations.
[INFO RSZ-0036] Found 59 capacitance violations.
[INFO RSZ-0037] Found 173 long wires.
[INFO RSZ-0038] Inserted 1197 buffers in 11934 nets.
[INFO RSZ-0039] Resized 5701 instances.
Repair tie lo fanout...
Repair tie hi fanout...
Floating nets: 
Report metrics stage 3, resizer...

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 5351 u^2 6% utilization.
Instance count before 48138, after 49920
Pin count before 147345, after 150909
Elapsed time: 0:54.17[h:]min:sec. CPU time: user 53.76 sys 0.41 (99%). Peak memory: 683780KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement      10376.6 u
average displacement        0.2 u
max displacement            3.2 u
original HPWL          184212.9 u
legalized HPWL         193455.7 u
delta HPWL                    5 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 49920 cells, 586 terminals, 41198 edges, 151495 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 50506, edges 41198, pins 151495
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 9478 fixed cells.
[INFO DPO-0318] Collected 41028 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (200016, 200070) - (499932, 499770)
[INFO DPO-0310] Assigned 41028 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 1.934558e+08.
[INFO DPO-0302] End of matching; objective is 1.933962e+08, improvement is 0.03 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 1.916270e+08.
[INFO DPO-0307] End of global swaps; objective is 1.916270e+08, improvement is 0.91 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 1.911502e+08.
[INFO DPO-0309] End of vertical swaps; objective is 1.911502e+08, improvement is 0.25 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 1.908235e+08.
[INFO DPO-0305] End of reordering; objective is 1.908235e+08, improvement is 0.17 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 820560 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 820560, swaps 124062, moves 217505 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 1.883816e+08, Scratch cost 1.871086e+08, Incremental cost 1.871086e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 1.871086e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.68 percent.
[INFO DPO-0328] End of random improver; improvement is 0.675755 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 20644 cell orientations for row compatibility.
[INFO DPO-0383] Performed 13061 cell flips.
[INFO DPO-0384] End of flipping; objective is 1.870153e+08, improvement is 1.34 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           193455.7 u
Final HPWL              186370.5 u
Delta HPWL                  -3.7 %

[INFO DPL-0020] Mirrored 3392 instances
[INFO DPL-0021] HPWL before          186370.5 u
[INFO DPL-0022] HPWL after           186244.8 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 5351 u^2 6% utilization.
Elapsed time: 0:52.77[h:]min:sec. CPU time: user 52.18 sys 0.55 (99%). Peak memory: 1299288KB.
cp ./results/asap7/riscv_v_rf/base/3_5_place_dp.odb ./results/asap7/riscv_v_rf/base/3_place.odb
cp ./results/asap7/riscv_v_rf/base/2_floorplan.sdc ./results/asap7/riscv_v_rf/base/3_place.sdc
Running cts.tcl, stage 4_1_cts
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx24_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 4096 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 4096.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 30 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 212.
[INFO CTS-0024]  Normalized sink region: [(227.125, 221.332), (369.188, 369.14)].
[INFO CTS-0025]     Width:  142.0629.
[INFO CTS-0026]     Height: 147.8084.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 106
    Sub-region size: 142.0629 X 73.9042
[INFO CTS-0034]     Segment length (rounded): 36.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 53
    Sub-region size: 71.0314 X 73.9042
[INFO CTS-0034]     Segment length (rounded): 36.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 27
    Sub-region size: 71.0314 X 36.9521
[INFO CTS-0034]     Segment length (rounded): 18.
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 14
    Sub-region size: 35.5157 X 36.9521
[INFO CTS-0034]     Segment length (rounded): 18.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 212.
[INFO CTS-0018]     Created 243 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 6.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 6.
[INFO CTS-0015]     Created 243 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 3:1, 6:2, 7:1, 9:1, 10:2, 11:2, 12:4, 13:2, 14:6, 15:4, 16:8, 17:9, 18:31, 19:45, 20:42, 21:32, 22:22, 23:10, 24:3, 25:1..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 4298
[INFO CTS-0100]  Leaf buffers 212
[INFO CTS-0101]  Average sink wire length 285.07 um
[INFO CTS-0102]  Path depth 5 - 6
[INFO CTS-0207]  Leaf load cells 202
[INFO RSZ-0058] Using max wire length 162um.
Placement Analysis
---------------------------------
total displacement        576.8 u
average displacement        0.0 u
max displacement            1.6 u
original HPWL          190754.4 u
legalized HPWL         194511.5 u
delta HPWL                    2 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          194511.5 u
legalized HPWL         194511.5 u
delta HPWL                    0 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 5494 u^2 6% utilization.
Elapsed time: 0:52.20[h:]min:sec. CPU time: user 51.41 sys 0.75 (99%). Peak memory: 1643704KB.
cp ./results/asap7/riscv_v_rf/base/4_1_cts.odb ./results/asap7/riscv_v_rf/base/4_cts.odb
Running global_route.tcl, stage 5_1_grt
global_route -congestion_report_file ./reports/asap7/riscv_v_rf/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M1
[INFO GRT-0021] Max routing layer: M9
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M8      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0088] Layer M9      Track-Pitch = 0.0800  line-2-Via Pitch: 0.0800
[INFO GRT-0019] Found 244 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 131
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 277476

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical     12846400       4930062          61.62%
M2         Horizontal   11135150       6223946          44.11%
M3         Vertical     12846400       7638568          40.54%
M4         Horizontal    9421125       5957420          36.77%
M5         Vertical      9421125       5833324          38.08%
M6         Horizontal    6852400       4062296          40.72%
M7         Vertical      6852400       4278120          37.57%
M8         Horizontal    5140225       2568720          50.03%
M9         Vertical      5140225       2568720          50.03%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 289652
[INFO GRT-0198] Via related Steiner nodes: 11269
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 380079
[INFO GRT-0112] Final usage 3D: 1612678

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1             4930062             0            0.00%             0 /  0 /  0
M2             6223946        125834            2.02%             0 /  0 /  0
M3             7638568        183522            2.40%             0 /  0 /  0
M4             5957420         88851            1.49%             0 /  0 /  0
M5             5833324         52560            0.90%             0 /  0 /  0
M6             4062296         15573            0.38%             0 /  0 /  0
M7             4278120          5521            0.13%             0 /  0 /  0
M8             2568720           580            0.02%             0 /  0 /  0
M9             2568720             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total         44061176        472441            1.07%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 325475 um
[INFO GRT-0014] Routed nets: 41441
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0034] Found 4 slew violations.
[INFO RSZ-0037] Found 16 long wires.
[INFO RSZ-0038] Inserted 10 buffers in 9 nets.
[INFO RSZ-0039] Resized 8 instances.
Placement Analysis
---------------------------------
total displacement         28.7 u
average displacement        0.0 u
max displacement            1.5 u
original HPWL          194573.8 u
legalized HPWL         194600.4 u
delta HPWL                    0 %

Repair setup and hold violations...
repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          194600.4 u
legalized HPWL         194600.4 u
delta HPWL                    0 %

Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 5495 u^2 6% utilization.
[INFO FLW-0007] clock clk period 5000.000000
[INFO FLW-0008] Clock clk period 3077.718
[INFO FLW-0009] Clock clk slack 1760.297
[INFO FLW-0011] Path endpoint count 4714
Elapsed time: 1:24.74[h:]min:sec. CPU time: user 173.91 sys 1.21 (206%). Peak memory: 2411204KB.
Running detail_route.tcl, stage 5_2_route
detailed_route -output_drc ./reports/asap7/riscv_v_rf/base/5_route_drc.rpt -output_maze ./results/asap7/riscv_v_rf/base/maze.log -bottom_routing_layer M1 -top_routing_layer M9 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _18257_ has 129 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1778 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1753 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1752 has 112 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1750 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1749 has 111 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1748 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1744 has 114 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1743 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1742 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1739 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1738 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1734 has 112 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1730 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1724 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1723 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1686 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1679 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1672 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1670 has 111 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1669 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1665 has 112 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1663 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1657 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1655 has 112 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1652 has 117 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1651 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1614 has 104 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1606 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1605 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1601 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1600 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1599 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1597 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1593 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1588 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1586 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1583 has 111 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1578 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1577 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1571 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1495 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1480 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net1478 has 102 pins which may impact routing performance. Consider optimization.

Design:                   riscv_v_rf
Die area:                 ( 0 0 ) ( 500000 500000 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     50375
Number of terminals:      586
Number of snets:          2
Number of nets:           41451

[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 240.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 701274.
[INFO DRT-0033] V1 shape region query size = 9293776.
[INFO DRT-0033] M2 shape region query size = 76756.
[INFO DRT-0033] V2 shape region query size = 186648.
[INFO DRT-0033] M3 shape region query size = 186648.
[INFO DRT-0033] V3 shape region query size = 124432.
[INFO DRT-0033] M4 shape region query size = 124712.
[INFO DRT-0033] V4 shape region query size = 124432.
[INFO DRT-0033] M5 shape region query size = 68906.
[INFO DRT-0033] V5 shape region query size = 12544.
[INFO DRT-0033] M6 shape region query size = 6384.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 779 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 236 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0082]   Complete 20000 groups.
[INFO DRT-0084]   Complete 26105 groups.
#scanned instances     = 50375
#unique  instances     = 240
#stdCellGenAp          = 7536
#stdCellValidPlanarAp  = 19
#stdCellValidViaAp     = 6456
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 151617
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:08:38, elapsed time = 00:01:05, memory = 749.29 (MB), peak = 1083.37 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.

[INFO DRT-0157] Number of guides:     406517

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 925 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 925 STEP 540 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0026]   Complete 300000 origin guides.
[INFO DRT-0026]   Complete 400000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 134023.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 111208.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 67860.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 13621.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 4459.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 897.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 194.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 18.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 206536 vertical wires in 19 frboxes and 125744 horizontal wires in 19 frboxes.
[INFO DRT-0186] Done with 23903 vertical wires in 19 frboxes and 31208 horizontal wires in 19 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:53, elapsed time = 00:00:16, memory = 2061.95 (MB), peak = 2179.35 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2061.95 (MB), peak = 2179.35 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 2062.45 (MB).
    Completing 20% with 676 violations.
    elapsed time = 00:00:45, memory = 3401.83 (MB).
    Completing 30% with 2727 violations.
    elapsed time = 00:01:38, memory = 5274.90 (MB).
    Completing 40% with 2727 violations.
    elapsed time = 00:01:38, memory = 5274.90 (MB).
    Completing 50% with 4688 violations.
    elapsed time = 00:03:30, memory = 6351.18 (MB).
    Completing 60% with 5544 violations.
    elapsed time = 00:03:34, memory = 5918.60 (MB).
    Completing 70% with 6262 violations.
    elapsed time = 00:04:33, memory = 6315.14 (MB).
    Completing 80% with 8163 violations.
    elapsed time = 00:05:46, memory = 6283.61 (MB).
    Completing 90% with 8163 violations.
    elapsed time = 00:05:46, memory = 6283.61 (MB).
    Completing 100% with 10884 violations.
    elapsed time = 00:08:16, memory = 6673.50 (MB).
[INFO DRT-0199]   Number of violations = 14022.
Viol/Layer          M1     V1     M2     V2     M3     V3     M4     V4     M5     V5     M6     V6     M7     V7     M8
Cut Spacing          0      9      0      7      0      0      0      0      0      0      0      0      0      2      0
CutSpcTbl            0      0      0      0      0     47      0     26      0     14      0      2      0      0      0
EOL                  0      0    950      0     57      0     25      0      4      0      0      0      0      0      0
Metal Spacing      884      0    218      0    437      0     22      0     10      0      1      0      2      0      7
Min Step             0      0      0      0      0      0      0      0      0      0      0      0      0      0     65
NS Metal            54      0      1      0      0      0      0      0      0      0      0      0      0      0      0
Recheck            199      0   1775      0    877      0    168      0     67      0     45      0      7      0      0
Rect Only            0      0     43      0      0      0      0      0      0      0      0      0     46      0      0
Short              178     21    705     31    111      8     43      4      9     17     64     21      7      3      8
eolKeepOut           0      0   6400      0    199      0    117      0      3      0      0      0      2      0      0
[INFO DRT-0267] cpu time = 01:02:58, elapsed time = 00:08:18, memory = 6582.25 (MB), peak = 7495.31 (MB)
Total wire length = 264362 um.
Total wire length on LAYER M1 = 760 um.
Total wire length on LAYER M2 = 63065 um.
Total wire length on LAYER M3 = 103753 um.
Total wire length on LAYER M4 = 56606 um.
Total wire length on LAYER M5 = 28591 um.
Total wire length on LAYER M6 = 8260 um.
Total wire length on LAYER M7 = 2937 um.
Total wire length on LAYER M8 = 387 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 466993.
Up-via summary (total 466993):

-----------------
 Active         0
     M1    165862
     M2    236275
     M3     51167
     M4     11411
     M5      1720
     M6       471
     M7        87
     M8         0
     M9         0
-----------------
           466993


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14022 violations.
    elapsed time = 00:00:00, memory = 6582.25 (MB).
    Completing 20% with 13204 violations.
    elapsed time = 00:01:01, memory = 6970.71 (MB).
    Completing 30% with 10864 violations.
    elapsed time = 00:02:14, memory = 6668.41 (MB).
    Completing 40% with 10864 violations.
    elapsed time = 00:02:14, memory = 6668.41 (MB).
    Completing 50% with 8822 violations.
    elapsed time = 00:04:23, memory = 7283.62 (MB).
    Completing 60% with 7923 violations.
    elapsed time = 00:04:28, memory = 6704.62 (MB).
    Completing 70% with 7227 violations.
    elapsed time = 00:05:27, memory = 7202.41 (MB).
    Completing 80% with 4752 violations.
    elapsed time = 00:06:41, memory = 6704.54 (MB).
    Completing 90% with 4752 violations.
    elapsed time = 00:06:41, memory = 6704.54 (MB).
    Completing 100% with 2081 violations.
    elapsed time = 00:08:56, memory = 6730.57 (MB).
[INFO DRT-0199]   Number of violations = 2081.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5
Corner Spacing       0      4      0      0      0      0      0      0
CutSpcTbl            0      0      0      0     31      0     14      0
EOL                  0    205      0      7      0     10      0      3
Metal Spacing      330     36      0    175      0      5      0      8
NS Metal             3      0      0      0      0      0      0      0
Recheck              0      3      0      1      0      0      0      0
Short               35     71      1     52      0      9      0      1
eolKeepOut           0   1002      0     28      0     46      0      1
[INFO DRT-0267] cpu time = 01:08:34, elapsed time = 00:08:58, memory = 6701.27 (MB), peak = 7597.17 (MB)
Total wire length = 263487 um.
Total wire length on LAYER M1 = 654 um.
Total wire length on LAYER M2 = 61492 um.
Total wire length on LAYER M3 = 103513 um.
Total wire length on LAYER M4 = 57584 um.
Total wire length on LAYER M5 = 28623 um.
Total wire length on LAYER M6 = 8295 um.
Total wire length on LAYER M7 = 2940 um.
Total wire length on LAYER M8 = 382 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 459013.
Up-via summary (total 459013):

-----------------
 Active         0
     M1    164137
     M2    229639
     M3     51232
     M4     11783
     M5      1733
     M6       418
     M7        71
     M8         0
     M9         0
-----------------
           459013


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2081 violations.
    elapsed time = 00:00:00, memory = 6701.27 (MB).
    Completing 20% with 2070 violations.
    elapsed time = 00:00:38, memory = 7305.98 (MB).
    Completing 30% with 1939 violations.
    elapsed time = 00:01:22, memory = 6701.18 (MB).
    Completing 40% with 1939 violations.
    elapsed time = 00:01:22, memory = 6701.18 (MB).
    Completing 50% with 1802 violations.
    elapsed time = 00:02:29, memory = 7416.62 (MB).
    Completing 60% with 1725 violations.
    elapsed time = 00:02:36, memory = 6701.15 (MB).
    Completing 70% with 1680 violations.
    elapsed time = 00:03:12, memory = 7382.00 (MB).
    Completing 80% with 1624 violations.
    elapsed time = 00:03:54, memory = 6661.45 (MB).
    Completing 90% with 1624 violations.
    elapsed time = 00:03:54, memory = 6661.45 (MB).
    Completing 100% with 1489 violations.
    elapsed time = 00:05:10, memory = 6661.43 (MB).
[INFO DRT-0199]   Number of violations = 1497.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5
CutSpcTbl            0      0      0      0     31      0     14      0
EOL                  0    138      0      7      0      4      0      2
Metal Spacing      238     29      0    157      0      2      0      7
NS Metal             1      0      0      0      0      0      0      0
Recheck              0      6      0      2      0      0      0      0
Short               16     56      1     37      1      7      0      1
eolKeepOut           0    702      0     22      0     15      0      1
[INFO DRT-0267] cpu time = 00:38:02, elapsed time = 00:05:13, memory = 6661.43 (MB), peak = 7597.17 (MB)
Total wire length = 263268 um.
Total wire length on LAYER M1 = 647 um.
Total wire length on LAYER M2 = 61416 um.
Total wire length on LAYER M3 = 103463 um.
Total wire length on LAYER M4 = 57465 um.
Total wire length on LAYER M5 = 28653 um.
Total wire length on LAYER M6 = 8312 um.
Total wire length on LAYER M7 = 2934 um.
Total wire length on LAYER M8 = 376 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 457704.
Up-via summary (total 457704):

-----------------
 Active         0
     M1    163925
     M2    228641
     M3     50770
     M4     12142
     M5      1730
     M6       425
     M7        71
     M8         0
     M9         0
-----------------
           457704


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1497 violations.
    elapsed time = 00:00:00, memory = 6661.43 (MB).
    Completing 20% with 1412 violations.
    elapsed time = 00:00:12, memory = 7352.64 (MB).
    Completing 30% with 1148 violations.
    elapsed time = 00:00:30, memory = 6661.56 (MB).
    Completing 40% with 1148 violations.
    elapsed time = 00:00:30, memory = 6661.56 (MB).
    Completing 50% with 865 violations.
    elapsed time = 00:00:55, memory = 7388.64 (MB).
    Completing 60% with 770 violations.
    elapsed time = 00:00:58, memory = 6661.39 (MB).
    Completing 70% with 695 violations.
    elapsed time = 00:01:10, memory = 7302.79 (MB).
    Completing 80% with 393 violations.
    elapsed time = 00:01:27, memory = 6661.48 (MB).
    Completing 90% with 393 violations.
    elapsed time = 00:01:27, memory = 6661.48 (MB).
    Completing 100% with 36 violations.
    elapsed time = 00:01:51, memory = 6661.43 (MB).
[INFO DRT-0199]   Number of violations = 36.
Viol/Layer          M1     M2     M3     M4     M5
EOL                  0      3      0      0      1
Metal Spacing        2      1      5      1      6
Short                0      2      2      0      2
eolKeepOut           0      9      0      0      2
[INFO DRT-0267] cpu time = 00:13:05, elapsed time = 00:01:52, memory = 6661.43 (MB), peak = 7597.17 (MB)
Total wire length = 263314 um.
Total wire length on LAYER M1 = 617 um.
Total wire length on LAYER M2 = 60772 um.
Total wire length on LAYER M3 = 103329 um.
Total wire length on LAYER M4 = 58135 um.
Total wire length on LAYER M5 = 28809 um.
Total wire length on LAYER M6 = 8331 um.
Total wire length on LAYER M7 = 2941 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458264.
Up-via summary (total 458264):

-----------------
 Active         0
     M1    163448
     M2    227767
     M3     52338
     M4     12435
     M5      1772
     M6       433
     M7        71
     M8         0
     M9         0
-----------------
           458264


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 36 violations.
    elapsed time = 00:00:00, memory = 6661.43 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:01, memory = 6661.43 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:03, memory = 6661.48 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:03, memory = 6661.48 (MB).
    Completing 50% with 31 violations.
    elapsed time = 00:00:04, memory = 6661.48 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:05, memory = 6661.50 (MB).
    Completing 70% with 29 violations.
    elapsed time = 00:00:06, memory = 6661.50 (MB).
    Completing 80% with 22 violations.
    elapsed time = 00:00:08, memory = 6661.40 (MB).
    Completing 90% with 22 violations.
    elapsed time = 00:00:08, memory = 6661.40 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:12, memory = 6661.50 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer          M2     M5
EOL                  1      2
Metal Spacing        0      8
Short                1      0
eolKeepOut           3      0
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:13, memory = 6661.50 (MB), peak = 7597.17 (MB)
Total wire length = 263315 um.
Total wire length on LAYER M1 = 616 um.
Total wire length on LAYER M2 = 60756 um.
Total wire length on LAYER M3 = 103318 um.
Total wire length on LAYER M4 = 58151 um.
Total wire length on LAYER M5 = 28821 um.
Total wire length on LAYER M6 = 8331 um.
Total wire length on LAYER M7 = 2941 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458263.
Up-via summary (total 458263):

-----------------
 Active         0
     M1    163444
     M2    227720
     M3     52366
     M4     12458
     M5      1771
     M6       433
     M7        71
     M8         0
     M9         0
-----------------
           458263


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 6661.50 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:01, memory = 6661.50 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:02, memory = 6661.50 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:02, memory = 6661.50 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:02, memory = 6661.50 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:02, memory = 6661.50 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:04, memory = 6661.50 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:04, memory = 6661.50 (MB).
    Completing 90% with 14 violations.
    elapsed time = 00:00:04, memory = 6661.50 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:07, memory = 6661.50 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M5
EOL                  1
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:08, memory = 6661.50 (MB), peak = 7597.17 (MB)
Total wire length = 263315 um.
Total wire length on LAYER M1 = 616 um.
Total wire length on LAYER M2 = 60756 um.
Total wire length on LAYER M3 = 103318 um.
Total wire length on LAYER M4 = 58150 um.
Total wire length on LAYER M5 = 28822 um.
Total wire length on LAYER M6 = 8331 um.
Total wire length on LAYER M7 = 2941 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458267.
Up-via summary (total 458267):

-----------------
 Active         0
     M1    163442
     M2    227722
     M3     52366
     M4     12458
     M5      1773
     M6       435
     M7        71
     M8         0
     M9         0
-----------------
           458267


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 6661.50 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:01, memory = 6667.00 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:02, memory = 6661.40 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:02, memory = 6661.40 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:02, memory = 6661.40 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:02, memory = 6661.40 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:05, memory = 6661.40 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:05, memory = 6661.40 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:05, memory = 6661.40 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:05, memory = 6661.40 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M5
EOL                  1
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:06, memory = 6661.40 (MB), peak = 7597.17 (MB)
Total wire length = 263315 um.
Total wire length on LAYER M1 = 616 um.
Total wire length on LAYER M2 = 60756 um.
Total wire length on LAYER M3 = 103318 um.
Total wire length on LAYER M4 = 58150 um.
Total wire length on LAYER M5 = 28822 um.
Total wire length on LAYER M6 = 8331 um.
Total wire length on LAYER M7 = 2941 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458267.
Up-via summary (total 458267):

-----------------
 Active         0
     M1    163442
     M2    227722
     M3     52366
     M4     12458
     M5      1773
     M6       435
     M7        71
     M8         0
     M9         0
-----------------
           458267


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 6661.40 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:01, memory = 6673.78 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:03, memory = 6661.41 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:03, memory = 6661.41 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:03, memory = 6661.41 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:03, memory = 6661.41 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:05, memory = 6661.35 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:06, memory = 6661.35 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:06, memory = 6661.35 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:06, memory = 6661.35 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M5
EOL                  1
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:06, memory = 6661.35 (MB), peak = 7597.17 (MB)
Total wire length = 263315 um.
Total wire length on LAYER M1 = 616 um.
Total wire length on LAYER M2 = 60756 um.
Total wire length on LAYER M3 = 103318 um.
Total wire length on LAYER M4 = 58150 um.
Total wire length on LAYER M5 = 28822 um.
Total wire length on LAYER M6 = 8331 um.
Total wire length on LAYER M7 = 2941 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458267.
Up-via summary (total 458267):

-----------------
 Active         0
     M1    163442
     M2    227722
     M3     52366
     M4     12458
     M5      1773
     M6       435
     M7        71
     M8         0
     M9         0
-----------------
           458267


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 6661.35 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 6661.35 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:01, memory = 6661.34 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:01, memory = 6661.34 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:01, memory = 6661.34 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:01, memory = 6661.34 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:03, memory = 6661.34 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:03, memory = 6661.34 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:03, memory = 6661.34 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:03, memory = 6661.34 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M5
EOL                  1
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:04, memory = 6661.34 (MB), peak = 7597.17 (MB)
Total wire length = 263315 um.
Total wire length on LAYER M1 = 616 um.
Total wire length on LAYER M2 = 60755 um.
Total wire length on LAYER M3 = 103318 um.
Total wire length on LAYER M4 = 58150 um.
Total wire length on LAYER M5 = 28822 um.
Total wire length on LAYER M6 = 8331 um.
Total wire length on LAYER M7 = 2941 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458265.
Up-via summary (total 458265):

-----------------
 Active         0
     M1    163442
     M2    227720
     M3     52366
     M4     12458
     M5      1773
     M6       435
     M7        71
     M8         0
     M9         0
-----------------
           458265


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 6661.34 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 6661.44 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:01, memory = 6661.36 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:01, memory = 6661.36 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:01, memory = 6661.36 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:01, memory = 6661.36 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:03, memory = 6661.36 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:04, memory = 6661.36 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:04, memory = 6661.36 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:04, memory = 6661.36 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M5
EOL                  1
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:04, memory = 6661.36 (MB), peak = 7597.17 (MB)
Total wire length = 263315 um.
Total wire length on LAYER M1 = 616 um.
Total wire length on LAYER M2 = 60755 um.
Total wire length on LAYER M3 = 103318 um.
Total wire length on LAYER M4 = 58151 um.
Total wire length on LAYER M5 = 28822 um.
Total wire length on LAYER M6 = 8331 um.
Total wire length on LAYER M7 = 2941 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458265.
Up-via summary (total 458265):

-----------------
 Active         0
     M1    163442
     M2    227720
     M3     52366
     M4     12458
     M5      1773
     M6       435
     M7        71
     M8         0
     M9         0
-----------------
           458265


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 6661.36 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 6661.36 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:01, memory = 6661.36 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:01, memory = 6661.36 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:01, memory = 6661.36 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:01, memory = 6661.36 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:01, memory = 6661.36 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:02, memory = 6661.36 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:02, memory = 6661.36 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:02, memory = 6661.36 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M5
EOL                  1
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 6661.36 (MB), peak = 7597.17 (MB)
Total wire length = 263315 um.
Total wire length on LAYER M1 = 616 um.
Total wire length on LAYER M2 = 60755 um.
Total wire length on LAYER M3 = 103318 um.
Total wire length on LAYER M4 = 58151 um.
Total wire length on LAYER M5 = 28822 um.
Total wire length on LAYER M6 = 8331 um.
Total wire length on LAYER M7 = 2941 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458265.
Up-via summary (total 458265):

-----------------
 Active         0
     M1    163442
     M2    227720
     M3     52366
     M4     12458
     M5      1773
     M6       435
     M7        71
     M8         0
     M9         0
-----------------
           458265


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 6661.36 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 6661.36 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:01, memory = 6661.36 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:01, memory = 6661.36 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:01, memory = 6661.36 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:01, memory = 6661.36 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:03, memory = 6661.36 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:03, memory = 6661.36 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:03, memory = 6661.36 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:03, memory = 6661.36 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M5
EOL                  1
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 6661.36 (MB), peak = 7597.17 (MB)
Total wire length = 263315 um.
Total wire length on LAYER M1 = 616 um.
Total wire length on LAYER M2 = 60755 um.
Total wire length on LAYER M3 = 103318 um.
Total wire length on LAYER M4 = 58151 um.
Total wire length on LAYER M5 = 28822 um.
Total wire length on LAYER M6 = 8331 um.
Total wire length on LAYER M7 = 2941 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458265.
Up-via summary (total 458265):

-----------------
 Active         0
     M1    163442
     M2    227720
     M3     52366
     M4     12458
     M5      1773
     M6       435
     M7        71
     M8         0
     M9         0
-----------------
           458265


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 6661.36 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:01, memory = 6661.36 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:02, memory = 6661.36 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:02, memory = 6661.36 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:02, memory = 6661.36 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:02, memory = 6661.36 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:04, memory = 6597.36 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:04, memory = 6597.36 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:04, memory = 6597.36 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:04, memory = 6597.36 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M5
EOL                  1
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:05, memory = 6597.36 (MB), peak = 7597.17 (MB)
Total wire length = 263315 um.
Total wire length on LAYER M1 = 616 um.
Total wire length on LAYER M2 = 60754 um.
Total wire length on LAYER M3 = 103318 um.
Total wire length on LAYER M4 = 58151 um.
Total wire length on LAYER M5 = 28823 um.
Total wire length on LAYER M6 = 8332 um.
Total wire length on LAYER M7 = 2941 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458261.
Up-via summary (total 458261):

-----------------
 Active         0
     M1    163442
     M2    227718
     M3     52366
     M4     12458
     M5      1773
     M6       433
     M7        71
     M8         0
     M9         0
-----------------
           458261


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 6597.36 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:01, memory = 6597.36 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:02, memory = 6597.36 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:02, memory = 6597.36 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:02, memory = 6597.36 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:02, memory = 6597.36 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:05, memory = 6597.36 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:06, memory = 6597.36 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:06, memory = 6597.36 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:06, memory = 6597.36 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M5
EOL                  1
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:06, memory = 6597.36 (MB), peak = 7597.17 (MB)
Total wire length = 263315 um.
Total wire length on LAYER M1 = 616 um.
Total wire length on LAYER M2 = 60754 um.
Total wire length on LAYER M3 = 103318 um.
Total wire length on LAYER M4 = 58151 um.
Total wire length on LAYER M5 = 28823 um.
Total wire length on LAYER M6 = 8332 um.
Total wire length on LAYER M7 = 2941 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458261.
Up-via summary (total 458261):

-----------------
 Active         0
     M1    163442
     M2    227718
     M3     52366
     M4     12458
     M5      1773
     M6       433
     M7        71
     M8         0
     M9         0
-----------------
           458261


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 6597.36 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:03, memory = 6597.26 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:03, memory = 6597.26 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:03, memory = 6597.26 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:03, memory = 6597.26 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:06, memory = 6597.27 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:06, memory = 6597.27 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:06, memory = 6597.27 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:06, memory = 6597.27 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer          M5
EOL                  1
Metal Spacing        8
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:06, memory = 6597.27 (MB), peak = 7597.17 (MB)
Total wire length = 263315 um.
Total wire length on LAYER M1 = 616 um.
Total wire length on LAYER M2 = 60754 um.
Total wire length on LAYER M3 = 103318 um.
Total wire length on LAYER M4 = 58151 um.
Total wire length on LAYER M5 = 28823 um.
Total wire length on LAYER M6 = 8332 um.
Total wire length on LAYER M7 = 2941 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458261.
Up-via summary (total 458261):

-----------------
 Active         0
     M1    163442
     M2    227718
     M3     52366
     M4     12458
     M5      1773
     M6       433
     M7        71
     M8         0
     M9         0
-----------------
           458261


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 6597.27 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 6597.27 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:01, memory = 6597.27 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:01, memory = 6597.27 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:01, memory = 6597.27 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:01, memory = 6597.27 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:04, memory = 6597.27 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:04, memory = 6597.27 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:04, memory = 6597.27 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:04, memory = 6597.27 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer          M5
EOL                  1
Metal Spacing        7
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:04, memory = 6597.27 (MB), peak = 7597.17 (MB)
Total wire length = 263315 um.
Total wire length on LAYER M1 = 616 um.
Total wire length on LAYER M2 = 60754 um.
Total wire length on LAYER M3 = 103318 um.
Total wire length on LAYER M4 = 58151 um.
Total wire length on LAYER M5 = 28823 um.
Total wire length on LAYER M6 = 8331 um.
Total wire length on LAYER M7 = 2941 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458267.
Up-via summary (total 458267):

-----------------
 Active         0
     M1    163442
     M2    227718
     M3     52368
     M4     12460
     M5      1773
     M6       435
     M7        71
     M8         0
     M9         0
-----------------
           458267


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 6597.27 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 6597.27 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:03, memory = 6597.26 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:04, memory = 6597.26 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:04, memory = 6597.26 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:04, memory = 6597.26 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer          M5
EOL                  1
Metal Spacing        7
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:04, memory = 6597.26 (MB), peak = 7597.17 (MB)
Total wire length = 263315 um.
Total wire length on LAYER M1 = 616 um.
Total wire length on LAYER M2 = 60754 um.
Total wire length on LAYER M3 = 103318 um.
Total wire length on LAYER M4 = 58151 um.
Total wire length on LAYER M5 = 28823 um.
Total wire length on LAYER M6 = 8331 um.
Total wire length on LAYER M7 = 2941 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458267.
Up-via summary (total 458267):

-----------------
 Active         0
     M1    163442
     M2    227718
     M3     52368
     M4     12460
     M5      1773
     M6       435
     M7        71
     M8         0
     M9         0
-----------------
           458267


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:02, memory = 6597.26 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:04, memory = 6597.26 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:04, memory = 6597.26 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:04, memory = 6597.26 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:04, memory = 6597.26 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:07, memory = 6597.26 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:09, memory = 6597.26 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:09, memory = 6597.26 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:09, memory = 6597.26 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer          M5
EOL                  3
Metal Spacing        7
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:09, memory = 6597.26 (MB), peak = 7597.17 (MB)
Total wire length = 263314 um.
Total wire length on LAYER M1 = 615 um.
Total wire length on LAYER M2 = 60664 um.
Total wire length on LAYER M3 = 103342 um.
Total wire length on LAYER M4 = 58237 um.
Total wire length on LAYER M5 = 28806 um.
Total wire length on LAYER M6 = 8335 um.
Total wire length on LAYER M7 = 2935 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458366.
Up-via summary (total 458366):

-----------------
 Active         0
     M1    163412
     M2    227665
     M3     52517
     M4     12491
     M5      1777
     M6       433
     M7        71
     M8         0
     M9         0
-----------------
           458366


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:02, memory = 6597.26 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:02, memory = 6597.26 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:02, memory = 6597.26 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer          M5
EOL                  2
Metal Spacing        6
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 6597.26 (MB), peak = 7597.17 (MB)
Total wire length = 263314 um.
Total wire length on LAYER M1 = 615 um.
Total wire length on LAYER M2 = 60664 um.
Total wire length on LAYER M3 = 103342 um.
Total wire length on LAYER M4 = 58237 um.
Total wire length on LAYER M5 = 28806 um.
Total wire length on LAYER M6 = 8335 um.
Total wire length on LAYER M7 = 2935 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458362.
Up-via summary (total 458362):

-----------------
 Active         0
     M1    163412
     M2    227665
     M3     52517
     M4     12489
     M5      1775
     M6       433
     M7        71
     M8         0
     M9         0
-----------------
           458362


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:02, memory = 6597.26 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:03, memory = 6597.26 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:03, memory = 6597.26 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:03, memory = 6597.26 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer          M5
EOL                  1
Metal Spacing        5
Short                1
eolKeepOut           1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 6597.26 (MB), peak = 7597.17 (MB)
Total wire length = 263315 um.
Total wire length on LAYER M1 = 615 um.
Total wire length on LAYER M2 = 60665 um.
Total wire length on LAYER M3 = 103342 um.
Total wire length on LAYER M4 = 58237 um.
Total wire length on LAYER M5 = 28806 um.
Total wire length on LAYER M6 = 8335 um.
Total wire length on LAYER M7 = 2935 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458364.
Up-via summary (total 458364):

-----------------
 Active         0
     M1    163412
     M2    227665
     M3     52517
     M4     12489
     M5      1777
     M6       433
     M7        71
     M8         0
     M9         0
-----------------
           458364


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:02, memory = 6597.26 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:02, memory = 6597.26 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:02, memory = 6597.26 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:02, memory = 6597.26 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M5
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 6597.26 (MB), peak = 7597.17 (MB)
Total wire length = 263314 um.
Total wire length on LAYER M1 = 615 um.
Total wire length on LAYER M2 = 60665 um.
Total wire length on LAYER M3 = 103342 um.
Total wire length on LAYER M4 = 58236 um.
Total wire length on LAYER M5 = 28806 um.
Total wire length on LAYER M6 = 8335 um.
Total wire length on LAYER M7 = 2935 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458364.
Up-via summary (total 458364):

-----------------
 Active         0
     M1    163412
     M2    227665
     M3     52519
     M4     12489
     M5      1775
     M6       433
     M7        71
     M8         0
     M9         0
-----------------
           458364


[INFO DRT-0195] Start 21st optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 6597.26 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M5
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 6597.26 (MB), peak = 7597.17 (MB)
Total wire length = 263314 um.
Total wire length on LAYER M1 = 615 um.
Total wire length on LAYER M2 = 60665 um.
Total wire length on LAYER M3 = 103342 um.
Total wire length on LAYER M4 = 58236 um.
Total wire length on LAYER M5 = 28806 um.
Total wire length on LAYER M6 = 8335 um.
Total wire length on LAYER M7 = 2935 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458364.
Up-via summary (total 458364):

-----------------
 Active         0
     M1    163412
     M2    227665
     M3     52519
     M4     12489
     M5      1775
     M6       433
     M7        71
     M8         0
     M9         0
-----------------
           458364


[INFO DRT-0195] Start 22nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.26 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 6597.35 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 6597.35 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 6597.35 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 6597.35 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M5
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 6597.35 (MB), peak = 7597.17 (MB)
Total wire length = 263314 um.
Total wire length on LAYER M1 = 615 um.
Total wire length on LAYER M2 = 60665 um.
Total wire length on LAYER M3 = 103342 um.
Total wire length on LAYER M4 = 58236 um.
Total wire length on LAYER M5 = 28806 um.
Total wire length on LAYER M6 = 8335 um.
Total wire length on LAYER M7 = 2935 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458364.
Up-via summary (total 458364):

-----------------
 Active         0
     M1    163412
     M2    227665
     M3     52519
     M4     12489
     M5      1775
     M6       433
     M7        71
     M8         0
     M9         0
-----------------
           458364


[INFO DRT-0195] Start 23rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.35 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.35 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.35 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.35 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.35 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.35 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:02, memory = 6597.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:02, memory = 6597.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:02, memory = 6597.46 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:02, memory = 6597.46 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M5
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 6597.46 (MB), peak = 7597.17 (MB)
Total wire length = 263314 um.
Total wire length on LAYER M1 = 615 um.
Total wire length on LAYER M2 = 60665 um.
Total wire length on LAYER M3 = 103342 um.
Total wire length on LAYER M4 = 58236 um.
Total wire length on LAYER M5 = 28806 um.
Total wire length on LAYER M6 = 8335 um.
Total wire length on LAYER M7 = 2935 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458368.
Up-via summary (total 458368):

-----------------
 Active         0
     M1    163412
     M2    227665
     M3     52519
     M4     12489
     M5      1777
     M6       435
     M7        71
     M8         0
     M9         0
-----------------
           458368


[INFO DRT-0195] Start 24th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.46 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.46 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.46 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.46 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.46 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 6597.46 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 6597.53 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 6597.53 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 6597.53 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 6597.53 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 6597.53 (MB), peak = 7597.17 (MB)
Total wire length = 263314 um.
Total wire length on LAYER M1 = 615 um.
Total wire length on LAYER M2 = 60665 um.
Total wire length on LAYER M3 = 103342 um.
Total wire length on LAYER M4 = 58236 um.
Total wire length on LAYER M5 = 28806 um.
Total wire length on LAYER M6 = 8335 um.
Total wire length on LAYER M7 = 2935 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458368.
Up-via summary (total 458368):

-----------------
 Active         0
     M1    163412
     M2    227665
     M3     52519
     M4     12489
     M5      1777
     M6       435
     M7        71
     M8         0
     M9         0
-----------------
           458368


[INFO DRT-0198] Complete detail routing.
Total wire length = 263314 um.
Total wire length on LAYER M1 = 615 um.
Total wire length on LAYER M2 = 60665 um.
Total wire length on LAYER M3 = 103342 um.
Total wire length on LAYER M4 = 58236 um.
Total wire length on LAYER M5 = 28806 um.
Total wire length on LAYER M6 = 8335 um.
Total wire length on LAYER M7 = 2935 um.
Total wire length on LAYER M8 = 377 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 458368.
Up-via summary (total 458368):

-----------------
 Active         0
     M1    163412
     M2    227665
     M3     52519
     M4     12489
     M5      1777
     M6       435
     M7        71
     M8         0
     M9         0
-----------------
           458368


[INFO DRT-0267] cpu time = 03:05:15, elapsed time = 00:26:07, memory = 6597.53 (MB), peak = 7597.17 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 27:56.09[h:]min:sec. CPU time: user 11604.72 sys 243.00 (706%). Peak memory: 7779500KB.
Running fillcell.tcl, stage 5_3_fillcell
filler_placement FILLERxp5_ASAP7_75t_R FILLER_ASAP7_75t_R DECAPx1_ASAP7_75t_R DECAPx2_ASAP7_75t_R DECAPx4_ASAP7_75t_R DECAPx6_ASAP7_75t_R DECAPx10_ASAP7_75t_R
[INFO DPL-0001] Placed 305704 filler instances.
Elapsed time: 0:05.92[h:]min:sec. CPU time: user 4.67 sys 0.69 (90%). Peak memory: 1369572KB.
cp ./results/asap7/riscv_v_rf/base/5_3_fillcell.odb ./results/asap7/riscv_v_rf/base/5_route.odb
cp ./results/asap7/riscv_v_rf/base/4_cts.sdc ./results/asap7/riscv_v_rf/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/asap7/riscv_v_rf/base/5_route.odb ./results/asap7/riscv_v_rf/base/6_1_fill.odb
Elapsed time: 0:03.22[h:]min:sec. CPU time: user 2.07 sys 0.40 (76%). Peak memory: 456448KB.
cp ./results/asap7/riscv_v_rf/base/5_route.sdc ./results/asap7/riscv_v_rf/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv_v_rf (max_merge_res 50.0) ...
[INFO RCX-0040] Final 360330 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v_rf ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 16% of 442905 wires extracted
[INFO RCX-0442] 26% of 442905 wires extracted
[INFO RCX-0442] 30% of 442905 wires extracted
[INFO RCX-0442] 61% of 442905 wires extracted
[INFO RCX-0442] 67% of 442905 wires extracted
[INFO RCX-0442] 77% of 442905 wires extracted
[INFO RCX-0442] 82% of 442905 wires extracted
[INFO RCX-0442] 100% of 442905 wires extracted
[INFO RCX-0045] Extract 41451 nets, 401781 rsegs, 401781 caps, 563674 ccs
[INFO RCX-0443] 41451 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 7.70e-01 V
Worstcase voltage: 7.53e-01 V
Average voltage  : 7.64e-01 V
Average IR drop  : 5.77e-03 V
Worstcase IR drop: 1.74e-02 V
Percentage drop  : 2.26 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 1.75e-02 V
Average voltage  : 5.78e-03 V
Average IR drop  : 5.78e-03 V
Worstcase IR drop: 1.75e-02 V
Percentage drop  : 2.27 %
######################################
Cell type report:                       Count       Area
  Fill cell                            305704   84406.04
  Tap cell                               8892     259.29
  Clock buffer                            333     129.09
  Timing Repair Buffer                   1792     430.34
  Inverter                               3119     156.20
  Clock inverter                          112      13.18
  Sequential cell                        4096    1255.54
  Multi-Input combinational cell        32031    3251.33
  Total                                356079   89901.01
Report metrics stage 6, finish...

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 5495 u^2 6% utilization.
Elapsed time: 5:38.64[h:]min:sec. CPU time: user 332.95 sys 3.23 (99%). Peak memory: 4876016KB.
cp ./results/asap7/riscv_v_rf/base/5_route.sdc ./results/asap7/riscv_v_rf/base/6_final.sdc
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v_rf \
        -rd in_def=./results/asap7/riscv_v_rf/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/asap7/riscv_v_rf/base/6_1_merged.gds \
        -rd tech_file=./objects/asap7/riscv_v_rf/base/klayout.lyt \
        -rd layer_map= \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/asap7/riscv_v_rf/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds
[INFO] Copying toplevel cell 'riscv_v_rf'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/asap7/riscv_v_rf/base/6_1_merged.gds'
Elapsed time: 0:08.26[h:]min:sec. CPU time: user 7.76 sys 0.49 (99%). Peak memory: 1169964KB.
cp results/asap7/riscv_v_rf/base/6_1_merged.gds results/asap7/riscv_v_rf/base/6_final.gds
./logs/asap7/riscv_v_rf/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                  485          20176
1_1_yosys_canonicalize                       0             83
1_1_yosys_hier_report                        0             12
2_1_floorplan                               34            438
2_2_floorplan_io                             1            271
2_3_floorplan_tdms                           0             98
2_4_floorplan_macro                          1            267
2_5_floorplan_tapcell                        1            247
2_6_floorplan_pdn                            3            295
3_1_place_gp_skip_io                        79            534
3_2_place_iop                                1            289
3_3_place_gp                               261           1592
3_4_place_resized                           54            667
3_5_place_dp                                52           1268
4_1_cts                                     52           1605
5_1_grt                                     84           2354
5_2_route                                 1676           7597
5_3_fillcell                                 5           1337
6_1_fill                                     3            445
6_1_merge                                    8           1142
6_report                                   338           4761
Total                                     3138          20176
