#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Apr  4 18:33:23 2019
# Process ID: 10820
# Current directory: D:/DSD-II/Exercise5/project_1/project_1.runs/synth_2
# Command line: vivado.exe -log ALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl
# Log file: D:/DSD-II/Exercise5/project_1/project_1.runs/synth_2/ALU.vds
# Journal file: D:/DSD-II/Exercise5/project_1/project_1.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3812 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 359.262 ; gain = 83.195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:28]
	Parameter m bound to: 32 - type: integer 
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Rip_Car_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:32' bound to instance 'add' of component 'rip_car_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Rip_Car_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:43]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder0' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (1#1336) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:36]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'adder' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:61]
WARNING: [Synth 8-3848] Net Cout in module/entity Rip_Car_Adder does not have driver. [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Rip_Car_Adder' (2#1336) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:43]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Rip_Car_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Rip_Car_Adder.vhd:32' bound to instance 'sub' of component 'rip_car_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:76]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SRA_ALU' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRA_ALU.vhd:19' bound to instance 'tsra' of component 'sra_alu' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'SRA_ALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRA_ALU.vhd:28]
	Parameter N bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element int_shamt_reg was removed.  [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRA_ALU.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'SRA_ALU' (3#1336) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRA_ALU.vhd:28]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SRL_ALU' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRL_ALU.vhd:19' bound to instance 'tsrl' of component 'srl_alu' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'SRL_ALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRL_ALU.vhd:28]
	Parameter N bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element int_shamt_reg was removed.  [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRL_ALU.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'SRL_ALU' (4#1336) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SRL_ALU.vhd:28]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SLL_ALU' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SLL_ALU.vhd:19' bound to instance 'tsll' of component 'sll_alu' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'SLL_ALU' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SLL_ALU.vhd:28]
	Parameter N bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element int_shamt_reg was removed.  [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SLL_ALU.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'SLL_ALU' (5#1336) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/SLL_ALU.vhd:28]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'multu' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:34' bound to instance 'tmulti' of component 'multu' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:80]
INFO: [Synth 8-638] synthesizing module 'multu' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:43]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'Addl' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:86]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:92]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:89]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'Addl' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:97]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:100]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'Addl' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:97]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:100]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'Addl' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:97]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/Adder.vhd:27' bound to instance 'AddN' of component 'Full_Adder' [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:103]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'multu' (6#1336) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/multu.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'alu' (7#1336) [D:/DSD-II/Exercise5/project_1/project_1.srcs/sources_1/new/ALU.vhd:28]
WARNING: [Synth 8-3331] design Rip_Car_Adder has unconnected port Cout
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 413.977 ; gain = 137.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 413.977 ; gain = 137.910
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DSD-II/Exercise5/alu.xdc]
Finished Parsing XDC File [D:/DSD-II/Exercise5/alu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DSD-II/Exercise5/alu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 736.566 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 736.566 ; gain = 460.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 736.566 ; gain = 460.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 736.566 ; gain = 460.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:47 . Memory (MB): peak = 736.566 ; gain = 460.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 94    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 304   
	   2 Input      1 Bit         XORs := 64    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module Full_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module Rip_Car_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
Module SRA_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module SRL_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 31    
Module SLL_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 31    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:59 . Memory (MB): peak = 736.566 ; gain = 460.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:09 . Memory (MB): peak = 797.977 ; gain = 521.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:09 . Memory (MB): peak = 801.457 ; gain = 525.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:10 . Memory (MB): peak = 861.105 ; gain = 585.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:01:11 . Memory (MB): peak = 861.105 ; gain = 585.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:01:11 . Memory (MB): peak = 861.105 ; gain = 585.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:01:11 . Memory (MB): peak = 861.105 ; gain = 585.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:01:11 . Memory (MB): peak = 861.105 ; gain = 585.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:01:11 . Memory (MB): peak = 861.105 ; gain = 585.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:01:11 . Memory (MB): peak = 861.105 ; gain = 585.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |  1143|
|2     |LUT1   |  2991|
|3     |LUT2   |  2355|
|4     |LUT3   |    68|
|5     |LUT4   |   160|
|6     |LUT5   |   162|
|7     |LUT6   |   878|
|8     |MUXF7  |   203|
|9     |MUXF8  |     8|
|10    |XORCY  |    41|
|11    |IBUF   |    68|
|12    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  8109|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:01:11 . Memory (MB): peak = 861.105 ; gain = 585.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 861.105 ; gain = 262.449
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:01:12 . Memory (MB): peak = 861.105 ; gain = 585.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'alu' is not ideal for floorplanning, since the cellview 'alu' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 41 instances

126 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 861.105 ; gain = 592.895
INFO: [Common 17-1381] The checkpoint 'D:/DSD-II/Exercise5/project_1/project_1.runs/synth_2/ALU.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 861.105 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 861.105 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 18:35:07 2019...
