
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation

# Written on Fri May 24 01:13:58 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start             Requested     Requested     Clock        Clock          Clock
Level     Clock             Frequency     Period        Type         Group          Load 
-----------------------------------------------------------------------------------------
0 -       opl3|clk          200.0 MHz     5.000         inferred     (multiple)     1364 
                                                                                         
0 -       opl3|clk_host     200.0 MHz     5.000         inferred     (multiple)     51   
=========================================================================================


Clock Load Summary
******************

                  Clock     Source             Clock Pin                                Non-clock Pin     Non-clock Pin
Clock             Load      Pin                Seq Example                              Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------------------
opl3|clk          1364      clk(port)          leds.genblk1\.led_gen\[0\]\.led[0].C     -                 -            
                                                                                                                       
opl3|clk_host     51        clk_host(port)     host_if.address_p1[0].C                  -                 -            
=======================================================================================================================
