<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="3815pt" height="634pt"
 viewBox="0.00 0.00 3814.73 634.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 630)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-630 3810.73,-630 3810.73,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 3784,-8 3784,-8 3790,-8 3796,-14 3796,-20 3796,-20 3796,-606 3796,-606 3796,-612 3790,-618 3784,-618 3784,-618 20,-618 20,-618 14,-618 8,-612 8,-606 8,-606 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1902" y="-602.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1902" y="-587.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:1073741824&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 3776,-16 3776,-16 3782,-16 3788,-22 3788,-28 3788,-28 3788,-560 3788,-560 3788,-566 3782,-572 3776,-572 3776,-572 28,-572 28,-572 22,-572 16,-566 16,-560 16,-560 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1902" y="-556.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1902" y="-541.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2952,-24C2952,-24 3766,-24 3766,-24 3772,-24 3778,-30 3778,-36 3778,-36 3778,-332 3778,-332 3778,-338 3772,-344 3766,-344 3766,-344 2952,-344 2952,-344 2946,-344 2940,-338 2940,-332 2940,-332 2940,-36 2940,-36 2940,-30 2946,-24 2952,-24"/>
<text text-anchor="middle" x="3359" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="3359" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmO3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;dtb_walker=system.cpu0.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb&#10;itb_walker=system.cpu0.mmu.itb_walker&#10;&#13;elease_se=system.cpu0.isa.release_se&#10;stage2_dtb=system.cpu0.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu0.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu0.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu0.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M3164,-154C3164,-154 3758,-154 3758,-154 3764,-154 3770,-160 3770,-166 3770,-166 3770,-286 3770,-286 3770,-292 3764,-298 3758,-298 3758,-298 3164,-298 3164,-298 3158,-298 3152,-292 3152,-286 3152,-286 3152,-166 3152,-166 3152,-160 3158,-154 3164,-154"/>
<text text-anchor="middle" x="3461" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3461" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust21" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust21"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu0.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3651,-162C3651,-162 3750,-162 3750,-162 3756,-162 3762,-168 3762,-174 3762,-174 3762,-240 3762,-240 3762,-246 3756,-252 3750,-252 3750,-252 3651,-252 3651,-252 3645,-252 3639,-246 3639,-240 3639,-240 3639,-174 3639,-174 3639,-168 3645,-162 3651,-162"/>
<text text-anchor="middle" x="3700.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="3700.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust23" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust23"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3520,-162C3520,-162 3619,-162 3619,-162 3625,-162 3631,-168 3631,-174 3631,-174 3631,-240 3631,-240 3631,-246 3625,-252 3619,-252 3619,-252 3520,-252 3520,-252 3514,-252 3508,-246 3508,-240 3508,-240 3508,-174 3508,-174 3508,-168 3514,-162 3520,-162"/>
<text text-anchor="middle" x="3569.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="3569.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust25" class="cluster">
<title>cluster_system_cpu0_mmu_stage2_itb_walker</title>
<g id="a_clust25"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu0.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3346,-162C3346,-162 3488,-162 3488,-162 3494,-162 3500,-168 3500,-174 3500,-174 3500,-240 3500,-240 3500,-246 3494,-252 3488,-252 3488,-252 3346,-252 3346,-252 3340,-252 3334,-246 3334,-240 3334,-240 3334,-174 3334,-174 3334,-168 3340,-162 3346,-162"/>
<text text-anchor="middle" x="3417" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="3417" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust27" class="cluster">
<title>cluster_system_cpu0_mmu_stage2_dtb_walker</title>
<g id="a_clust27"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu0.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3172,-162C3172,-162 3314,-162 3314,-162 3320,-162 3326,-168 3326,-174 3326,-174 3326,-240 3326,-240 3326,-246 3320,-252 3314,-252 3314,-252 3172,-252 3172,-252 3166,-252 3160,-246 3160,-240 3160,-240 3160,-174 3160,-174 3160,-168 3166,-162 3172,-162"/>
<text text-anchor="middle" x="3243" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="3243" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust140" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust140"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3375,-32C3375,-32 3537,-32 3537,-32 3543,-32 3549,-38 3549,-44 3549,-44 3549,-110 3549,-110 3549,-116 3543,-122 3537,-122 3537,-122 3375,-122 3375,-122 3369,-122 3363,-116 3363,-110 3363,-110 3363,-44 3363,-44 3363,-38 3369,-32 3375,-32"/>
<text text-anchor="middle" x="3456" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3456" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust146" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust146"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2960,-32C2960,-32 3122,-32 3122,-32 3128,-32 3134,-38 3134,-44 3134,-44 3134,-110 3134,-110 3134,-116 3128,-122 3122,-122 3122,-122 2960,-122 2960,-122 2954,-122 2948,-116 2948,-110 2948,-110 2948,-44 2948,-44 2948,-38 2954,-32 2960,-32"/>
<text text-anchor="middle" x="3041" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3041" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust153" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust153"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M322,-24C322,-24 1136,-24 1136,-24 1142,-24 1148,-30 1148,-36 1148,-36 1148,-332 1148,-332 1148,-338 1142,-344 1136,-344 1136,-344 322,-344 322,-344 316,-344 310,-338 310,-332 310,-332 310,-36 310,-36 310,-30 316,-24 322,-24"/>
<text text-anchor="middle" x="729" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="729" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmO3CPU</text>
</a>
</g>
</g>
<g id="clust154" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust154"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;dtb_walker=system.cpu1.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb&#10;itb_walker=system.cpu1.mmu.itb_walker&#10;&#13;elease_se=system.cpu1.isa.release_se&#10;stage2_dtb=system.cpu1.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu1.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu1.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu1.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M534,-154C534,-154 1128,-154 1128,-154 1134,-154 1140,-160 1140,-166 1140,-166 1140,-286 1140,-286 1140,-292 1134,-298 1128,-298 1128,-298 534,-298 534,-298 528,-298 522,-292 522,-286 522,-286 522,-166 522,-166 522,-160 528,-154 534,-154"/>
<text text-anchor="middle" x="831" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="831" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust170" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust170"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu1.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1021,-162C1021,-162 1120,-162 1120,-162 1126,-162 1132,-168 1132,-174 1132,-174 1132,-240 1132,-240 1132,-246 1126,-252 1120,-252 1120,-252 1021,-252 1021,-252 1015,-252 1009,-246 1009,-240 1009,-240 1009,-174 1009,-174 1009,-168 1015,-162 1021,-162"/>
<text text-anchor="middle" x="1070.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="1070.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust172" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust172"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M890,-162C890,-162 989,-162 989,-162 995,-162 1001,-168 1001,-174 1001,-174 1001,-240 1001,-240 1001,-246 995,-252 989,-252 989,-252 890,-252 890,-252 884,-252 878,-246 878,-240 878,-240 878,-174 878,-174 878,-168 884,-162 890,-162"/>
<text text-anchor="middle" x="939.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="939.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust174" class="cluster">
<title>cluster_system_cpu1_mmu_stage2_itb_walker</title>
<g id="a_clust174"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu1.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M716,-162C716,-162 858,-162 858,-162 864,-162 870,-168 870,-174 870,-174 870,-240 870,-240 870,-246 864,-252 858,-252 858,-252 716,-252 716,-252 710,-252 704,-246 704,-240 704,-240 704,-174 704,-174 704,-168 710,-162 716,-162"/>
<text text-anchor="middle" x="787" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="787" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust176" class="cluster">
<title>cluster_system_cpu1_mmu_stage2_dtb_walker</title>
<g id="a_clust176"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu1.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M542,-162C542,-162 684,-162 684,-162 690,-162 696,-168 696,-174 696,-174 696,-240 696,-240 696,-246 690,-252 684,-252 684,-252 542,-252 542,-252 536,-252 530,-246 530,-240 530,-240 530,-174 530,-174 530,-168 536,-162 542,-162"/>
<text text-anchor="middle" x="613" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="613" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust288" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust288"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M551,-32C551,-32 713,-32 713,-32 719,-32 725,-38 725,-44 725,-44 725,-110 725,-110 725,-116 719,-122 713,-122 713,-122 551,-122 551,-122 545,-122 539,-116 539,-110 539,-110 539,-44 539,-44 539,-38 545,-32 551,-32"/>
<text text-anchor="middle" x="632" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="632" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust294" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust294"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M855,-32C855,-32 1017,-32 1017,-32 1023,-32 1029,-38 1029,-44 1029,-44 1029,-110 1029,-110 1029,-116 1023,-122 1017,-122 1017,-122 855,-122 855,-122 849,-122 843,-116 843,-110 843,-110 843,-44 843,-44 843,-38 849,-32 855,-32"/>
<text text-anchor="middle" x="936" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="936" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust301"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1192,-24C1192,-24 2006,-24 2006,-24 2012,-24 2018,-30 2018,-36 2018,-36 2018,-332 2018,-332 2018,-338 2012,-344 2006,-344 2006,-344 1192,-344 1192,-344 1186,-344 1180,-338 1180,-332 1180,-332 1180,-36 1180,-36 1180,-30 1186,-24 1192,-24"/>
<text text-anchor="middle" x="1599" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="1599" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmO3CPU</text>
</a>
</g>
</g>
<g id="clust302" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust302"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;dtb_walker=system.cpu2.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb&#10;itb_walker=system.cpu2.mmu.itb_walker&#10;&#13;elease_se=system.cpu2.isa.release_se&#10;stage2_dtb=system.cpu2.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu2.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu2.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu2.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M1404,-154C1404,-154 1998,-154 1998,-154 2004,-154 2010,-160 2010,-166 2010,-166 2010,-286 2010,-286 2010,-292 2004,-298 1998,-298 1998,-298 1404,-298 1404,-298 1398,-298 1392,-292 1392,-286 1392,-286 1392,-166 1392,-166 1392,-160 1398,-154 1404,-154"/>
<text text-anchor="middle" x="1701" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1701" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust318" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust318"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu2.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1891,-162C1891,-162 1990,-162 1990,-162 1996,-162 2002,-168 2002,-174 2002,-174 2002,-240 2002,-240 2002,-246 1996,-252 1990,-252 1990,-252 1891,-252 1891,-252 1885,-252 1879,-246 1879,-240 1879,-240 1879,-174 1879,-174 1879,-168 1885,-162 1891,-162"/>
<text text-anchor="middle" x="1940.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="1940.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust320" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust320"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1760,-162C1760,-162 1859,-162 1859,-162 1865,-162 1871,-168 1871,-174 1871,-174 1871,-240 1871,-240 1871,-246 1865,-252 1859,-252 1859,-252 1760,-252 1760,-252 1754,-252 1748,-246 1748,-240 1748,-240 1748,-174 1748,-174 1748,-168 1754,-162 1760,-162"/>
<text text-anchor="middle" x="1809.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="1809.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust322" class="cluster">
<title>cluster_system_cpu2_mmu_stage2_itb_walker</title>
<g id="a_clust322"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu2.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1586,-162C1586,-162 1728,-162 1728,-162 1734,-162 1740,-168 1740,-174 1740,-174 1740,-240 1740,-240 1740,-246 1734,-252 1728,-252 1728,-252 1586,-252 1586,-252 1580,-252 1574,-246 1574,-240 1574,-240 1574,-174 1574,-174 1574,-168 1580,-162 1586,-162"/>
<text text-anchor="middle" x="1657" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="1657" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust324" class="cluster">
<title>cluster_system_cpu2_mmu_stage2_dtb_walker</title>
<g id="a_clust324"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu2.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1412,-162C1412,-162 1554,-162 1554,-162 1560,-162 1566,-168 1566,-174 1566,-174 1566,-240 1566,-240 1566,-246 1560,-252 1554,-252 1554,-252 1412,-252 1412,-252 1406,-252 1400,-246 1400,-240 1400,-240 1400,-174 1400,-174 1400,-168 1406,-162 1412,-162"/>
<text text-anchor="middle" x="1483" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="1483" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust436" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust436"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1421,-32C1421,-32 1583,-32 1583,-32 1589,-32 1595,-38 1595,-44 1595,-44 1595,-110 1595,-110 1595,-116 1589,-122 1583,-122 1583,-122 1421,-122 1421,-122 1415,-122 1409,-116 1409,-110 1409,-110 1409,-44 1409,-44 1409,-38 1415,-32 1421,-32"/>
<text text-anchor="middle" x="1502" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1502" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust442" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust442"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1725,-32C1725,-32 1887,-32 1887,-32 1893,-32 1899,-38 1899,-44 1899,-44 1899,-110 1899,-110 1899,-116 1893,-122 1887,-122 1887,-122 1725,-122 1725,-122 1719,-122 1713,-116 1713,-110 1713,-110 1713,-44 1713,-44 1713,-38 1719,-32 1725,-32"/>
<text text-anchor="middle" x="1806" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1806" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust449" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust449"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2062,-24C2062,-24 2876,-24 2876,-24 2882,-24 2888,-30 2888,-36 2888,-36 2888,-332 2888,-332 2888,-338 2882,-344 2876,-344 2876,-344 2062,-344 2062,-344 2056,-344 2050,-338 2050,-332 2050,-332 2050,-36 2050,-36 2050,-30 2056,-24 2062,-24"/>
<text text-anchor="middle" x="2469" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="2469" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmO3CPU</text>
</a>
</g>
</g>
<g id="clust450" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust450"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;dtb_walker=system.cpu3.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb&#10;itb_walker=system.cpu3.mmu.itb_walker&#10;&#13;elease_se=system.cpu3.isa.release_se&#10;stage2_dtb=system.cpu3.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu3.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu3.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu3.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M2274,-154C2274,-154 2868,-154 2868,-154 2874,-154 2880,-160 2880,-166 2880,-166 2880,-286 2880,-286 2880,-292 2874,-298 2868,-298 2868,-298 2274,-298 2274,-298 2268,-298 2262,-292 2262,-286 2262,-286 2262,-166 2262,-166 2262,-160 2268,-154 2274,-154"/>
<text text-anchor="middle" x="2571" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2571" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust466" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust466"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu3.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2761,-162C2761,-162 2860,-162 2860,-162 2866,-162 2872,-168 2872,-174 2872,-174 2872,-240 2872,-240 2872,-246 2866,-252 2860,-252 2860,-252 2761,-252 2761,-252 2755,-252 2749,-246 2749,-240 2749,-240 2749,-174 2749,-174 2749,-168 2755,-162 2761,-162"/>
<text text-anchor="middle" x="2810.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="2810.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust468" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust468"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2630,-162C2630,-162 2729,-162 2729,-162 2735,-162 2741,-168 2741,-174 2741,-174 2741,-240 2741,-240 2741,-246 2735,-252 2729,-252 2729,-252 2630,-252 2630,-252 2624,-252 2618,-246 2618,-240 2618,-240 2618,-174 2618,-174 2618,-168 2624,-162 2630,-162"/>
<text text-anchor="middle" x="2679.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="2679.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust470" class="cluster">
<title>cluster_system_cpu3_mmu_stage2_itb_walker</title>
<g id="a_clust470"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu3.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2456,-162C2456,-162 2598,-162 2598,-162 2604,-162 2610,-168 2610,-174 2610,-174 2610,-240 2610,-240 2610,-246 2604,-252 2598,-252 2598,-252 2456,-252 2456,-252 2450,-252 2444,-246 2444,-240 2444,-240 2444,-174 2444,-174 2444,-168 2450,-162 2456,-162"/>
<text text-anchor="middle" x="2527" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="2527" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust472" class="cluster">
<title>cluster_system_cpu3_mmu_stage2_dtb_walker</title>
<g id="a_clust472"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu3.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2282,-162C2282,-162 2424,-162 2424,-162 2430,-162 2436,-168 2436,-174 2436,-174 2436,-240 2436,-240 2436,-246 2430,-252 2424,-252 2424,-252 2282,-252 2282,-252 2276,-252 2270,-246 2270,-240 2270,-240 2270,-174 2270,-174 2270,-168 2276,-162 2282,-162"/>
<text text-anchor="middle" x="2353" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="2353" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust584" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust584"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2291,-32C2291,-32 2453,-32 2453,-32 2459,-32 2465,-38 2465,-44 2465,-44 2465,-110 2465,-110 2465,-116 2459,-122 2453,-122 2453,-122 2291,-122 2291,-122 2285,-122 2279,-116 2279,-110 2279,-110 2279,-44 2279,-44 2279,-38 2285,-32 2291,-32"/>
<text text-anchor="middle" x="2372" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2372" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust590" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust590"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2595,-32C2595,-32 2757,-32 2757,-32 2763,-32 2769,-38 2769,-44 2769,-44 2769,-110 2769,-110 2769,-116 2763,-122 2757,-122 2757,-122 2595,-122 2595,-122 2589,-122 2583,-116 2583,-110 2583,-110 2583,-44 2583,-44 2583,-38 2589,-32 2595,-32"/>
<text text-anchor="middle" x="2676" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2676" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust601" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust601"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-352C36,-352 272,-352 272,-352 278,-352 284,-358 284,-364 284,-364 284,-430 284,-430 284,-436 278,-442 272,-442 272,-442 36,-442 36,-442 30,-442 24,-436 24,-430 24,-430 24,-364 24,-364 24,-358 30,-352 36,-352"/>
<text text-anchor="middle" x="154" y="-426.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="154" y="-411.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust604" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust604"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=524288&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M128,-162C128,-162 290,-162 290,-162 296,-162 302,-168 302,-174 302,-174 302,-240 302,-240 302,-246 296,-252 290,-252 290,-252 128,-252 128,-252 122,-252 116,-246 116,-240 116,-240 116,-174 116,-174 116,-168 122,-162 128,-162"/>
<text text-anchor="middle" x="209" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="209" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust610" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust610"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1853,-352C1853,-352 2089,-352 2089,-352 2095,-352 2101,-358 2101,-364 2101,-364 2101,-430 2101,-430 2101,-436 2095,-442 2089,-442 2089,-442 1853,-442 1853,-442 1847,-442 1841,-436 1841,-430 1841,-430 1841,-364 1841,-364 1841,-358 1847,-352 1853,-352"/>
<text text-anchor="middle" x="1971" y="-426.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="1971" y="-411.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust613" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust613"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-162C36,-162 96,-162 96,-162 102,-162 108,-168 108,-174 108,-174 108,-240 108,-240 108,-246 102,-252 96,-252 96,-252 36,-252 36,-252 30,-252 24,-246 24,-240 24,-240 24,-174 24,-174 24,-168 30,-162 36,-162"/>
<text text-anchor="middle" x="66" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="66" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M255.5,-526C255.5,-526 188.5,-526 188.5,-526 182.5,-526 176.5,-520 176.5,-514 176.5,-514 176.5,-502 176.5,-502 176.5,-496 182.5,-490 188.5,-490 188.5,-490 255.5,-490 255.5,-490 261.5,-490 267.5,-496 267.5,-502 267.5,-502 267.5,-514 267.5,-514 267.5,-520 261.5,-526 255.5,-526"/>
<text text-anchor="middle" x="222" y="-504.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node42" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M264,-396C264,-396 180,-396 180,-396 174,-396 168,-390 168,-384 168,-384 168,-372 168,-372 168,-366 174,-360 180,-360 180,-360 264,-360 264,-360 270,-360 276,-366 276,-372 276,-372 276,-384 276,-384 276,-390 270,-396 264,-396"/>
<text text-anchor="middle" x="222" y="-374.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M222,-489.74C222,-468.36 222,-431.69 222,-406.44"/>
<polygon fill="black" stroke="black" points="225.5,-406.4 222,-396.4 218.5,-406.4 225.5,-406.4"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3132,-206C3132,-206 3070,-206 3070,-206 3064,-206 3058,-200 3058,-194 3058,-194 3058,-182 3058,-182 3058,-176 3064,-170 3070,-170 3070,-170 3132,-170 3132,-170 3138,-170 3144,-176 3144,-182 3144,-182 3144,-194 3144,-194 3144,-200 3138,-206 3132,-206"/>
<text text-anchor="middle" x="3101" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3430.5,-76C3430.5,-76 3383.5,-76 3383.5,-76 3377.5,-76 3371.5,-70 3371.5,-64 3371.5,-64 3371.5,-52 3371.5,-52 3371.5,-46 3377.5,-40 3383.5,-40 3383.5,-40 3430.5,-40 3430.5,-40 3436.5,-40 3442.5,-46 3442.5,-52 3442.5,-52 3442.5,-64 3442.5,-64 3442.5,-70 3436.5,-76 3430.5,-76"/>
<text text-anchor="middle" x="3407" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3127.32,-169.9C3136.24,-164.47 3146.38,-158.66 3156,-154 3225.58,-120.29 3310.42,-90.37 3361.5,-73.49"/>
<polygon fill="black" stroke="black" points="3362.84,-76.73 3371.25,-70.29 3360.66,-70.08 3362.84,-76.73"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3027.5,-206C3027.5,-206 2960.5,-206 2960.5,-206 2954.5,-206 2948.5,-200 2948.5,-194 2948.5,-194 2948.5,-182 2948.5,-182 2948.5,-176 2954.5,-170 2960.5,-170 2960.5,-170 3027.5,-170 3027.5,-170 3033.5,-170 3039.5,-176 3039.5,-182 3039.5,-182 3039.5,-194 3039.5,-194 3039.5,-200 3033.5,-206 3027.5,-206"/>
<text text-anchor="middle" x="2994" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3113.5,-76C3113.5,-76 3066.5,-76 3066.5,-76 3060.5,-76 3054.5,-70 3054.5,-64 3054.5,-64 3054.5,-52 3054.5,-52 3054.5,-46 3060.5,-40 3066.5,-40 3066.5,-40 3113.5,-40 3113.5,-40 3119.5,-40 3125.5,-46 3125.5,-52 3125.5,-52 3125.5,-64 3125.5,-64 3125.5,-70 3119.5,-76 3113.5,-76"/>
<text text-anchor="middle" x="3090" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3007.85,-169.78C3018.23,-156.78 3032.71,-138.42 3045,-122 3054.12,-109.83 3063.97,-96.11 3072.12,-84.58"/>
<polygon fill="black" stroke="black" points="3075.08,-86.45 3077.98,-76.26 3069.36,-82.42 3075.08,-86.45"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3689,-206C3689,-206 3659,-206 3659,-206 3653,-206 3647,-200 3647,-194 3647,-194 3647,-182 3647,-182 3647,-176 3653,-170 3659,-170 3659,-170 3689,-170 3689,-170 3695,-170 3701,-176 3701,-182 3701,-182 3701,-194 3701,-194 3701,-200 3695,-206 3689,-206"/>
<text text-anchor="middle" x="3674" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3558,-206C3558,-206 3528,-206 3528,-206 3522,-206 3516,-200 3516,-194 3516,-194 3516,-182 3516,-182 3516,-176 3522,-170 3528,-170 3528,-170 3558,-170 3558,-170 3564,-170 3570,-176 3570,-182 3570,-182 3570,-194 3570,-194 3570,-200 3564,-206 3558,-206"/>
<text text-anchor="middle" x="3543" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_mmu_stage2_itb_walker_port -->
<g id="node6" class="node">
<title>system_cpu0_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3384,-206C3384,-206 3354,-206 3354,-206 3348,-206 3342,-200 3342,-194 3342,-194 3342,-182 3342,-182 3342,-176 3348,-170 3354,-170 3354,-170 3384,-170 3384,-170 3390,-170 3396,-176 3396,-182 3396,-182 3396,-194 3396,-194 3396,-200 3390,-206 3384,-206"/>
<text text-anchor="middle" x="3369" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_mmu_stage2_dtb_walker_port -->
<g id="node7" class="node">
<title>system_cpu0_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3210,-206C3210,-206 3180,-206 3180,-206 3174,-206 3168,-200 3168,-194 3168,-194 3168,-182 3168,-182 3168,-176 3174,-170 3180,-170 3180,-170 3210,-170 3210,-170 3216,-170 3222,-176 3222,-182 3222,-182 3222,-194 3222,-194 3222,-200 3216,-206 3210,-206"/>
<text text-anchor="middle" x="3195" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3529,-76C3529,-76 3473,-76 3473,-76 3467,-76 3461,-70 3461,-64 3461,-64 3461,-52 3461,-52 3461,-46 3467,-40 3473,-40 3473,-40 3529,-40 3529,-40 3535,-40 3541,-46 3541,-52 3541,-52 3541,-64 3541,-64 3541,-70 3535,-76 3529,-76"/>
<text text-anchor="middle" x="3501" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3024,-76C3024,-76 2968,-76 2968,-76 2962,-76 2956,-70 2956,-64 2956,-64 2956,-52 2956,-52 2956,-46 2962,-40 2968,-40 2968,-40 3024,-40 3024,-40 3030,-40 3036,-46 3036,-52 3036,-52 3036,-64 3036,-64 3036,-70 3030,-76 3024,-76"/>
<text text-anchor="middle" x="2996" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node12" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M392,-206C392,-206 330,-206 330,-206 324,-206 318,-200 318,-194 318,-194 318,-182 318,-182 318,-176 324,-170 330,-170 330,-170 392,-170 392,-170 398,-170 404,-176 404,-182 404,-182 404,-194 404,-194 404,-200 398,-206 392,-206"/>
<text text-anchor="middle" x="361" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node18" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M606.5,-76C606.5,-76 559.5,-76 559.5,-76 553.5,-76 547.5,-70 547.5,-64 547.5,-64 547.5,-52 547.5,-52 547.5,-46 553.5,-40 559.5,-40 559.5,-40 606.5,-40 606.5,-40 612.5,-40 618.5,-46 618.5,-52 618.5,-52 618.5,-64 618.5,-64 618.5,-70 612.5,-76 606.5,-76"/>
<text text-anchor="middle" x="583" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M387.82,-169.98C396.16,-164.77 405.42,-159.08 414,-154 457.6,-128.19 508.37,-99.88 542.79,-80.94"/>
<polygon fill="black" stroke="black" points="544.53,-83.98 551.61,-76.09 541.16,-77.84 544.53,-83.98"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node13" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M501.5,-206C501.5,-206 434.5,-206 434.5,-206 428.5,-206 422.5,-200 422.5,-194 422.5,-194 422.5,-182 422.5,-182 422.5,-176 428.5,-170 434.5,-170 434.5,-170 501.5,-170 501.5,-170 507.5,-170 513.5,-176 513.5,-182 513.5,-182 513.5,-194 513.5,-194 513.5,-200 507.5,-206 501.5,-206"/>
<text text-anchor="middle" x="468" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node20" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M910.5,-76C910.5,-76 863.5,-76 863.5,-76 857.5,-76 851.5,-70 851.5,-64 851.5,-64 851.5,-52 851.5,-52 851.5,-46 857.5,-40 863.5,-40 863.5,-40 910.5,-40 910.5,-40 916.5,-40 922.5,-46 922.5,-52 922.5,-52 922.5,-64 922.5,-64 922.5,-70 916.5,-76 910.5,-76"/>
<text text-anchor="middle" x="887" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M493.32,-169.95C503.15,-164.06 514.74,-157.94 526,-154 612.2,-123.81 640.92,-146.18 729,-122 768.23,-111.23 810.99,-93.81 842.12,-80.02"/>
<polygon fill="black" stroke="black" points="843.69,-83.14 851.39,-75.86 840.83,-76.76 843.69,-83.14"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node14" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1112,-206C1112,-206 1082,-206 1082,-206 1076,-206 1070,-200 1070,-194 1070,-194 1070,-182 1070,-182 1070,-176 1076,-170 1082,-170 1082,-170 1112,-170 1112,-170 1118,-170 1124,-176 1124,-182 1124,-182 1124,-194 1124,-194 1124,-200 1118,-206 1112,-206"/>
<text text-anchor="middle" x="1097" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node15" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M981,-206C981,-206 951,-206 951,-206 945,-206 939,-200 939,-194 939,-194 939,-182 939,-182 939,-176 945,-170 951,-170 951,-170 981,-170 981,-170 987,-170 993,-176 993,-182 993,-182 993,-194 993,-194 993,-200 987,-206 981,-206"/>
<text text-anchor="middle" x="966" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_mmu_stage2_itb_walker_port -->
<g id="node16" class="node">
<title>system_cpu1_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M850,-206C850,-206 820,-206 820,-206 814,-206 808,-200 808,-194 808,-194 808,-182 808,-182 808,-176 814,-170 820,-170 820,-170 850,-170 850,-170 856,-170 862,-176 862,-182 862,-182 862,-194 862,-194 862,-200 856,-206 850,-206"/>
<text text-anchor="middle" x="835" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_mmu_stage2_dtb_walker_port -->
<g id="node17" class="node">
<title>system_cpu1_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M676,-206C676,-206 646,-206 646,-206 640,-206 634,-200 634,-194 634,-194 634,-182 634,-182 634,-176 640,-170 646,-170 646,-170 676,-170 676,-170 682,-170 688,-176 688,-182 688,-182 688,-194 688,-194 688,-200 682,-206 676,-206"/>
<text text-anchor="middle" x="661" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node19" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M705,-76C705,-76 649,-76 649,-76 643,-76 637,-70 637,-64 637,-64 637,-52 637,-52 637,-46 643,-40 649,-40 649,-40 705,-40 705,-40 711,-40 717,-46 717,-52 717,-52 717,-64 717,-64 717,-70 711,-76 705,-76"/>
<text text-anchor="middle" x="677" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node21" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1009,-76C1009,-76 953,-76 953,-76 947,-76 941,-70 941,-64 941,-64 941,-52 941,-52 941,-46 947,-40 953,-40 953,-40 1009,-40 1009,-40 1015,-40 1021,-46 1021,-52 1021,-52 1021,-64 1021,-64 1021,-70 1015,-76 1009,-76"/>
<text text-anchor="middle" x="981" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node22" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1262,-206C1262,-206 1200,-206 1200,-206 1194,-206 1188,-200 1188,-194 1188,-194 1188,-182 1188,-182 1188,-176 1194,-170 1200,-170 1200,-170 1262,-170 1262,-170 1268,-170 1274,-176 1274,-182 1274,-182 1274,-194 1274,-194 1274,-200 1268,-206 1262,-206"/>
<text text-anchor="middle" x="1231" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node28" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1476.5,-76C1476.5,-76 1429.5,-76 1429.5,-76 1423.5,-76 1417.5,-70 1417.5,-64 1417.5,-64 1417.5,-52 1417.5,-52 1417.5,-46 1423.5,-40 1429.5,-40 1429.5,-40 1476.5,-40 1476.5,-40 1482.5,-40 1488.5,-46 1488.5,-52 1488.5,-52 1488.5,-64 1488.5,-64 1488.5,-70 1482.5,-76 1476.5,-76"/>
<text text-anchor="middle" x="1453" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1257.82,-169.98C1266.16,-164.77 1275.42,-159.08 1284,-154 1327.6,-128.19 1378.37,-99.88 1412.79,-80.94"/>
<polygon fill="black" stroke="black" points="1414.53,-83.98 1421.61,-76.09 1411.16,-77.84 1414.53,-83.98"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node23" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1371.5,-206C1371.5,-206 1304.5,-206 1304.5,-206 1298.5,-206 1292.5,-200 1292.5,-194 1292.5,-194 1292.5,-182 1292.5,-182 1292.5,-176 1298.5,-170 1304.5,-170 1304.5,-170 1371.5,-170 1371.5,-170 1377.5,-170 1383.5,-176 1383.5,-182 1383.5,-182 1383.5,-194 1383.5,-194 1383.5,-200 1377.5,-206 1371.5,-206"/>
<text text-anchor="middle" x="1338" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node30" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1780.5,-76C1780.5,-76 1733.5,-76 1733.5,-76 1727.5,-76 1721.5,-70 1721.5,-64 1721.5,-64 1721.5,-52 1721.5,-52 1721.5,-46 1727.5,-40 1733.5,-40 1733.5,-40 1780.5,-40 1780.5,-40 1786.5,-40 1792.5,-46 1792.5,-52 1792.5,-52 1792.5,-64 1792.5,-64 1792.5,-70 1786.5,-76 1780.5,-76"/>
<text text-anchor="middle" x="1757" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1363.32,-169.95C1373.15,-164.06 1384.74,-157.94 1396,-154 1482.2,-123.81 1510.92,-146.18 1599,-122 1638.23,-111.23 1680.99,-93.81 1712.12,-80.02"/>
<polygon fill="black" stroke="black" points="1713.69,-83.14 1721.39,-75.86 1710.83,-76.76 1713.69,-83.14"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node24" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1982,-206C1982,-206 1952,-206 1952,-206 1946,-206 1940,-200 1940,-194 1940,-194 1940,-182 1940,-182 1940,-176 1946,-170 1952,-170 1952,-170 1982,-170 1982,-170 1988,-170 1994,-176 1994,-182 1994,-182 1994,-194 1994,-194 1994,-200 1988,-206 1982,-206"/>
<text text-anchor="middle" x="1967" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node25" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1851,-206C1851,-206 1821,-206 1821,-206 1815,-206 1809,-200 1809,-194 1809,-194 1809,-182 1809,-182 1809,-176 1815,-170 1821,-170 1821,-170 1851,-170 1851,-170 1857,-170 1863,-176 1863,-182 1863,-182 1863,-194 1863,-194 1863,-200 1857,-206 1851,-206"/>
<text text-anchor="middle" x="1836" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_mmu_stage2_itb_walker_port -->
<g id="node26" class="node">
<title>system_cpu2_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1720,-206C1720,-206 1690,-206 1690,-206 1684,-206 1678,-200 1678,-194 1678,-194 1678,-182 1678,-182 1678,-176 1684,-170 1690,-170 1690,-170 1720,-170 1720,-170 1726,-170 1732,-176 1732,-182 1732,-182 1732,-194 1732,-194 1732,-200 1726,-206 1720,-206"/>
<text text-anchor="middle" x="1705" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_mmu_stage2_dtb_walker_port -->
<g id="node27" class="node">
<title>system_cpu2_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1546,-206C1546,-206 1516,-206 1516,-206 1510,-206 1504,-200 1504,-194 1504,-194 1504,-182 1504,-182 1504,-176 1510,-170 1516,-170 1516,-170 1546,-170 1546,-170 1552,-170 1558,-176 1558,-182 1558,-182 1558,-194 1558,-194 1558,-200 1552,-206 1546,-206"/>
<text text-anchor="middle" x="1531" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node29" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1575,-76C1575,-76 1519,-76 1519,-76 1513,-76 1507,-70 1507,-64 1507,-64 1507,-52 1507,-52 1507,-46 1513,-40 1519,-40 1519,-40 1575,-40 1575,-40 1581,-40 1587,-46 1587,-52 1587,-52 1587,-64 1587,-64 1587,-70 1581,-76 1575,-76"/>
<text text-anchor="middle" x="1547" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node31" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1879,-76C1879,-76 1823,-76 1823,-76 1817,-76 1811,-70 1811,-64 1811,-64 1811,-52 1811,-52 1811,-46 1817,-40 1823,-40 1823,-40 1879,-40 1879,-40 1885,-40 1891,-46 1891,-52 1891,-52 1891,-64 1891,-64 1891,-70 1885,-76 1879,-76"/>
<text text-anchor="middle" x="1851" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node32" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2132,-206C2132,-206 2070,-206 2070,-206 2064,-206 2058,-200 2058,-194 2058,-194 2058,-182 2058,-182 2058,-176 2064,-170 2070,-170 2070,-170 2132,-170 2132,-170 2138,-170 2144,-176 2144,-182 2144,-182 2144,-194 2144,-194 2144,-200 2138,-206 2132,-206"/>
<text text-anchor="middle" x="2101" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2346.5,-76C2346.5,-76 2299.5,-76 2299.5,-76 2293.5,-76 2287.5,-70 2287.5,-64 2287.5,-64 2287.5,-52 2287.5,-52 2287.5,-46 2293.5,-40 2299.5,-40 2299.5,-40 2346.5,-40 2346.5,-40 2352.5,-40 2358.5,-46 2358.5,-52 2358.5,-52 2358.5,-64 2358.5,-64 2358.5,-70 2352.5,-76 2346.5,-76"/>
<text text-anchor="middle" x="2323" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2127.82,-169.98C2136.16,-164.77 2145.42,-159.08 2154,-154 2197.6,-128.19 2248.37,-99.88 2282.79,-80.94"/>
<polygon fill="black" stroke="black" points="2284.53,-83.98 2291.61,-76.09 2281.16,-77.84 2284.53,-83.98"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node33" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2241.5,-206C2241.5,-206 2174.5,-206 2174.5,-206 2168.5,-206 2162.5,-200 2162.5,-194 2162.5,-194 2162.5,-182 2162.5,-182 2162.5,-176 2168.5,-170 2174.5,-170 2174.5,-170 2241.5,-170 2241.5,-170 2247.5,-170 2253.5,-176 2253.5,-182 2253.5,-182 2253.5,-194 2253.5,-194 2253.5,-200 2247.5,-206 2241.5,-206"/>
<text text-anchor="middle" x="2208" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2650.5,-76C2650.5,-76 2603.5,-76 2603.5,-76 2597.5,-76 2591.5,-70 2591.5,-64 2591.5,-64 2591.5,-52 2591.5,-52 2591.5,-46 2597.5,-40 2603.5,-40 2603.5,-40 2650.5,-40 2650.5,-40 2656.5,-40 2662.5,-46 2662.5,-52 2662.5,-52 2662.5,-64 2662.5,-64 2662.5,-70 2656.5,-76 2650.5,-76"/>
<text text-anchor="middle" x="2627" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2233.32,-169.95C2243.15,-164.06 2254.74,-157.94 2266,-154 2352.2,-123.81 2380.92,-146.18 2469,-122 2508.23,-111.23 2550.99,-93.81 2582.12,-80.02"/>
<polygon fill="black" stroke="black" points="2583.69,-83.14 2591.39,-75.86 2580.83,-76.76 2583.69,-83.14"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2799,-206C2799,-206 2769,-206 2769,-206 2763,-206 2757,-200 2757,-194 2757,-194 2757,-182 2757,-182 2757,-176 2763,-170 2769,-170 2769,-170 2799,-170 2799,-170 2805,-170 2811,-176 2811,-182 2811,-182 2811,-194 2811,-194 2811,-200 2805,-206 2799,-206"/>
<text text-anchor="middle" x="2784" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2668,-206C2668,-206 2638,-206 2638,-206 2632,-206 2626,-200 2626,-194 2626,-194 2626,-182 2626,-182 2626,-176 2632,-170 2638,-170 2638,-170 2668,-170 2668,-170 2674,-170 2680,-176 2680,-182 2680,-182 2680,-194 2680,-194 2680,-200 2674,-206 2668,-206"/>
<text text-anchor="middle" x="2653" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_mmu_stage2_itb_walker_port -->
<g id="node36" class="node">
<title>system_cpu3_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2494,-206C2494,-206 2464,-206 2464,-206 2458,-206 2452,-200 2452,-194 2452,-194 2452,-182 2452,-182 2452,-176 2458,-170 2464,-170 2464,-170 2494,-170 2494,-170 2500,-170 2506,-176 2506,-182 2506,-182 2506,-194 2506,-194 2506,-200 2500,-206 2494,-206"/>
<text text-anchor="middle" x="2479" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_mmu_stage2_dtb_walker_port -->
<g id="node37" class="node">
<title>system_cpu3_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2320,-206C2320,-206 2290,-206 2290,-206 2284,-206 2278,-200 2278,-194 2278,-194 2278,-182 2278,-182 2278,-176 2284,-170 2290,-170 2290,-170 2320,-170 2320,-170 2326,-170 2332,-176 2332,-182 2332,-182 2332,-194 2332,-194 2332,-200 2326,-206 2320,-206"/>
<text text-anchor="middle" x="2305" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node39" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2445,-76C2445,-76 2389,-76 2389,-76 2383,-76 2377,-70 2377,-64 2377,-64 2377,-52 2377,-52 2377,-46 2383,-40 2389,-40 2389,-40 2445,-40 2445,-40 2451,-40 2457,-46 2457,-52 2457,-52 2457,-64 2457,-64 2457,-70 2451,-76 2445,-76"/>
<text text-anchor="middle" x="2417" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node41" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2749,-76C2749,-76 2693,-76 2693,-76 2687,-76 2681,-70 2681,-64 2681,-64 2681,-52 2681,-52 2681,-46 2687,-40 2693,-40 2693,-40 2749,-40 2749,-40 2755,-40 2761,-46 2761,-52 2761,-52 2761,-64 2761,-64 2761,-70 2755,-76 2749,-76"/>
<text text-anchor="middle" x="2721" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side -->
<g id="node45" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M192,-206C192,-206 136,-206 136,-206 130,-206 124,-200 124,-194 124,-194 124,-182 124,-182 124,-176 130,-170 136,-170 136,-170 192,-170 192,-170 198,-170 204,-176 204,-182 204,-182 204,-194 204,-194 204,-200 198,-206 192,-206"/>
<text text-anchor="middle" x="164" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge10" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M213.77,-350.31C201.66,-311.08 179.41,-238.96 169.28,-206.11"/>
<polygon fill="black" stroke="black" points="210.46,-351.46 216.75,-359.98 217.15,-349.4 210.46,-351.46"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node43" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M138,-396C138,-396 44,-396 44,-396 38,-396 32,-390 32,-384 32,-384 32,-372 32,-372 32,-366 38,-360 44,-360 44,-360 138,-360 138,-360 144,-360 150,-366 150,-372 150,-372 150,-384 150,-384 150,-390 144,-396 138,-396"/>
<text text-anchor="middle" x="91" y="-374.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node48" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M88,-206C88,-206 58,-206 58,-206 52,-206 46,-200 46,-194 46,-194 46,-182 46,-182 46,-176 52,-170 58,-170 58,-170 88,-170 88,-170 94,-170 100,-176 100,-182 100,-182 100,-194 100,-194 100,-200 94,-206 88,-206"/>
<text text-anchor="middle" x="73" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge11" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M89.37,-359.98C86.25,-327.35 79.39,-255.71 75.61,-216.31"/>
<polygon fill="black" stroke="black" points="79.08,-215.73 74.64,-206.11 72.11,-216.4 79.08,-215.73"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node44" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M281.5,-206C281.5,-206 234.5,-206 234.5,-206 228.5,-206 222.5,-200 222.5,-194 222.5,-194 222.5,-182 222.5,-182 222.5,-176 228.5,-170 234.5,-170 234.5,-170 281.5,-170 281.5,-170 287.5,-170 293.5,-176 293.5,-182 293.5,-182 293.5,-194 293.5,-194 293.5,-200 287.5,-206 281.5,-206"/>
<text text-anchor="middle" x="258" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node46" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2081,-396C2081,-396 1997,-396 1997,-396 1991,-396 1985,-390 1985,-384 1985,-384 1985,-372 1985,-372 1985,-366 1991,-360 1997,-360 1997,-360 2081,-360 2081,-360 2087,-360 2093,-366 2093,-372 2093,-372 2093,-384 2093,-384 2093,-390 2087,-396 2081,-396"/>
<text text-anchor="middle" x="2039" y="-374.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_itb_walker_port -->
<g id="edge14" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M2103.33,-376.73C2397.86,-375.35 3604.55,-368.25 3635,-344 3677,-310.55 3677.79,-239.11 3675.67,-206.22"/>
<polygon fill="black" stroke="black" points="2103.23,-373.23 2093.25,-376.77 2103.26,-380.23 2103.23,-373.23"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_dtb_walker_port -->
<g id="edge15" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2103.42,-376.6C2382.72,-374.76 3476.25,-366.14 3504,-344 3545.97,-310.51 3546.78,-239.09 3544.67,-206.22"/>
<polygon fill="black" stroke="black" points="2103.03,-373.11 2093.05,-376.67 2103.07,-380.11 2103.03,-373.11"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_stage2_itb_walker_port -->
<g id="edge16" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M2103.66,-376.4C2361.8,-373.88 3305.83,-363.34 3330,-344 3371.92,-310.45 3372.75,-239.06 3370.66,-206.21"/>
<polygon fill="black" stroke="black" points="2103.29,-372.9 2093.32,-376.5 2103.36,-379.9 2103.29,-372.9"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_stage2_dtb_walker_port -->
<g id="edge17" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2103.29,-377.31C2336.06,-378.13 3123.32,-378.36 3164,-344 3204.57,-309.74 3201.52,-238.71 3197.61,-206.08"/>
<polygon fill="black" stroke="black" points="2103.29,-373.81 2093.28,-377.27 2103.26,-380.81 2103.29,-373.81"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge12" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M2103.64,-376.99C2413.87,-376.8 3736.34,-374.23 3766,-344 3825.14,-283.72 3814.6,-223.06 3766,-154 3714.66,-81.06 3601.84,-63.84 3541.29,-59.96"/>
<polygon fill="black" stroke="black" points="2103.46,-373.49 2093.47,-377 2103.47,-380.49 2103.46,-373.49"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge13" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2103.4,-376.75C2299.07,-375.72 2875.07,-370.44 2905,-344 2969.12,-287.35 2905.66,-234 2936,-154 2947.21,-124.45 2968.26,-94.26 2982.21,-76.07"/>
<polygon fill="black" stroke="black" points="2103.25,-373.26 2093.27,-376.81 2103.29,-380.26 2103.25,-373.26"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_mmu_itb_walker_port -->
<g id="edge20" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M1993.25,-356.61C1987.54,-354.73 1981.7,-353.12 1976,-352 1953.32,-347.55 1162.5,-357.86 1144,-344 1100.34,-311.29 1095.86,-239.14 1096.25,-206.12"/>
<polygon fill="black" stroke="black" points="1992.12,-359.92 2002.71,-359.98 1994.47,-353.33 1992.12,-359.92"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_mmu_dtb_walker_port -->
<g id="edge21" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M1993.25,-356.6C1987.54,-354.73 1981.7,-353.11 1976,-352 1962.76,-349.41 1015.6,-352.34 1005,-344 962.68,-310.73 962.1,-238.87 964.31,-206.02"/>
<polygon fill="black" stroke="black" points="1992.12,-359.91 2002.71,-359.97 1994.47,-353.32 1992.12,-359.91"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_mmu_stage2_itb_walker_port -->
<g id="edge22" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M1993.26,-356.6C1987.54,-354.72 1981.7,-353.11 1976,-352 1960.98,-349.07 886.04,-353.45 874,-344 831.66,-310.75 831.1,-238.88 833.31,-206.02"/>
<polygon fill="black" stroke="black" points="1992.12,-359.91 2002.71,-359.97 1994.47,-353.31 1992.12,-359.91"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_mmu_stage2_dtb_walker_port -->
<g id="edge23" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M1993.26,-356.59C1987.54,-354.72 1981.7,-353.11 1976,-352 1958.6,-348.62 713.94,-354.94 700,-344 657.65,-310.77 657.09,-238.89 659.3,-206.02"/>
<polygon fill="black" stroke="black" points="1992.12,-359.9 2002.72,-359.96 1994.47,-353.31 1992.12,-359.9"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge18" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M1993.25,-356.61C1987.54,-354.73 1981.7,-353.12 1976,-352 1964.8,-349.8 1162.41,-351.72 1154,-344 1122.77,-315.31 1165.8,-184.18 1136,-154 1089.36,-106.76 903.49,-137.72 839,-122 794.14,-111.07 745.04,-90.7 712.79,-76.08"/>
<polygon fill="black" stroke="black" points="1992.12,-359.92 2002.71,-359.98 1994.47,-353.33 1992.12,-359.92"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge19" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1993.25,-356.61C1987.54,-354.73 1981.7,-353.12 1976,-352 1965.1,-349.86 1184.26,-351.43 1176,-344 1144.41,-315.57 1177.72,-189.27 1154,-154 1123.03,-107.94 1061.98,-82.13 1021.32,-69.39"/>
<polygon fill="black" stroke="black" points="1992.12,-359.92 2002.71,-359.99 1994.47,-353.33 1992.12,-359.92"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_itb_walker_port -->
<g id="edge26" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M2018.47,-351.69C2016.84,-349.17 2015.32,-346.58 2014,-344 1989.99,-296.9 1975.9,-235.39 1970.11,-206.03"/>
<polygon fill="black" stroke="black" points="2015.66,-353.79 2024.28,-359.96 2021.39,-349.76 2015.66,-353.79"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_dtb_walker_port -->
<g id="edge27" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M1991.49,-356.43C1986.33,-354.71 1981.1,-353.19 1976,-352 1954.07,-346.9 1892.2,-358.53 1875,-344 1833.99,-309.34 1832.69,-238.52 1834.51,-206.01"/>
<polygon fill="black" stroke="black" points="1990.68,-359.86 2001.27,-359.92 1993.03,-353.26 1990.68,-359.86"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_stage2_itb_walker_port -->
<g id="edge28" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M1992.37,-356.47C1986.93,-354.68 1981.4,-353.13 1976,-352 1963.38,-349.36 1754.03,-352.1 1744,-344 1702.23,-310.26 1701.32,-238.97 1703.37,-206.17"/>
<polygon fill="black" stroke="black" points="1991.41,-359.84 2002.01,-359.89 1993.76,-353.24 1991.41,-359.84"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_stage2_dtb_walker_port -->
<g id="edge29" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M1992.61,-356.46C1987.09,-354.66 1981.48,-353.1 1976,-352 1953.88,-347.55 1587.65,-358.04 1570,-344 1527.98,-310.57 1527.2,-239.12 1529.33,-206.23"/>
<polygon fill="black" stroke="black" points="1991.77,-359.88 2002.36,-359.92 1994.11,-353.28 1991.77,-359.88"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge24" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="black" d="M2026.08,-350.58C2025.29,-348.38 2024.58,-346.17 2024,-344 2013.07,-303.02 2035.8,-184.18 2006,-154 1959.36,-106.76 1773.49,-137.72 1709,-122 1664.14,-111.07 1615.04,-90.7 1582.79,-76.08"/>
<polygon fill="black" stroke="black" points="2022.89,-352.02 2029.94,-359.93 2029.36,-349.35 2022.89,-352.02"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge25" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2040.36,-349.45C2042.43,-297.11 2044.22,-185.69 2024,-154 1993.96,-106.91 1932.04,-81.28 1891.01,-68.86"/>
<polygon fill="black" stroke="black" points="2036.85,-349.53 2039.92,-359.68 2043.84,-349.83 2036.85,-349.53"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_mmu_itb_walker_port -->
<g id="edge32" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M2103.04,-376.06C2272.32,-373.3 2720.38,-364.14 2745,-344 2786.56,-310.01 2787.58,-238.85 2785.59,-206.13"/>
<polygon fill="black" stroke="black" points="2102.96,-372.56 2093.02,-376.22 2103.07,-379.56 2102.96,-372.56"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_mmu_dtb_walker_port -->
<g id="edge33" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2103.47,-377.52C2245.4,-378.08 2575.42,-375.89 2614,-344 2655.38,-309.79 2656.49,-238.74 2654.56,-206.09"/>
<polygon fill="black" stroke="black" points="2103.19,-374.02 2093.17,-377.48 2103.15,-381.02 2103.19,-374.02"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_mmu_stage2_itb_walker_port -->
<g id="edge34" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M2103.24,-375.75C2210.04,-373.09 2414.93,-365.25 2440,-344 2480.85,-309.37 2482.27,-238.86 2480.5,-206.25"/>
<polygon fill="black" stroke="black" points="2103.13,-372.25 2093.22,-376 2103.3,-379.25 2103.13,-372.25"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_mmu_stage2_dtb_walker_port -->
<g id="edge35" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2103.52,-376.09C2164.49,-373.83 2250.07,-366.59 2274,-344 2312.32,-307.84 2310.6,-238.73 2307.34,-206.44"/>
<polygon fill="black" stroke="black" points="2103.08,-372.6 2093.2,-376.44 2103.31,-379.6 2103.08,-372.6"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge30" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="black" d="M2103.38,-376.87C2294.87,-376.16 2849.34,-371.73 2876,-344 2905.26,-313.56 2904.21,-185.41 2876,-154 2831.65,-104.61 2643.49,-137.72 2579,-122 2534.14,-111.07 2485.04,-90.7 2452.79,-76.08"/>
<polygon fill="black" stroke="black" points="2103.17,-373.37 2093.18,-376.9 2103.19,-380.37 2103.17,-373.37"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge31" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2103.22,-376.92C2296.93,-376.35 2863.79,-372.28 2891,-344 2920.27,-313.57 2912.37,-190.42 2891,-154 2863.2,-106.61 2802.19,-81.11 2761.34,-68.8"/>
<polygon fill="black" stroke="black" points="2103.18,-373.42 2093.19,-376.94 2103.2,-380.42 2103.18,-373.42"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node47" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1955,-396C1955,-396 1861,-396 1861,-396 1855,-396 1849,-390 1849,-384 1849,-384 1849,-372 1849,-372 1849,-366 1855,-360 1861,-360 1861,-360 1955,-360 1955,-360 1961,-360 1967,-366 1967,-372 1967,-372 1967,-384 1967,-384 1967,-390 1961,-396 1955,-396"/>
<text text-anchor="middle" x="1908" y="-374.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge36" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M1848.92,-376.72C1563.24,-375.27 337.4,-367.65 306,-344 266.44,-314.2 258.58,-252.23 257.53,-216.33"/>
<polygon fill="black" stroke="black" points="261.03,-216.04 257.4,-206.09 254.03,-216.13 261.03,-216.04"/>
</g>
</g>
</svg>
