#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Nov 28 23:58:46 2020
# Process ID: 15932
# Current directory: D:/document/Vivado/beat_4_new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22748 D:\document\Vivado\beat_4_new\beat_4_new.xpr
# Log file: D:/document/Vivado/beat_4_new/vivado.log
# Journal file: D:/document/Vivado/beat_4_new\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/document/Vivado/beat_4_new/beat_4_new.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Alien/Desktop/beat_4_new' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/document/Vivado/beat_4_new/beat_4_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'beat_4_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/document/Vivado/beat_4_new/beat_4_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj beat_4_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/document/Vivado/beat_4_new/beat_4_new.srcs/sources_1/new/beat_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beat_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/document/Vivado/beat_4_new/beat_4_new.srcs/sources_1/new/d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d
WARNING: [VRFC 10-3676] redeclaration of ansi port 'q' is not allowed [D:/document/Vivado/beat_4_new/beat_4_new.srcs/sources_1/new/d.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/document/Vivado/beat_4_new/beat_4_new.srcs/sim_1/new/beat_4_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beat_4_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/document/Vivado/beat_4_new/beat_4_new.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/document/Vivado/beat_4_new/beat_4_new.sim/sim_1/behav/xsim'
"xelab -wto 387ecaa023b240049963b6cffa53e420 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot beat_4_sim_behav xil_defaultlib.beat_4_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 387ecaa023b240049963b6cffa53e420 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot beat_4_sim_behav xil_defaultlib.beat_4_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d
Compiling module xil_defaultlib.beat_4
Compiling module xil_defaultlib.beat_4_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot beat_4_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/document/Vivado/beat_4_new/beat_4_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "beat_4_sim_behav -key {Behavioral:sim_1:Functional:beat_4_sim} -tclbatch {beat_4_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source beat_4_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'beat_4_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1034.414 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 28 23:59:28 2020...
