<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RMIDCT.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rm.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rm.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rm.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rm.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rm.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rm.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rm.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rm.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rm_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rm_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rm_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rm_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tf_idct_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tf_idct_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tf_idct_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1427715263" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1427715263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427715893" xil_pn:in_ck="3557766060779897037" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1427715893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D1_IDCT8.vhd"/>
      <outfile xil_pn:name="reg8_32/reg8_32.vhd"/>
      <outfile xil_pn:name="reg8_32/register/register.vhd"/>
      <outfile xil_pn:name="reg8_32_en/reg32_en.vhd"/>
      <outfile xil_pn:name="reg8_32_en/reg8_32_en.vhd"/>
      <outfile xil_pn:name="stage0/stage0.vhd"/>
      <outfile xil_pn:name="stage1/stage1.vhd"/>
      <outfile xil_pn:name="stage2/butterfly/butterfly.vhd"/>
      <outfile xil_pn:name="stage2/rotate1/rotate1.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/AddSubB/AddSub.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/AddSubB/BShifter23.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/AddSubB/BShifter23_Left.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/AddSubB/encoder.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/Multiplier/FPMul.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/rotate2.vhd"/>
      <outfile xil_pn:name="stage2/stage2.vhd"/>
      <outfile xil_pn:name="stage3/stage3.vhd"/>
      <outfile xil_pn:name="tf_idct.v"/>
    </transform>
    <transform xil_pn:end_ts="1427715356" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3691860206529975850" xil_pn:start_ts="1427715356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427715356" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4506786082282678970" xil_pn:start_ts="1427715356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427715263" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6744486106470530823" xil_pn:start_ts="1427715263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1427715893" xil_pn:in_ck="3557766060779897037" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1427715893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D1_IDCT8.vhd"/>
      <outfile xil_pn:name="reg8_32/reg8_32.vhd"/>
      <outfile xil_pn:name="reg8_32/register/register.vhd"/>
      <outfile xil_pn:name="reg8_32_en/reg32_en.vhd"/>
      <outfile xil_pn:name="reg8_32_en/reg8_32_en.vhd"/>
      <outfile xil_pn:name="stage0/stage0.vhd"/>
      <outfile xil_pn:name="stage1/stage1.vhd"/>
      <outfile xil_pn:name="stage2/butterfly/butterfly.vhd"/>
      <outfile xil_pn:name="stage2/rotate1/rotate1.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/AddSubB/AddSub.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/AddSubB/BShifter23.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/AddSubB/BShifter23_Left.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/AddSubB/encoder.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/Multiplier/FPMul.vhd"/>
      <outfile xil_pn:name="stage2/rotate2/rotate2.vhd"/>
      <outfile xil_pn:name="stage2/stage2.vhd"/>
      <outfile xil_pn:name="stage3/stage3.vhd"/>
      <outfile xil_pn:name="tf_idct.v"/>
    </transform>
    <transform xil_pn:end_ts="1427715902" xil_pn:in_ck="3557766060779897037" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6769976134959541702" xil_pn:start_ts="1427715893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tf_idct_beh.prj"/>
      <outfile xil_pn:name="tf_idct_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1427715903" xil_pn:in_ck="6147364533467517196" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8750711551261470381" xil_pn:start_ts="1427715902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tf_idct_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1418597172" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1418597172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418597172" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8149408375880277874" xil_pn:start_ts="1418597172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418597172" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6744486106470530823" xil_pn:start_ts="1418597172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418597172" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1418597172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418597172" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7552076953267709378" xil_pn:start_ts="1418597172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418597172" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-311711526559844302" xil_pn:start_ts="1418597172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1418597172" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2478054724026397487" xil_pn:start_ts="1418597172">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420761478" xil_pn:in_ck="-6747833807697645620" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="8212732410694652911" xil_pn:start_ts="1420761448">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="rm.lso"/>
      <outfile xil_pn:name="rm.ngc"/>
      <outfile xil_pn:name="rm.ngr"/>
      <outfile xil_pn:name="rm.prj"/>
      <outfile xil_pn:name="rm.stx"/>
      <outfile xil_pn:name="rm.syr"/>
      <outfile xil_pn:name="rm.xst"/>
      <outfile xil_pn:name="rm_vhdl.prj"/>
      <outfile xil_pn:name="rm_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
