/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_AVS_TOP_CTRL_H__
#define BCHP_AVS_TOP_CTRL_H__

/***************************************************************************
 *AVS_TOP_CTRL - AVS TOP Control Registers
 ***************************************************************************/
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST          0x06911800 /* MEMORY ASSIST */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_STATUS   0x06911804 /* MEMORY ASSIST STATUS */
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDN 0x06911808 /* VOLTAGE REGULATOR PWRDN */
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS 0x0691180c /* VOLTAGE REGULATOR STATUS */
#define BCHP_AVS_TOP_CTRL_S2_STANDBY_STATUS      0x06911810 /* S2 STANDBY STATUS */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS           0x06911814 /* VTRAP STATUS */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR     0x06911818 /* VTRAP STATUS CLEAR */
#define BCHP_AVS_TOP_CTRL_START_AVS_CPU          0x0691181c /* START AVS CPU */
#define BCHP_AVS_TOP_CTRL_OTP_STATUS             0x06911820 /* OTP STATUS */
#define BCHP_AVS_TOP_CTRL_RMON_HZ                0x06911824 /* RMON_HZ */
#define BCHP_AVS_TOP_CTRL_RMON_VT                0x06911828 /* RMON_VT */
#define BCHP_AVS_TOP_CTRL_AVS_CONVERGENCE_STATUS 0x0691182c /* AVS_CONVERGENCE_STATUS */
#define BCHP_AVS_TOP_CTRL_SPARE_LOW              0x06911830 /* SPARE LOW */
#define BCHP_AVS_TOP_CTRL_SPARE_HIGH             0x06911834 /* SPARE HIGH */
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_OUT         0x06911838 /* AVS STATUS OUT */
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_IN          0x0691183c /* AVS STATUS IN */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_FSK_FTM_0 0x06911840 /* SRAM POWER GATE OUT FSK_FTM_0 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_FSK_FTM_0 0x06911844 /* SRAM POWER GATE IN FSK_FTM_0 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DSEC_0 0x06911848 /* SRAM POWER GATE OUT DSEC_0 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DSEC_0 0x0691184c /* SRAM POWER GATE IN DSEC_0 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DSEC_1 0x06911850 /* SRAM POWER GATE OUT DSEC_1 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DSEC_1 0x06911854 /* SRAM POWER GATE IN DSEC_1 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0 0x06911858 /* SRAM POWER GATE OUT SDS0 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0 0x0691185c /* SRAM POWER GATE IN SDS0 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1 0x06911860 /* SRAM POWER GATE OUT SDS1 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1 0x06911864 /* SRAM POWER GATE IN SDS1 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2 0x06911868 /* SRAM POWER GATE OUT SDS2 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2 0x0691186c /* SRAM POWER GATE IN SDS2 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3 0x06911870 /* SRAM POWER GATE OUT SDS3 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3 0x06911874 /* SRAM POWER GATE IN SDS3 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS4 0x06911878 /* SRAM POWER GATE OUT SDS4 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS4 0x0691187c /* SRAM POWER GATE IN SDS4 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS5 0x06911880 /* SRAM POWER GATE OUT SDS5 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS5 0x06911884 /* SRAM POWER GATE IN SDS5 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS6 0x06911888 /* SRAM POWER GATE OUT SDS6 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS6 0x0691188c /* SRAM POWER GATE IN SDS6 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS7 0x06911890 /* SRAM POWER GATE OUT SDS7 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS7 0x06911894 /* SRAM POWER GATE IN SDS7 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0 0x06911898 /* SRAM POWER GATE OUT AFEC0 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0 0x0691189c /* SRAM POWER GATE IN AFEC0 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1 0x069118a0 /* SRAM POWER GATE OUT AFEC1 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1 0x069118a4 /* SRAM POWER GATE IN AFEC1 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2 0x069118a8 /* SRAM POWER GATE OUT AFEC2 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2 0x069118ac /* SRAM POWER GATE IN AFEC2 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3 0x069118b0 /* SRAM POWER GATE OUT AFEC3 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3 0x069118b4 /* SRAM POWER GATE IN AFEC3 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC4 0x069118b8 /* SRAM POWER GATE OUT AFEC4 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC4 0x069118bc /* SRAM POWER GATE IN AFEC4 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC5 0x069118c0 /* SRAM POWER GATE OUT AFEC5 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC5 0x069118c4 /* SRAM POWER GATE IN AFEC5 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC6 0x069118c8 /* SRAM POWER GATE OUT AFEC6 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC6 0x069118cc /* SRAM POWER GATE IN AFEC6 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC7 0x069118d0 /* SRAM POWER GATE OUT AFEC7 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC7 0x069118d4 /* SRAM POWER GATE IN AFEC7 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_PERIPH_TOP 0x069118d8 /* SRAM POWER GATE OUT PERIPH_TOP */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_PERIPH_TOP 0x069118dc /* SRAM POWER GATE IN PERIPH_TOP */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_LEAP    0x069118e0 /* MEMORY STANDBY LEAP */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC0   0x069118e4 /* MEMORY STANDBY AFEC0 */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC1   0x069118e8 /* MEMORY STANDBY AFEC1 */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC2   0x069118ec /* MEMORY STANDBY AFEC2 */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC3   0x069118f0 /* MEMORY STANDBY AFEC3 */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC4   0x069118f4 /* MEMORY STANDBY AFEC4 */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC5   0x069118f8 /* MEMORY STANDBY AFEC5 */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC6   0x069118fc /* MEMORY STANDBY AFEC6 */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC7   0x06911900 /* MEMORY STANDBY AFEC7 */

/***************************************************************************
 *MEMORY_ASSIST - MEMORY ASSIST
 ***************************************************************************/
/* AVS_TOP_CTRL :: MEMORY_ASSIST :: reserved0 [31:24] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_reserved0_MASK             0xff000000
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_reserved0_SHIFT            24

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_ENABLE_LVM_GL_PH2 [23:23] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_ENABLE_LVM_GL_PH2_MASK 0x00800000
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_ENABLE_LVM_GL_PH2_SHIFT 23
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_ENABLE_LVM_GL_PH2_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_WBT_RF_LL [22:21] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_RF_LL_MASK     0x00600000
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_RF_LL_SHIFT    21
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_RF_LL_DEFAULT  0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_RDT_RF_LL [20:19] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_RF_LL_MASK     0x00180000
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_RF_LL_SHIFT    19
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_RF_LL_DEFAULT  0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_WBT_DP_LL [18:17] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_DP_LL_MASK     0x00060000
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_DP_LL_SHIFT    17
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_DP_LL_DEFAULT  0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_RDT_DP_LL [16:15] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_DP_LL_MASK     0x00018000
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_DP_LL_SHIFT    15
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_DP_LL_DEFAULT  0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_WBT_CAM_LL [14:13] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_CAM_LL_MASK    0x00006000
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_CAM_LL_SHIFT   13
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_CAM_LL_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_RDT_CAM_LL [12:11] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_CAM_LL_MASK    0x00001800
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_CAM_LL_SHIFT   11
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_CAM_LL_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_WBT_SC_LL [10:09] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_SC_LL_MASK     0x00000600
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_SC_LL_SHIFT    9
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_SC_LL_DEFAULT  0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_RDT_SC_LL [08:07] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_SC_LL_MASK     0x00000180
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_SC_LL_SHIFT    7
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_SC_LL_DEFAULT  0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_WBT_SP_LL [06:05] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_SP_LL_MASK     0x00000060
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_SP_LL_SHIFT    5
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_SP_LL_DEFAULT  0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_RDT_SP_LL [04:03] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_SP_LL_MASK     0x00000018
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_SP_LL_SHIFT    3
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_SP_LL_DEFAULT  0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_LVM_LL [02:02] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_LVM_LL_MASK        0x00000004
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_LVM_LL_SHIFT       2
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_LVM_LL_DEFAULT     0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_LVM_GL_ENABLE_VTRAP [01:01] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_LVM_GL_ENABLE_VTRAP_MASK 0x00000002
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_LVM_GL_ENABLE_VTRAP_SHIFT 1
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_LVM_GL_ENABLE_VTRAP_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_LVM_GL [00:00] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_LVM_GL_MASK        0x00000001
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_LVM_GL_SHIFT       0
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_LVM_GL_DEFAULT     0x00000000

/***************************************************************************
 *MEMORY_ASSIST_STATUS - MEMORY ASSIST STATUS
 ***************************************************************************/
/* AVS_TOP_CTRL :: MEMORY_ASSIST_STATUS :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_STATUS_reserved0_MASK      0xfffffffe
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_STATUS_reserved0_SHIFT     1

/* AVS_TOP_CTRL :: MEMORY_ASSIST_STATUS :: AVS_TOP_STATUS_LVM_GL [00:00] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_STATUS_AVS_TOP_STATUS_LVM_GL_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_STATUS_AVS_TOP_STATUS_LVM_GL_SHIFT 0

/***************************************************************************
 *VOLTAGE_REGULATOR_PWRDN - VOLTAGE REGULATOR PWRDN
 ***************************************************************************/
/* AVS_TOP_CTRL :: VOLTAGE_REGULATOR_PWRDN :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDN_reserved0_MASK   0xfffffffe
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDN_reserved0_SHIFT  1

/* AVS_TOP_CTRL :: VOLTAGE_REGULATOR_PWRDN :: AVS_TOP_DISABLE_ANALOG_REGULATOR [00:00] */
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDN_AVS_TOP_DISABLE_ANALOG_REGULATOR_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDN_AVS_TOP_DISABLE_ANALOG_REGULATOR_SHIFT 0
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDN_AVS_TOP_DISABLE_ANALOG_REGULATOR_DEFAULT 0x00000000

/***************************************************************************
 *VOLTAGE_REGULATOR_STATUS - VOLTAGE REGULATOR STATUS
 ***************************************************************************/
/* AVS_TOP_CTRL :: VOLTAGE_REGULATOR_STATUS :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: VOLTAGE_REGULATOR_STATUS :: PMU_STATUS [00:00] */
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS_PMU_STATUS_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS_PMU_STATUS_SHIFT 0

/***************************************************************************
 *S2_STANDBY_STATUS - S2 STANDBY STATUS
 ***************************************************************************/
/* AVS_TOP_CTRL :: S2_STANDBY_STATUS :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_S2_STANDBY_STATUS_reserved0_MASK         0xfffffffe
#define BCHP_AVS_TOP_CTRL_S2_STANDBY_STATUS_reserved0_SHIFT        1

/* AVS_TOP_CTRL :: S2_STANDBY_STATUS :: IS_S2_STANDBY_STATUS [00:00] */
#define BCHP_AVS_TOP_CTRL_S2_STANDBY_STATUS_IS_S2_STANDBY_STATUS_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_S2_STANDBY_STATUS_IS_S2_STANDBY_STATUS_SHIFT 0

/***************************************************************************
 *VTRAP_STATUS - VTRAP STATUS
 ***************************************************************************/
/* AVS_TOP_CTRL :: VTRAP_STATUS :: reserved0 [31:06] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_reserved0_MASK              0xffffffc0
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_reserved0_SHIFT             6

/* AVS_TOP_CTRL :: VTRAP_STATUS :: THRESHOLD_MIN0_STATUS [05:05] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_MIN0_STATUS_MASK  0x00000020
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_MIN0_STATUS_SHIFT 5

/* AVS_TOP_CTRL :: VTRAP_STATUS :: THRESHOLD_WARNING0_STATUS [04:04] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_WARNING0_STATUS_MASK 0x00000010
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_WARNING0_STATUS_SHIFT 4

/* AVS_TOP_CTRL :: VTRAP_STATUS :: THRESHOLD_MIN1_STATUS [03:03] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_MIN1_STATUS_MASK  0x00000008
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_MIN1_STATUS_SHIFT 3

/* AVS_TOP_CTRL :: VTRAP_STATUS :: THRESHOLD_WARNING1_STATUS [02:02] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_WARNING1_STATUS_MASK 0x00000004
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_WARNING1_STATUS_SHIFT 2

/* AVS_TOP_CTRL :: VTRAP_STATUS :: THRESHOLD_MAX0_STATUS [01:01] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_MAX0_STATUS_MASK  0x00000002
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_MAX0_STATUS_SHIFT 1

/* AVS_TOP_CTRL :: VTRAP_STATUS :: THRESHOLD_MAX1_STATUS [00:00] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_MAX1_STATUS_MASK  0x00000001
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_MAX1_STATUS_SHIFT 0

/***************************************************************************
 *VTRAP_STATUS_CLEAR - VTRAP STATUS CLEAR
 ***************************************************************************/
/* AVS_TOP_CTRL :: VTRAP_STATUS_CLEAR :: reserved0 [31:06] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_reserved0_MASK        0xffffffc0
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_reserved0_SHIFT       6

/* AVS_TOP_CTRL :: VTRAP_STATUS_CLEAR :: THRESHOLD_MIN0_STATUS_CLEAR [05:05] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MIN0_STATUS_CLEAR_MASK 0x00000020
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MIN0_STATUS_CLEAR_SHIFT 5
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MIN0_STATUS_CLEAR_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: VTRAP_STATUS_CLEAR :: THRESHOLD_WARNING0_STATUS_CLEAR [04:04] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_WARNING0_STATUS_CLEAR_MASK 0x00000010
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_WARNING0_STATUS_CLEAR_SHIFT 4
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_WARNING0_STATUS_CLEAR_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: VTRAP_STATUS_CLEAR :: THRESHOLD_MIN1_STATUS_CLEAR [03:03] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MIN1_STATUS_CLEAR_MASK 0x00000008
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MIN1_STATUS_CLEAR_SHIFT 3
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MIN1_STATUS_CLEAR_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: VTRAP_STATUS_CLEAR :: THRESHOLD_WARNING1_STATUS_CLEAR [02:02] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_WARNING1_STATUS_CLEAR_MASK 0x00000004
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_WARNING1_STATUS_CLEAR_SHIFT 2
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_WARNING1_STATUS_CLEAR_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: VTRAP_STATUS_CLEAR :: THRESHOLD_MAX0_STATUS_CLEAR [01:01] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MAX0_STATUS_CLEAR_MASK 0x00000002
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MAX0_STATUS_CLEAR_SHIFT 1
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MAX0_STATUS_CLEAR_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: VTRAP_STATUS_CLEAR :: THRESHOLD_MAX1_STATUS_CLEAR [00:00] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MAX1_STATUS_CLEAR_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MAX1_STATUS_CLEAR_SHIFT 0
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MAX1_STATUS_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *START_AVS_CPU - START AVS CPU
 ***************************************************************************/
/* AVS_TOP_CTRL :: START_AVS_CPU :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_START_AVS_CPU_reserved0_MASK             0xfffffffe
#define BCHP_AVS_TOP_CTRL_START_AVS_CPU_reserved0_SHIFT            1

/* AVS_TOP_CTRL :: START_AVS_CPU :: CTRL_CPU_START [00:00] */
#define BCHP_AVS_TOP_CTRL_START_AVS_CPU_CTRL_CPU_START_MASK        0x00000001
#define BCHP_AVS_TOP_CTRL_START_AVS_CPU_CTRL_CPU_START_SHIFT       0
#define BCHP_AVS_TOP_CTRL_START_AVS_CPU_CTRL_CPU_START_DEFAULT     0x00000000

/***************************************************************************
 *OTP_STATUS - OTP STATUS
 ***************************************************************************/
/* AVS_TOP_CTRL :: OTP_STATUS :: reserved0 [31:24] */
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_reserved0_MASK                0xff000000
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_reserved0_SHIFT               24

/* AVS_TOP_CTRL :: OTP_STATUS :: OTP_VTRAP_TRIM_CODE [23:11] */
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_VTRAP_TRIM_CODE_MASK      0x00fff800
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_VTRAP_TRIM_CODE_SHIFT     11

/* AVS_TOP_CTRL :: OTP_STATUS :: OTP_VTRAP_ENABLE [10:10] */
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_VTRAP_ENABLE_MASK         0x00000400
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_VTRAP_ENABLE_SHIFT        10

/* AVS_TOP_CTRL :: OTP_STATUS :: OTP_AVS_DISABLE [09:09] */
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_AVS_DISABLE_MASK          0x00000200
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_AVS_DISABLE_SHIFT         9

/* AVS_TOP_CTRL :: OTP_STATUS :: OTP_AVS_SRAM_MON_VALID [08:08] */
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_AVS_SRAM_MON_VALID_MASK   0x00000100
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_AVS_SRAM_MON_VALID_SHIFT  8

/* AVS_TOP_CTRL :: OTP_STATUS :: OTP_AVS_SRAM_MON_N_PROCESS [07:06] */
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_AVS_SRAM_MON_N_PROCESS_MASK 0x000000c0
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_AVS_SRAM_MON_N_PROCESS_SHIFT 6

/* AVS_TOP_CTRL :: OTP_STATUS :: OTP_AVS_SRAM_MON_P_PROCESS [05:04] */
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_AVS_SRAM_MON_P_PROCESS_MASK 0x00000030
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_AVS_SRAM_MON_P_PROCESS_SHIFT 4

/* AVS_TOP_CTRL :: OTP_STATUS :: OTP_ADJUST_VOLTAGE [03:00] */
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_ADJUST_VOLTAGE_MASK       0x0000000f
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_ADJUST_VOLTAGE_SHIFT      0

/***************************************************************************
 *RMON_HZ - RMON_HZ
 ***************************************************************************/
/* AVS_TOP_CTRL :: RMON_HZ :: VALID_VERSION [31:24] */
#define BCHP_AVS_TOP_CTRL_RMON_HZ_VALID_VERSION_MASK               0xff000000
#define BCHP_AVS_TOP_CTRL_RMON_HZ_VALID_VERSION_SHIFT              24
#define BCHP_AVS_TOP_CTRL_RMON_HZ_VALID_VERSION_DEFAULT            0x00000000

/* AVS_TOP_CTRL :: RMON_HZ :: RATIO_HZ_1P0 [23:16] */
#define BCHP_AVS_TOP_CTRL_RMON_HZ_RATIO_HZ_1P0_MASK                0x00ff0000
#define BCHP_AVS_TOP_CTRL_RMON_HZ_RATIO_HZ_1P0_SHIFT               16
#define BCHP_AVS_TOP_CTRL_RMON_HZ_RATIO_HZ_1P0_DEFAULT             0x00000000

/* AVS_TOP_CTRL :: RMON_HZ :: RATIO_HZ_0P5 [15:08] */
#define BCHP_AVS_TOP_CTRL_RMON_HZ_RATIO_HZ_0P5_MASK                0x0000ff00
#define BCHP_AVS_TOP_CTRL_RMON_HZ_RATIO_HZ_0P5_SHIFT               8
#define BCHP_AVS_TOP_CTRL_RMON_HZ_RATIO_HZ_0P5_DEFAULT             0x00000000

/* AVS_TOP_CTRL :: RMON_HZ :: RATIO_HZ_0P25 [07:00] */
#define BCHP_AVS_TOP_CTRL_RMON_HZ_RATIO_HZ_0P25_MASK               0x000000ff
#define BCHP_AVS_TOP_CTRL_RMON_HZ_RATIO_HZ_0P25_SHIFT              0
#define BCHP_AVS_TOP_CTRL_RMON_HZ_RATIO_HZ_0P25_DEFAULT            0x00000000

/***************************************************************************
 *RMON_VT - RMON_VT
 ***************************************************************************/
/* AVS_TOP_CTRL :: RMON_VT :: VALID_VERSION [31:24] */
#define BCHP_AVS_TOP_CTRL_RMON_VT_VALID_VERSION_MASK               0xff000000
#define BCHP_AVS_TOP_CTRL_RMON_VT_VALID_VERSION_SHIFT              24
#define BCHP_AVS_TOP_CTRL_RMON_VT_VALID_VERSION_DEFAULT            0x00000000

/* AVS_TOP_CTRL :: RMON_VT :: RATIO_VT_1P0 [23:16] */
#define BCHP_AVS_TOP_CTRL_RMON_VT_RATIO_VT_1P0_MASK                0x00ff0000
#define BCHP_AVS_TOP_CTRL_RMON_VT_RATIO_VT_1P0_SHIFT               16
#define BCHP_AVS_TOP_CTRL_RMON_VT_RATIO_VT_1P0_DEFAULT             0x00000000

/* AVS_TOP_CTRL :: RMON_VT :: RATIO_VT_0P5 [15:08] */
#define BCHP_AVS_TOP_CTRL_RMON_VT_RATIO_VT_0P5_MASK                0x0000ff00
#define BCHP_AVS_TOP_CTRL_RMON_VT_RATIO_VT_0P5_SHIFT               8
#define BCHP_AVS_TOP_CTRL_RMON_VT_RATIO_VT_0P5_DEFAULT             0x00000000

/* AVS_TOP_CTRL :: RMON_VT :: RATIO_VT_0P25 [07:00] */
#define BCHP_AVS_TOP_CTRL_RMON_VT_RATIO_VT_0P25_MASK               0x000000ff
#define BCHP_AVS_TOP_CTRL_RMON_VT_RATIO_VT_0P25_SHIFT              0
#define BCHP_AVS_TOP_CTRL_RMON_VT_RATIO_VT_0P25_DEFAULT            0x00000000

/***************************************************************************
 *AVS_CONVERGENCE_STATUS - AVS_CONVERGENCE_STATUS
 ***************************************************************************/
/* AVS_TOP_CTRL :: AVS_CONVERGENCE_STATUS :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_AVS_CONVERGENCE_STATUS_reserved0_MASK    0xfffffffe
#define BCHP_AVS_TOP_CTRL_AVS_CONVERGENCE_STATUS_reserved0_SHIFT   1

/* AVS_TOP_CTRL :: AVS_CONVERGENCE_STATUS :: AVS_CONVERGENCE_STATUS_BIT [00:00] */
#define BCHP_AVS_TOP_CTRL_AVS_CONVERGENCE_STATUS_AVS_CONVERGENCE_STATUS_BIT_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_AVS_CONVERGENCE_STATUS_AVS_CONVERGENCE_STATUS_BIT_SHIFT 0
#define BCHP_AVS_TOP_CTRL_AVS_CONVERGENCE_STATUS_AVS_CONVERGENCE_STATUS_BIT_DEFAULT 0x00000000

/***************************************************************************
 *SPARE_LOW - SPARE LOW
 ***************************************************************************/
/* AVS_TOP_CTRL :: SPARE_LOW :: SPARE_LOW [31:00] */
#define BCHP_AVS_TOP_CTRL_SPARE_LOW_SPARE_LOW_MASK                 0xffffffff
#define BCHP_AVS_TOP_CTRL_SPARE_LOW_SPARE_LOW_SHIFT                0
#define BCHP_AVS_TOP_CTRL_SPARE_LOW_SPARE_LOW_DEFAULT              0x00000000

/***************************************************************************
 *SPARE_HIGH - SPARE HIGH
 ***************************************************************************/
/* AVS_TOP_CTRL :: SPARE_HIGH :: reserved0 [31:16] */
#define BCHP_AVS_TOP_CTRL_SPARE_HIGH_reserved0_MASK                0xffff0000
#define BCHP_AVS_TOP_CTRL_SPARE_HIGH_reserved0_SHIFT               16

/* AVS_TOP_CTRL :: SPARE_HIGH :: SPARE_HIGH [15:00] */
#define BCHP_AVS_TOP_CTRL_SPARE_HIGH_SPARE_HIGH_MASK               0x0000ffff
#define BCHP_AVS_TOP_CTRL_SPARE_HIGH_SPARE_HIGH_SHIFT              0
#define BCHP_AVS_TOP_CTRL_SPARE_HIGH_SPARE_HIGH_DEFAULT            0x0000ffff

/***************************************************************************
 *AVS_STATUS_OUT - AVS STATUS OUT
 ***************************************************************************/
/* AVS_TOP_CTRL :: AVS_STATUS_OUT :: reserved0 [31:30] */
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_OUT_reserved0_MASK            0xc0000000
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_OUT_reserved0_SHIFT           30

/* AVS_TOP_CTRL :: AVS_STATUS_OUT :: reserved_for_padding1 [29:02] */
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_OUT_reserved_for_padding1_MASK 0x3ffffffc
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_OUT_reserved_for_padding1_SHIFT 2

/* AVS_TOP_CTRL :: AVS_STATUS_OUT :: AVSTOP_STATUS_SPARE [01:00] */
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_OUT_AVSTOP_STATUS_SPARE_MASK  0x00000003
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_OUT_AVSTOP_STATUS_SPARE_SHIFT 0
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_OUT_AVSTOP_STATUS_SPARE_DEFAULT 0x00000000

/***************************************************************************
 *AVS_STATUS_IN - AVS STATUS IN
 ***************************************************************************/
/* AVS_TOP_CTRL :: AVS_STATUS_IN :: reserved0 [31:08] */
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_IN_reserved0_MASK             0xffffff00
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_IN_reserved0_SHIFT            8

/* AVS_TOP_CTRL :: AVS_STATUS_IN :: AVS_STATUS_IN [07:00] */
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_IN_AVS_STATUS_IN_MASK         0x000000ff
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_IN_AVS_STATUS_IN_SHIFT        0

/***************************************************************************
 *SRAM_POWER_GATE_OUT_FSK_FTM_0 - SRAM POWER GATE OUT FSK_FTM_0
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_FSK_FTM_0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_FSK_FTM_0_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_FSK_FTM_0_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_FSK_FTM_0 :: SRAM_PDA_OUT_FSK_FTM_0 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_FSK_FTM_0_SRAM_PDA_OUT_FSK_FTM_0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_FSK_FTM_0_SRAM_PDA_OUT_FSK_FTM_0_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_FSK_FTM_0 - SRAM POWER GATE IN FSK_FTM_0
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_FSK_FTM_0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_FSK_FTM_0_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_FSK_FTM_0_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_FSK_FTM_0 :: SRAM_PDA_IN_FSK_FTM_0 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_FSK_FTM_0_SRAM_PDA_IN_FSK_FTM_0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_FSK_FTM_0_SRAM_PDA_IN_FSK_FTM_0_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_FSK_FTM_0_SRAM_PDA_IN_FSK_FTM_0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_DSEC_0 - SRAM POWER GATE OUT DSEC_0
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_DSEC_0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DSEC_0_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DSEC_0_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_DSEC_0 :: SRAM_PDA_OUT_DSEC_0 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DSEC_0_SRAM_PDA_OUT_DSEC_0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DSEC_0_SRAM_PDA_OUT_DSEC_0_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_DSEC_0 - SRAM POWER GATE IN DSEC_0
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_DSEC_0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DSEC_0_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DSEC_0_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_DSEC_0 :: SRAM_PDA_IN_DSEC_0 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DSEC_0_SRAM_PDA_IN_DSEC_0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DSEC_0_SRAM_PDA_IN_DSEC_0_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DSEC_0_SRAM_PDA_IN_DSEC_0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_DSEC_1 - SRAM POWER GATE OUT DSEC_1
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_DSEC_1 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DSEC_1_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DSEC_1_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_DSEC_1 :: SRAM_PDA_OUT_DSEC_1 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DSEC_1_SRAM_PDA_OUT_DSEC_1_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DSEC_1_SRAM_PDA_OUT_DSEC_1_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_DSEC_1 - SRAM POWER GATE IN DSEC_1
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_DSEC_1 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DSEC_1_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DSEC_1_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_DSEC_1 :: SRAM_PDA_IN_DSEC_1 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DSEC_1_SRAM_PDA_IN_DSEC_1_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DSEC_1_SRAM_PDA_IN_DSEC_1_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DSEC_1_SRAM_PDA_IN_DSEC_1_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_SDS0 - SRAM POWER GATE OUT SDS0
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_SDS0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_SDS0 :: SRAM_PDA_OUT_SDS0 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0_SRAM_PDA_OUT_SDS0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0_SRAM_PDA_OUT_SDS0_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_SDS0 - SRAM POWER GATE IN SDS0
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_SDS0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0_reserved0_MASK   0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0_reserved0_SHIFT  1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_SDS0 :: SRAM_PDA_IN_SDS0 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0_SRAM_PDA_IN_SDS0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0_SRAM_PDA_IN_SDS0_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0_SRAM_PDA_IN_SDS0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_SDS1 - SRAM POWER GATE OUT SDS1
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_SDS1 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_SDS1 :: SRAM_PDA_OUT_SDS1 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1_SRAM_PDA_OUT_SDS1_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1_SRAM_PDA_OUT_SDS1_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_SDS1 - SRAM POWER GATE IN SDS1
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_SDS1 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1_reserved0_MASK   0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1_reserved0_SHIFT  1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_SDS1 :: SRAM_PDA_IN_SDS1 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1_SRAM_PDA_IN_SDS1_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1_SRAM_PDA_IN_SDS1_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1_SRAM_PDA_IN_SDS1_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_SDS2 - SRAM POWER GATE OUT SDS2
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_SDS2 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_SDS2 :: SRAM_PDA_OUT_SDS2 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2_SRAM_PDA_OUT_SDS2_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2_SRAM_PDA_OUT_SDS2_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_SDS2 - SRAM POWER GATE IN SDS2
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_SDS2 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2_reserved0_MASK   0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2_reserved0_SHIFT  1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_SDS2 :: SRAM_PDA_IN_SDS2 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2_SRAM_PDA_IN_SDS2_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2_SRAM_PDA_IN_SDS2_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2_SRAM_PDA_IN_SDS2_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_SDS3 - SRAM POWER GATE OUT SDS3
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_SDS3 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_SDS3 :: SRAM_PDA_OUT_SDS3 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3_SRAM_PDA_OUT_SDS3_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3_SRAM_PDA_OUT_SDS3_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_SDS3 - SRAM POWER GATE IN SDS3
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_SDS3 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3_reserved0_MASK   0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3_reserved0_SHIFT  1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_SDS3 :: SRAM_PDA_IN_SDS3 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3_SRAM_PDA_IN_SDS3_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3_SRAM_PDA_IN_SDS3_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3_SRAM_PDA_IN_SDS3_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_SDS4 - SRAM POWER GATE OUT SDS4
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_SDS4 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS4_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS4_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_SDS4 :: SRAM_PDA_OUT_SDS4 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS4_SRAM_PDA_OUT_SDS4_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS4_SRAM_PDA_OUT_SDS4_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_SDS4 - SRAM POWER GATE IN SDS4
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_SDS4 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS4_reserved0_MASK   0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS4_reserved0_SHIFT  1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_SDS4 :: SRAM_PDA_IN_SDS4 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS4_SRAM_PDA_IN_SDS4_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS4_SRAM_PDA_IN_SDS4_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS4_SRAM_PDA_IN_SDS4_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_SDS5 - SRAM POWER GATE OUT SDS5
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_SDS5 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS5_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS5_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_SDS5 :: SRAM_PDA_OUT_SDS5 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS5_SRAM_PDA_OUT_SDS5_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS5_SRAM_PDA_OUT_SDS5_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_SDS5 - SRAM POWER GATE IN SDS5
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_SDS5 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS5_reserved0_MASK   0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS5_reserved0_SHIFT  1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_SDS5 :: SRAM_PDA_IN_SDS5 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS5_SRAM_PDA_IN_SDS5_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS5_SRAM_PDA_IN_SDS5_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS5_SRAM_PDA_IN_SDS5_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_SDS6 - SRAM POWER GATE OUT SDS6
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_SDS6 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS6_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS6_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_SDS6 :: SRAM_PDA_OUT_SDS6 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS6_SRAM_PDA_OUT_SDS6_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS6_SRAM_PDA_OUT_SDS6_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_SDS6 - SRAM POWER GATE IN SDS6
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_SDS6 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS6_reserved0_MASK   0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS6_reserved0_SHIFT  1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_SDS6 :: SRAM_PDA_IN_SDS6 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS6_SRAM_PDA_IN_SDS6_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS6_SRAM_PDA_IN_SDS6_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS6_SRAM_PDA_IN_SDS6_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_SDS7 - SRAM POWER GATE OUT SDS7
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_SDS7 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS7_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS7_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_SDS7 :: SRAM_PDA_OUT_SDS7 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS7_SRAM_PDA_OUT_SDS7_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS7_SRAM_PDA_OUT_SDS7_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_SDS7 - SRAM POWER GATE IN SDS7
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_SDS7 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS7_reserved0_MASK   0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS7_reserved0_SHIFT  1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_SDS7 :: SRAM_PDA_IN_SDS7 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS7_SRAM_PDA_IN_SDS7_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS7_SRAM_PDA_IN_SDS7_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS7_SRAM_PDA_IN_SDS7_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_AFEC0 - SRAM POWER GATE OUT AFEC0
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_AFEC0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_AFEC0 :: SRAM_PDA_OUT_AFEC0 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0_SRAM_PDA_OUT_AFEC0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0_SRAM_PDA_OUT_AFEC0_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_AFEC0 - SRAM POWER GATE IN AFEC0
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_AFEC0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_AFEC0 :: SRAM_PDA_IN_AFEC0 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0_SRAM_PDA_IN_AFEC0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0_SRAM_PDA_IN_AFEC0_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0_SRAM_PDA_IN_AFEC0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_AFEC1 - SRAM POWER GATE OUT AFEC1
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_AFEC1 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_AFEC1 :: SRAM_PDA_OUT_AFEC1 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1_SRAM_PDA_OUT_AFEC1_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1_SRAM_PDA_OUT_AFEC1_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_AFEC1 - SRAM POWER GATE IN AFEC1
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_AFEC1 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_AFEC1 :: SRAM_PDA_IN_AFEC1 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1_SRAM_PDA_IN_AFEC1_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1_SRAM_PDA_IN_AFEC1_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1_SRAM_PDA_IN_AFEC1_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_AFEC2 - SRAM POWER GATE OUT AFEC2
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_AFEC2 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_AFEC2 :: SRAM_PDA_OUT_AFEC2 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2_SRAM_PDA_OUT_AFEC2_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2_SRAM_PDA_OUT_AFEC2_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_AFEC2 - SRAM POWER GATE IN AFEC2
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_AFEC2 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_AFEC2 :: SRAM_PDA_IN_AFEC2 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2_SRAM_PDA_IN_AFEC2_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2_SRAM_PDA_IN_AFEC2_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2_SRAM_PDA_IN_AFEC2_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_AFEC3 - SRAM POWER GATE OUT AFEC3
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_AFEC3 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_AFEC3 :: SRAM_PDA_OUT_AFEC3 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3_SRAM_PDA_OUT_AFEC3_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3_SRAM_PDA_OUT_AFEC3_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_AFEC3 - SRAM POWER GATE IN AFEC3
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_AFEC3 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_AFEC3 :: SRAM_PDA_IN_AFEC3 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3_SRAM_PDA_IN_AFEC3_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3_SRAM_PDA_IN_AFEC3_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3_SRAM_PDA_IN_AFEC3_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_AFEC4 - SRAM POWER GATE OUT AFEC4
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_AFEC4 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC4_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC4_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_AFEC4 :: SRAM_PDA_OUT_AFEC4 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC4_SRAM_PDA_OUT_AFEC4_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC4_SRAM_PDA_OUT_AFEC4_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_AFEC4 - SRAM POWER GATE IN AFEC4
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_AFEC4 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC4_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC4_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_AFEC4 :: SRAM_PDA_IN_AFEC4 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC4_SRAM_PDA_IN_AFEC4_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC4_SRAM_PDA_IN_AFEC4_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC4_SRAM_PDA_IN_AFEC4_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_AFEC5 - SRAM POWER GATE OUT AFEC5
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_AFEC5 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC5_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC5_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_AFEC5 :: SRAM_PDA_OUT_AFEC5 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC5_SRAM_PDA_OUT_AFEC5_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC5_SRAM_PDA_OUT_AFEC5_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_AFEC5 - SRAM POWER GATE IN AFEC5
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_AFEC5 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC5_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC5_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_AFEC5 :: SRAM_PDA_IN_AFEC5 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC5_SRAM_PDA_IN_AFEC5_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC5_SRAM_PDA_IN_AFEC5_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC5_SRAM_PDA_IN_AFEC5_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_AFEC6 - SRAM POWER GATE OUT AFEC6
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_AFEC6 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC6_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC6_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_AFEC6 :: SRAM_PDA_OUT_AFEC6 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC6_SRAM_PDA_OUT_AFEC6_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC6_SRAM_PDA_OUT_AFEC6_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_AFEC6 - SRAM POWER GATE IN AFEC6
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_AFEC6 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC6_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC6_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_AFEC6 :: SRAM_PDA_IN_AFEC6 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC6_SRAM_PDA_IN_AFEC6_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC6_SRAM_PDA_IN_AFEC6_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC6_SRAM_PDA_IN_AFEC6_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_AFEC7 - SRAM POWER GATE OUT AFEC7
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_AFEC7 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC7_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC7_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_AFEC7 :: SRAM_PDA_OUT_AFEC7 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC7_SRAM_PDA_OUT_AFEC7_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC7_SRAM_PDA_OUT_AFEC7_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_AFEC7 - SRAM POWER GATE IN AFEC7
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_AFEC7 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC7_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC7_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_AFEC7 :: SRAM_PDA_IN_AFEC7 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC7_SRAM_PDA_IN_AFEC7_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC7_SRAM_PDA_IN_AFEC7_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC7_SRAM_PDA_IN_AFEC7_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_PERIPH_TOP - SRAM POWER GATE OUT PERIPH_TOP
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_PERIPH_TOP :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_PERIPH_TOP_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_PERIPH_TOP_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_PERIPH_TOP :: SRAM_PDA_OUT_PERIPH_TOP [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_PERIPH_TOP_SRAM_PDA_OUT_PERIPH_TOP_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_PERIPH_TOP_SRAM_PDA_OUT_PERIPH_TOP_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_PERIPH_TOP - SRAM POWER GATE IN PERIPH_TOP
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_PERIPH_TOP :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_PERIPH_TOP_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_PERIPH_TOP_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_PERIPH_TOP :: SRAM_PDA_IN_PERIPH_TOP [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_PERIPH_TOP_SRAM_PDA_IN_PERIPH_TOP_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_PERIPH_TOP_SRAM_PDA_IN_PERIPH_TOP_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_PERIPH_TOP_SRAM_PDA_IN_PERIPH_TOP_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_STANDBY_LEAP - MEMORY STANDBY LEAP
 ***************************************************************************/
/* AVS_TOP_CTRL :: MEMORY_STANDBY_LEAP :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_LEAP_reserved0_MASK       0xfffffffe
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_LEAP_reserved0_SHIFT      1

/* AVS_TOP_CTRL :: MEMORY_STANDBY_LEAP :: MEMORY_STANDBY_ENABLE_LEAP [00:00] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_LEAP_MEMORY_STANDBY_ENABLE_LEAP_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_LEAP_MEMORY_STANDBY_ENABLE_LEAP_SHIFT 0
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_LEAP_MEMORY_STANDBY_ENABLE_LEAP_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_STANDBY_AFEC0 - MEMORY STANDBY AFEC0
 ***************************************************************************/
/* AVS_TOP_CTRL :: MEMORY_STANDBY_AFEC0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC0_reserved0_MASK      0xfffffffe
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC0_reserved0_SHIFT     1

/* AVS_TOP_CTRL :: MEMORY_STANDBY_AFEC0 :: MEMORY_STANDBY_ENABLE_AFEC0 [00:00] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC0_MEMORY_STANDBY_ENABLE_AFEC0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC0_MEMORY_STANDBY_ENABLE_AFEC0_SHIFT 0
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC0_MEMORY_STANDBY_ENABLE_AFEC0_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_STANDBY_AFEC1 - MEMORY STANDBY AFEC1
 ***************************************************************************/
/* AVS_TOP_CTRL :: MEMORY_STANDBY_AFEC1 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC1_reserved0_MASK      0xfffffffe
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC1_reserved0_SHIFT     1

/* AVS_TOP_CTRL :: MEMORY_STANDBY_AFEC1 :: MEMORY_STANDBY_ENABLE_AFEC1 [00:00] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC1_MEMORY_STANDBY_ENABLE_AFEC1_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC1_MEMORY_STANDBY_ENABLE_AFEC1_SHIFT 0
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC1_MEMORY_STANDBY_ENABLE_AFEC1_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_STANDBY_AFEC2 - MEMORY STANDBY AFEC2
 ***************************************************************************/
/* AVS_TOP_CTRL :: MEMORY_STANDBY_AFEC2 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC2_reserved0_MASK      0xfffffffe
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC2_reserved0_SHIFT     1

/* AVS_TOP_CTRL :: MEMORY_STANDBY_AFEC2 :: MEMORY_STANDBY_ENABLE_AFEC2 [00:00] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC2_MEMORY_STANDBY_ENABLE_AFEC2_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC2_MEMORY_STANDBY_ENABLE_AFEC2_SHIFT 0
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC2_MEMORY_STANDBY_ENABLE_AFEC2_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_STANDBY_AFEC3 - MEMORY STANDBY AFEC3
 ***************************************************************************/
/* AVS_TOP_CTRL :: MEMORY_STANDBY_AFEC3 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC3_reserved0_MASK      0xfffffffe
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC3_reserved0_SHIFT     1

/* AVS_TOP_CTRL :: MEMORY_STANDBY_AFEC3 :: MEMORY_STANDBY_ENABLE_AFEC3 [00:00] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC3_MEMORY_STANDBY_ENABLE_AFEC3_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC3_MEMORY_STANDBY_ENABLE_AFEC3_SHIFT 0
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC3_MEMORY_STANDBY_ENABLE_AFEC3_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_STANDBY_AFEC4 - MEMORY STANDBY AFEC4
 ***************************************************************************/
/* AVS_TOP_CTRL :: MEMORY_STANDBY_AFEC4 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC4_reserved0_MASK      0xfffffffe
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC4_reserved0_SHIFT     1

/* AVS_TOP_CTRL :: MEMORY_STANDBY_AFEC4 :: MEMORY_STANDBY_ENABLE_AFEC4 [00:00] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC4_MEMORY_STANDBY_ENABLE_AFEC4_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC4_MEMORY_STANDBY_ENABLE_AFEC4_SHIFT 0
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC4_MEMORY_STANDBY_ENABLE_AFEC4_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_STANDBY_AFEC5 - MEMORY STANDBY AFEC5
 ***************************************************************************/
/* AVS_TOP_CTRL :: MEMORY_STANDBY_AFEC5 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC5_reserved0_MASK      0xfffffffe
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC5_reserved0_SHIFT     1

/* AVS_TOP_CTRL :: MEMORY_STANDBY_AFEC5 :: MEMORY_STANDBY_ENABLE_AFEC5 [00:00] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC5_MEMORY_STANDBY_ENABLE_AFEC5_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC5_MEMORY_STANDBY_ENABLE_AFEC5_SHIFT 0
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC5_MEMORY_STANDBY_ENABLE_AFEC5_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_STANDBY_AFEC6 - MEMORY STANDBY AFEC6
 ***************************************************************************/
/* AVS_TOP_CTRL :: MEMORY_STANDBY_AFEC6 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC6_reserved0_MASK      0xfffffffe
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC6_reserved0_SHIFT     1

/* AVS_TOP_CTRL :: MEMORY_STANDBY_AFEC6 :: MEMORY_STANDBY_ENABLE_AFEC6 [00:00] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC6_MEMORY_STANDBY_ENABLE_AFEC6_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC6_MEMORY_STANDBY_ENABLE_AFEC6_SHIFT 0
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC6_MEMORY_STANDBY_ENABLE_AFEC6_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_STANDBY_AFEC7 - MEMORY STANDBY AFEC7
 ***************************************************************************/
/* AVS_TOP_CTRL :: MEMORY_STANDBY_AFEC7 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC7_reserved0_MASK      0xfffffffe
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC7_reserved0_SHIFT     1

/* AVS_TOP_CTRL :: MEMORY_STANDBY_AFEC7 :: MEMORY_STANDBY_ENABLE_AFEC7 [00:00] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC7_MEMORY_STANDBY_ENABLE_AFEC7_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC7_MEMORY_STANDBY_ENABLE_AFEC7_SHIFT 0
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_AFEC7_MEMORY_STANDBY_ENABLE_AFEC7_DEFAULT 0x00000000

#endif /* #ifndef BCHP_AVS_TOP_CTRL_H__ */

/* End of File */
