 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 3
        -max_paths 3
Design : sensorCondition
Version: S-2021.06
Date   : Mon Apr 25 15:52:46 2022
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: incline[11]
              (input port clocked by clk)
  Endpoint: error[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sensorCondition    16000                 saed32lvt_tt0p85v25c
  sensorCondition_DW02_mult_4
                     8000                  saed32lvt_tt0p85v25c
  sensorCondition_DW02_mult_3
                     8000                  saed32lvt_tt0p85v25c
  sensorCondition_DW02_mult_2
                     8000                  saed32lvt_tt0p85v25c
  sensorCondition_DW01_sub_2
                     8000                  saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.30       0.30 r
  incline[11] (in)                                        0.00       0.30 r
  U536/Y (AND2X1_LVT)                                     0.04       0.35 r
  U539/Y (AND4X1_LVT)                                     0.05       0.40 r
  U538/Y (AO221X2_LVT)                                    0.07       0.47 r
  desiredDrive/mult_36/A[1] (sensorCondition_DW02_mult_4)
                                                          0.00       0.47 r
  desiredDrive/mult_36/U67/Y (AND2X1_LVT)                 0.05       0.52 r
  desiredDrive/mult_36/U8/Y (XOR2X1_LVT)                  0.09       0.62 f
  desiredDrive/mult_36/S2_2_5/S (FADDX1_LVT)              0.12       0.74 r
  desiredDrive/mult_36/S2_3_4/S (FADDX1_LVT)              0.11       0.85 f
  desiredDrive/mult_36/S2_4_3/S (FADDX1_LVT)              0.12       0.97 r
  desiredDrive/mult_36/S2_5_2/S (FADDX1_LVT)              0.11       1.08 f
  desiredDrive/mult_36/S2_6_1/S (FADDX1_LVT)              0.12       1.20 r
  desiredDrive/mult_36/S1_7_0/S (FADDX1_LVT)              0.11       1.30 f
  desiredDrive/mult_36/FS_1/A[5] (sensorCondition_DW01_add_8)
                                                          0.00       1.30 f
  desiredDrive/mult_36/FS_1/U32/Y (NBUFFX2_LVT)           0.05       1.35 f
  desiredDrive/mult_36/FS_1/SUM[5] (sensorCondition_DW01_add_8)
                                                          0.00       1.35 f
  desiredDrive/mult_36/PRODUCT[7] (sensorCondition_DW02_mult_4)
                                                          0.00       1.35 f
  desiredDrive/mult_36_2/A[7] (sensorCondition_DW02_mult_3)
                                                          0.00       1.35 f
  desiredDrive/mult_36_2/U116/Y (AND2X1_LVT)              0.05       1.40 f
  desiredDrive/mult_36_2/S3_7_4/S (FADDX1_LVT)            0.13       1.53 r
  desiredDrive/mult_36_2/S2_8_3/CO (FADDX1_LVT)           0.09       1.62 r
  desiredDrive/mult_36_2/S2_9_3/CO (FADDX1_LVT)           0.10       1.72 r
  desiredDrive/mult_36_2/S2_10_3/CO (FADDX1_LVT)          0.10       1.81 r
  desiredDrive/mult_36_2/U53/Y (NAND2X0_LVT)              0.03       1.84 f
  desiredDrive/mult_36_2/U56/Y (NAND3X0_LVT)              0.05       1.89 r
  desiredDrive/mult_36_2/S2_12_3/CO (FADDX1_LVT)          0.10       1.99 r
  desiredDrive/mult_36_2/S2_13_3/CO (FADDX1_LVT)          0.10       2.09 r
  desiredDrive/mult_36_2/S2_14_3/CO (FADDX1_LVT)          0.10       2.19 r
  desiredDrive/mult_36_2/S2_15_3/S (FADDX1_LVT)           0.12       2.31 f
  desiredDrive/mult_36_2/U39/Y (NAND2X0_LVT)              0.04       2.36 r
  desiredDrive/mult_36_2/U40/Y (NAND3X0_LVT)              0.05       2.41 f
  desiredDrive/mult_36_2/S2_17_2/S (FADDX1_LVT)           0.14       2.54 r
  desiredDrive/mult_36_2/S2_18_1/CO (FADDX1_LVT)          0.09       2.63 r
  desiredDrive/mult_36_2/S2_19_1/CO (FADDX1_LVT)          0.10       2.73 r
  desiredDrive/mult_36_2/S4_1/S (FADDX1_LVT)              0.13       2.86 f
  desiredDrive/mult_36_2/U46/Y (XOR2X2_LVT)               0.10       2.95 r
  desiredDrive/mult_36_2/PRODUCT[21] (sensorCondition_DW02_mult_3)
                                                          0.00       2.95 r
  desiredDrive/mult_36_3/A[21] (sensorCondition_DW02_mult_2)
                                                          0.00       2.95 r
  desiredDrive/mult_36_3/U13/Y (AND2X1_LVT)               0.05       3.00 r
  desiredDrive/mult_36_3/S3_21_1/CO (FADDX1_LVT)          0.10       3.10 r
  desiredDrive/mult_36_3/S3_22_1/CO (FADDX1_LVT)          0.09       3.19 r
  desiredDrive/mult_36_3/S3_23_1/CO (FADDX1_LVT)          0.09       3.27 r
  desiredDrive/mult_36_3/U49/Y (NAND2X0_LVT)              0.03       3.30 f
  desiredDrive/mult_36_3/U51/Y (NAND3X0_LVT)              0.04       3.35 r
  desiredDrive/mult_36_3/S3_25_1/CO (FADDX1_LVT)          0.09       3.43 r
  desiredDrive/mult_36_3/S5_1/CO (FADDX1_LVT)             0.09       3.52 r
  desiredDrive/mult_36_3/U11/Y (XOR2X2_LVT)               0.09       3.61 f
  desiredDrive/mult_36_3/U3/Y (NAND3X0_LVT)               0.04       3.65 r
  desiredDrive/mult_36_3/U2/Y (XOR2X2_LVT)                0.09       3.74 f
  desiredDrive/mult_36_3/PRODUCT[29] (sensorCondition_DW02_mult_2)
                                                          0.00       3.74 f
  U417/Y (OR3X1_LVT)                                      0.06       3.79 f
  U422/Y (OA21X1_LVT)                                     0.05       3.84 f
  sub_112/A[7] (sensorCondition_DW01_sub_2)               0.00       3.84 f
  sub_112/U56/Y (INVX0_LVT)                               0.03       3.87 r
  sub_112/U13/Y (OR2X2_LVT)                               0.05       3.92 r
  sub_112/U114/Y (NAND2X0_LVT)                            0.03       3.95 f
  sub_112/U40/Y (NAND2X0_LVT)                             0.04       3.99 r
  sub_112/U112/Y (OA21X1_LVT)                             0.05       4.03 r
  sub_112/U107/Y (NAND4X0_LVT)                            0.05       4.08 f
  sub_112/U70/Y (NBUFFX2_LVT)                             0.05       4.14 f
  sub_112/U4/Y (XOR2X1_LVT)                               0.08       4.22 r
  sub_112/DIFF[9] (sensorCondition_DW01_sub_2)            0.00       4.22 r
  U705/Y (AND2X1_LVT)                                     0.04       4.26 r
  error[9] (out)                                          0.00       4.26 r
  data arrival time                                                  4.26

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  output external delay                                  -0.50       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -4.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.41


  Startpoint: incline[11]
              (input port clocked by clk)
  Endpoint: error[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sensorCondition    16000                 saed32lvt_tt0p85v25c
  sensorCondition_DW02_mult_4
                     8000                  saed32lvt_tt0p85v25c
  sensorCondition_DW02_mult_3
                     8000                  saed32lvt_tt0p85v25c
  sensorCondition_DW02_mult_2
                     8000                  saed32lvt_tt0p85v25c
  sensorCondition_DW01_sub_2
                     8000                  saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.30       0.30 f
  incline[11] (in)                                        0.00       0.30 f
  U537/Y (INVX0_LVT)                                      0.03       0.34 r
  U491/Y (NAND4X0_LVT)                                    0.04       0.38 f
  U438/Y (AO221X2_LVT)                                    0.09       0.47 f
  desiredDrive/mult_36/A[0] (sensorCondition_DW02_mult_4)
                                                          0.00       0.47 f
  desiredDrive/mult_36/U64/Y (AND2X1_LVT)                 0.06       0.54 f
  desiredDrive/mult_36/U4/Y (XOR2X1_LVT)                  0.09       0.62 r
  desiredDrive/mult_36/S2_2_6/S (FADDX1_LVT)              0.11       0.74 f
  desiredDrive/mult_36/S2_3_5/S (FADDX1_LVT)              0.12       0.85 r
  desiredDrive/mult_36/S2_4_4/S (FADDX1_LVT)              0.11       0.97 f
  desiredDrive/mult_36/S2_5_3/S (FADDX1_LVT)              0.12       1.08 r
  desiredDrive/mult_36/S2_6_2/S (FADDX1_LVT)              0.11       1.20 f
  desiredDrive/mult_36/S2_7_1/S (FADDX1_LVT)              0.12       1.31 r
  desiredDrive/mult_36/S4_0/S (FADDX1_LVT)                0.11       1.42 f
  desiredDrive/mult_36/FS_1/A[6] (sensorCondition_DW01_add_8)
                                                          0.00       1.42 f
  desiredDrive/mult_36/FS_1/U31/Y (NBUFFX2_LVT)           0.04       1.46 f
  desiredDrive/mult_36/FS_1/SUM[6] (sensorCondition_DW01_add_8)
                                                          0.00       1.46 f
  desiredDrive/mult_36/PRODUCT[8] (sensorCondition_DW02_mult_4)
                                                          0.00       1.46 f
  desiredDrive/mult_36_2/A[8] (sensorCondition_DW02_mult_3)
                                                          0.00       1.46 f
  desiredDrive/mult_36_2/U117/Y (AND2X1_LVT)              0.05       1.51 f
  desiredDrive/mult_36_2/S3_8_4/S (FADDX1_LVT)            0.12       1.63 r
  desiredDrive/mult_36_2/S2_9_3/CO (FADDX1_LVT)           0.09       1.72 r
  desiredDrive/mult_36_2/S2_10_3/CO (FADDX1_LVT)          0.10       1.81 r
  desiredDrive/mult_36_2/U53/Y (NAND2X0_LVT)              0.03       1.84 f
  desiredDrive/mult_36_2/U56/Y (NAND3X0_LVT)              0.05       1.89 r
  desiredDrive/mult_36_2/S2_12_3/CO (FADDX1_LVT)          0.10       1.99 r
  desiredDrive/mult_36_2/S2_13_3/CO (FADDX1_LVT)          0.10       2.09 r
  desiredDrive/mult_36_2/S2_14_3/CO (FADDX1_LVT)          0.10       2.19 r
  desiredDrive/mult_36_2/S2_15_3/S (FADDX1_LVT)           0.12       2.31 f
  desiredDrive/mult_36_2/U39/Y (NAND2X0_LVT)              0.04       2.36 r
  desiredDrive/mult_36_2/U40/Y (NAND3X0_LVT)              0.05       2.41 f
  desiredDrive/mult_36_2/S2_17_2/S (FADDX1_LVT)           0.14       2.54 r
  desiredDrive/mult_36_2/S2_18_1/CO (FADDX1_LVT)          0.09       2.63 r
  desiredDrive/mult_36_2/S2_19_1/CO (FADDX1_LVT)          0.10       2.73 r
  desiredDrive/mult_36_2/S4_1/S (FADDX1_LVT)              0.13       2.86 f
  desiredDrive/mult_36_2/U46/Y (XOR2X2_LVT)               0.10       2.95 r
  desiredDrive/mult_36_2/PRODUCT[21] (sensorCondition_DW02_mult_3)
                                                          0.00       2.95 r
  desiredDrive/mult_36_3/A[21] (sensorCondition_DW02_mult_2)
                                                          0.00       2.95 r
  desiredDrive/mult_36_3/U13/Y (AND2X1_LVT)               0.05       3.00 r
  desiredDrive/mult_36_3/S3_21_1/CO (FADDX1_LVT)          0.10       3.10 r
  desiredDrive/mult_36_3/S3_22_1/CO (FADDX1_LVT)          0.09       3.18 r
  desiredDrive/mult_36_3/S3_23_1/CO (FADDX1_LVT)          0.09       3.27 r
  desiredDrive/mult_36_3/U49/Y (NAND2X0_LVT)              0.03       3.30 f
  desiredDrive/mult_36_3/U51/Y (NAND3X0_LVT)              0.04       3.35 r
  desiredDrive/mult_36_3/S3_25_1/CO (FADDX1_LVT)          0.09       3.43 r
  desiredDrive/mult_36_3/S5_1/CO (FADDX1_LVT)             0.09       3.52 r
  desiredDrive/mult_36_3/U11/Y (XOR2X2_LVT)               0.09       3.61 f
  desiredDrive/mult_36_3/U3/Y (NAND3X0_LVT)               0.04       3.65 r
  desiredDrive/mult_36_3/U2/Y (XOR2X2_LVT)                0.09       3.74 f
  desiredDrive/mult_36_3/PRODUCT[29] (sensorCondition_DW02_mult_2)
                                                          0.00       3.74 f
  U417/Y (OR3X1_LVT)                                      0.06       3.79 f
  U422/Y (OA21X1_LVT)                                     0.05       3.84 f
  sub_112/A[7] (sensorCondition_DW01_sub_2)               0.00       3.84 f
  sub_112/U56/Y (INVX0_LVT)                               0.03       3.87 r
  sub_112/U13/Y (OR2X2_LVT)                               0.05       3.92 r
  sub_112/U114/Y (NAND2X0_LVT)                            0.03       3.95 f
  sub_112/U40/Y (NAND2X0_LVT)                             0.04       3.99 r
  sub_112/U112/Y (OA21X1_LVT)                             0.05       4.03 r
  sub_112/U107/Y (NAND4X0_LVT)                            0.05       4.08 f
  sub_112/U70/Y (NBUFFX2_LVT)                             0.05       4.14 f
  sub_112/U4/Y (XOR2X1_LVT)                               0.08       4.22 r
  sub_112/DIFF[9] (sensorCondition_DW01_sub_2)            0.00       4.22 r
  U705/Y (AND2X1_LVT)                                     0.04       4.26 r
  error[9] (out)                                          0.00       4.26 r
  data arrival time                                                  4.26

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  output external delay                                  -0.50       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -4.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.41


  Startpoint: incline[11]
              (input port clocked by clk)
  Endpoint: error[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sensorCondition    16000                 saed32lvt_tt0p85v25c
  sensorCondition_DW02_mult_4
                     8000                  saed32lvt_tt0p85v25c
  sensorCondition_DW02_mult_3
                     8000                  saed32lvt_tt0p85v25c
  sensorCondition_DW02_mult_2
                     8000                  saed32lvt_tt0p85v25c
  sensorCondition_DW01_sub_2
                     8000                  saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.30       0.30 f
  incline[11] (in)                                        0.00       0.30 f
  U537/Y (INVX0_LVT)                                      0.03       0.34 r
  U491/Y (NAND4X0_LVT)                                    0.04       0.38 f
  U438/Y (AO221X2_LVT)                                    0.09       0.47 f
  desiredDrive/mult_36/A[0] (sensorCondition_DW02_mult_4)
                                                          0.00       0.47 f
  desiredDrive/mult_36/U62/Y (AND2X1_LVT)                 0.06       0.54 f
  desiredDrive/mult_36/U2/Y (XOR2X2_LVT)                  0.09       0.63 r
  desiredDrive/mult_36/S2_2_7/S (FADDX1_LVT)              0.11       0.74 f
  desiredDrive/mult_36/S2_3_6/S (FADDX1_LVT)              0.12       0.85 r
  desiredDrive/mult_36/S2_4_5/S (FADDX1_LVT)              0.11       0.97 f
  desiredDrive/mult_36/S2_5_4/S (FADDX1_LVT)              0.12       1.08 r
  desiredDrive/mult_36/S2_6_3/S (FADDX1_LVT)              0.11       1.20 f
  desiredDrive/mult_36/S2_7_2/S (FADDX1_LVT)              0.12       1.32 r
  desiredDrive/mult_36/S4_1/S (FADDX1_LVT)                0.11       1.43 f
  desiredDrive/mult_36/U5/Y (XOR2X2_LVT)                  0.09       1.52 r
  desiredDrive/mult_36/FS_1/A[7] (sensorCondition_DW01_add_8)
                                                          0.00       1.52 r
  desiredDrive/mult_36/FS_1/U30/Y (NBUFFX2_LVT)           0.04       1.56 r
  desiredDrive/mult_36/FS_1/SUM[7] (sensorCondition_DW01_add_8)
                                                          0.00       1.56 r
  desiredDrive/mult_36/PRODUCT[9] (sensorCondition_DW02_mult_4)
                                                          0.00       1.56 r
  desiredDrive/mult_36_2/A[9] (sensorCondition_DW02_mult_3)
                                                          0.00       1.56 r
  desiredDrive/mult_36_2/U6/Y (NBUFFX2_LVT)               0.04       1.60 r
  desiredDrive/mult_36_2/U33/Y (IBUFFX2_LVT)              0.05       1.65 f
  desiredDrive/mult_36_2/U34/Y (INVX0_LVT)                0.03       1.68 r
  desiredDrive/mult_36_2/S3_10_4/S (FADDX1_LVT)           0.13       1.81 f
  desiredDrive/mult_36_2/U55/Y (NAND2X0_LVT)              0.04       1.85 r
  desiredDrive/mult_36_2/U56/Y (NAND3X0_LVT)              0.05       1.90 f
  desiredDrive/mult_36_2/S2_12_3/CO (FADDX1_LVT)          0.10       2.00 f
  desiredDrive/mult_36_2/S2_13_3/S (FADDX1_LVT)           0.13       2.13 r
  desiredDrive/mult_36_2/S2_14_2/CO (FADDX1_LVT)          0.09       2.22 r
  desiredDrive/mult_36_2/S2_15_2/CO (FADDX1_LVT)          0.10       2.32 r
  desiredDrive/mult_36_2/U36/Y (XOR3X2_LVT)               0.12       2.44 f
  desiredDrive/mult_36_2/S2_17_1/S (FADDX1_LVT)           0.13       2.57 r
  desiredDrive/mult_36_2/S1_18_0/CO (FADDX1_LVT)          0.10       2.67 r
  desiredDrive/mult_36_2/U41/Y (XOR3X2_LVT)               0.12       2.78 f
  desiredDrive/mult_36_2/PRODUCT[19] (sensorCondition_DW02_mult_3)
                                                          0.00       2.78 f
  desiredDrive/mult_36_3/A[19] (sensorCondition_DW02_mult_2)
                                                          0.00       2.78 f
  desiredDrive/mult_36_3/U118/Y (AND2X1_LVT)              0.05       2.84 f
  desiredDrive/mult_36_3/U45/Y (NAND2X0_LVT)              0.05       2.89 r
  desiredDrive/mult_36_3/U15/Y (NAND3X0_LVT)              0.04       2.92 f
  desiredDrive/mult_36_3/U41/Y (NAND2X0_LVT)              0.04       2.97 r
  desiredDrive/mult_36_3/U42/Y (NAND3X0_LVT)              0.05       3.01 f
  desiredDrive/mult_36_3/S3_21_1/CO (FADDX1_LVT)          0.09       3.10 f
  desiredDrive/mult_36_3/S3_22_1/CO (FADDX1_LVT)          0.08       3.18 f
  desiredDrive/mult_36_3/S3_23_1/CO (FADDX1_LVT)          0.08       3.26 f
  desiredDrive/mult_36_3/U49/Y (NAND2X0_LVT)              0.04       3.30 r
  desiredDrive/mult_36_3/U51/Y (NAND3X0_LVT)              0.05       3.34 f
  desiredDrive/mult_36_3/S3_25_1/CO (FADDX1_LVT)          0.09       3.43 f
  desiredDrive/mult_36_3/S5_1/CO (FADDX1_LVT)             0.08       3.51 f
  desiredDrive/mult_36_3/U11/Y (XOR2X2_LVT)               0.09       3.60 r
  desiredDrive/mult_36_3/U3/Y (NAND3X0_LVT)               0.04       3.65 f
  desiredDrive/mult_36_3/U2/Y (XOR2X2_LVT)                0.10       3.74 r
  desiredDrive/mult_36_3/PRODUCT[29] (sensorCondition_DW02_mult_2)
                                                          0.00       3.74 r
  U417/Y (OR3X1_LVT)                                      0.06       3.80 r
  U434/Y (AND2X1_LVT)                                     0.05       3.85 r
  U429/Y (AO21X1_LVT)                                     0.04       3.89 r
  sub_112/A[4] (sensorCondition_DW01_sub_2)               0.00       3.89 r
  sub_112/U22/Y (OR2X2_LVT)                               0.05       3.94 r
  sub_112/U43/Y (AND2X1_LVT)                              0.05       3.99 r
  sub_112/U108/Y (NAND4X0_LVT)                            0.04       4.03 f
  sub_112/U107/Y (NAND4X0_LVT)                            0.06       4.09 r
  sub_112/U70/Y (NBUFFX2_LVT)                             0.05       4.13 r
  sub_112/U4/Y (XOR2X1_LVT)                               0.08       4.22 f
  sub_112/DIFF[9] (sensorCondition_DW01_sub_2)            0.00       4.22 f
  U705/Y (AND2X1_LVT)                                     0.04       4.26 f
  error[9] (out)                                          0.00       4.26 f
  data arrival time                                                  4.26

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  output external delay                                  -0.50       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -4.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.41


1
