[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/DefaultAssign/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 140
LIB: work
FILE: ${SURELOG_DIR}/tests/DefaultAssign/dut.sv
n<> u<139> t<Top_level_rule> c<1> l<1:1> el<15:1>
  n<> u<1> t<Null_rule> p<139> s<138> l<1:1>
  n<> u<138> t<Source_text> p<139> c<26> l<1:1> el<14:10>
    n<> u<26> t<Description> p<138> c<25> s<137> l<1:1> el<2:10>
      n<> u<25> t<Module_declaration> p<26> c<23> l<1:1> el<2:10>
        n<> u<23> t<Module_ansi_header> p<25> c<2> s<24> l<1:1> el<1:37>
          n<module> u<2> t<Module_keyword> p<23> s<3> l<1:1> el<1:7>
          n<foo> u<3> t<StringConst> p<23> s<22> l<1:8> el<1:11>
          n<> u<22> t<List_of_port_declarations> p<23> c<21> l<1:11> el<1:36>
            n<> u<21> t<Ansi_port_declaration> p<22> c<19> l<1:12> el<1:35>
              n<> u<19> t<Net_port_header> p<21> c<4> s<20> l<1:12> el<1:30>
                n<> u<4> t<PortDir_Inp> p<19> s<18> l<1:12> el<1:17>
                n<> u<18> t<Net_port_type> p<19> c<17> l<1:18> el<1:30>
                  n<> u<17> t<Data_type_or_implicit> p<18> c<16> l<1:18> el<1:30>
                    n<> u<16> t<Data_type> p<17> c<5> l<1:18> el<1:30>
                      n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<1:18> el<1:23>
                      n<> u<15> t<Packed_dimension> p<16> c<14> l<1:24> el<1:30>
                        n<> u<14> t<Constant_range> p<15> c<9> l<1:25> el<1:29>
                          n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<1:25> el<1:27>
                            n<> u<8> t<Constant_primary> p<9> c<7> l<1:25> el<1:27>
                              n<> u<7> t<Primary_literal> p<8> c<6> l<1:25> el<1:27>
                                n<31> u<6> t<IntConst> p<7> l<1:25> el<1:27>
                          n<> u<13> t<Constant_expression> p<14> c<12> l<1:28> el<1:29>
                            n<> u<12> t<Constant_primary> p<13> c<11> l<1:28> el<1:29>
                              n<> u<11> t<Primary_literal> p<12> c<10> l<1:28> el<1:29>
                                n<0> u<10> t<IntConst> p<11> l<1:28> el<1:29>
              n<data> u<20> t<StringConst> p<21> l<1:31> el<1:35>
        n<> u<24> t<ENDMODULE> p<25> l<2:1> el<2:10>
    n<> u<137> t<Description> p<138> c<136> l<4:1> el<14:10>
      n<> u<136> t<Module_declaration> p<137> c<30> l<4:1> el<14:10>
        n<> u<30> t<Module_nonansi_header> p<136> c<27> s<53> l<4:1> el<4:14>
          n<module> u<27> t<Module_keyword> p<30> s<28> l<4:1> el<4:7>
          n<dut> u<28> t<StringConst> p<30> s<29> l<4:8> el<4:11>
          n<> u<29> t<List_of_ports> p<30> l<4:11> el<4:13>
        n<> u<53> t<Module_item> p<136> c<52> s<89> l<6:1> el<6:19>
          n<> u<52> t<Non_port_module_item> p<53> c<51> l<6:1> el<6:19>
            n<> u<51> t<Module_or_generate_item> p<52> c<50> l<6:1> el<6:19>
              n<> u<50> t<Module_common_item> p<51> c<49> l<6:1> el<6:19>
                n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<6:1> el<6:19>
                  n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<6:1> el<6:19>
                    n<> u<47> t<Data_declaration> p<48> c<46> l<6:1> el<6:19>
                      n<> u<46> t<Variable_declaration> p<47> c<42> l<6:1> el<6:19>
                        n<> u<42> t<Data_type> p<46> c<31> s<45> l<6:1> el<6:13>
                          n<> u<31> t<IntVec_TypeLogic> p<42> s<41> l<6:1> el<6:6>
                          n<> u<41> t<Packed_dimension> p<42> c<40> l<6:7> el<6:13>
                            n<> u<40> t<Constant_range> p<41> c<35> l<6:8> el<6:12>
                              n<> u<35> t<Constant_expression> p<40> c<34> s<39> l<6:8> el<6:10>
                                n<> u<34> t<Constant_primary> p<35> c<33> l<6:8> el<6:10>
                                  n<> u<33> t<Primary_literal> p<34> c<32> l<6:8> el<6:10>
                                    n<31> u<32> t<IntConst> p<33> l<6:8> el<6:10>
                              n<> u<39> t<Constant_expression> p<40> c<38> l<6:11> el<6:12>
                                n<> u<38> t<Constant_primary> p<39> c<37> l<6:11> el<6:12>
                                  n<> u<37> t<Primary_literal> p<38> c<36> l<6:11> el<6:12>
                                    n<0> u<36> t<IntConst> p<37> l<6:11> el<6:12>
                        n<> u<45> t<List_of_variable_decl_assignments> p<46> c<44> l<6:14> el<6:18>
                          n<> u<44> t<Variable_decl_assignment> p<45> c<43> l<6:14> el<6:18>
                            n<data> u<43> t<StringConst> p<44> l<6:14> el<6:18>
        n<> u<89> t<Module_item> p<136> c<88> s<111> l<8:1> el<8:47>
          n<> u<88> t<Non_port_module_item> p<89> c<87> l<8:1> el<8:47>
            n<> u<87> t<Module_or_generate_item> p<88> c<86> l<8:1> el<8:47>
              n<> u<86> t<Module_common_item> p<87> c<85> l<8:1> el<8:47>
                n<> u<85> t<Module_or_generate_item_declaration> p<86> c<84> l<8:1> el<8:47>
                  n<> u<84> t<Package_or_generate_item_declaration> p<85> c<83> l<8:1> el<8:47>
                    n<> u<83> t<Parameter_declaration> p<84> c<66> l<8:1> el<8:46>
                      n<> u<66> t<Data_type_or_implicit> p<83> c<65> s<82> l<8:11> el<8:23>
                        n<> u<65> t<Data_type> p<66> c<54> l<8:11> el<8:23>
                          n<> u<54> t<IntVec_TypeLogic> p<65> s<64> l<8:11> el<8:16>
                          n<> u<64> t<Packed_dimension> p<65> c<63> l<8:17> el<8:23>
                            n<> u<63> t<Constant_range> p<64> c<58> l<8:18> el<8:22>
                              n<> u<58> t<Constant_expression> p<63> c<57> s<62> l<8:18> el<8:20>
                                n<> u<57> t<Constant_primary> p<58> c<56> l<8:18> el<8:20>
                                  n<> u<56> t<Primary_literal> p<57> c<55> l<8:18> el<8:20>
                                    n<31> u<55> t<IntConst> p<56> l<8:18> el<8:20>
                              n<> u<62> t<Constant_expression> p<63> c<61> l<8:21> el<8:22>
                                n<> u<61> t<Constant_primary> p<62> c<60> l<8:21> el<8:22>
                                  n<> u<60> t<Primary_literal> p<61> c<59> l<8:21> el<8:22>
                                    n<0> u<59> t<IntConst> p<60> l<8:21> el<8:22>
                      n<> u<82> t<List_of_param_assignments> p<83> c<81> l<8:24> el<8:46>
                        n<> u<81> t<Param_assignment> p<82> c<67> l<8:24> el<8:46>
                          n<data> u<67> t<StringConst> p<81> s<80> l<8:24> el<8:28>
                          n<> u<80> t<Constant_param_expression> p<81> c<79> l<8:31> el<8:46>
                            n<> u<79> t<Constant_mintypmax_expression> p<80> c<78> l<8:31> el<8:46>
                              n<> u<78> t<Constant_expression> p<79> c<77> l<8:31> el<8:46>
                                n<> u<77> t<Constant_primary> p<78> c<76> l<8:31> el<8:46>
                                  n<> u<76> t<Constant_assignment_pattern_expression> p<77> c<75> l<8:31> el<8:46>
                                    n<> u<75> t<Assignment_pattern_expression> p<76> c<74> l<8:31> el<8:46>
                                      n<> u<74> t<Assignment_pattern> p<75> c<69> l<8:31> el<8:46>
                                        n<> u<69> t<Structure_pattern_key> p<74> c<68> s<73> l<8:34> el<8:41>
                                          n<> u<68> t<Assignment_pattern_key> p<69> l<8:34> el<8:41>
                                        n<> u<73> t<Expression> p<74> c<72> l<8:43> el<8:44>
                                          n<> u<72> t<Primary> p<73> c<71> l<8:43> el<8:44>
                                            n<> u<71> t<Primary_literal> p<72> c<70> l<8:43> el<8:44>
                                              n<1> u<70> t<IntConst> p<71> l<8:43> el<8:44>
        n<> u<111> t<Module_item> p<136> c<110> s<134> l<10:1> el<10:31>
          n<> u<110> t<Non_port_module_item> p<111> c<109> l<10:1> el<10:31>
            n<> u<109> t<Module_or_generate_item> p<110> c<108> l<10:1> el<10:31>
              n<> u<108> t<Module_common_item> p<109> c<107> l<10:1> el<10:31>
                n<> u<107> t<Continuous_assign> p<108> c<106> l<10:1> el<10:31>
                  n<> u<106> t<List_of_net_assignments> p<107> c<105> l<10:8> el<10:30>
                    n<> u<105> t<Net_assignment> p<106> c<94> l<10:8> el<10:30>
                      n<> u<94> t<Net_lvalue> p<105> c<91> s<104> l<10:8> el<10:12>
                        n<> u<91> t<Ps_or_hierarchical_identifier> p<94> c<90> s<93> l<10:8> el<10:12>
                          n<data> u<90> t<StringConst> p<91> l<10:8> el<10:12>
                        n<> u<93> t<Constant_select> p<94> c<92> l<10:13> el<10:13>
                          n<> u<92> t<Constant_bit_select> p<93> l<10:13> el<10:13>
                      n<> u<104> t<Expression> p<105> c<103> l<10:15> el<10:30>
                        n<> u<103> t<Primary> p<104> c<102> l<10:15> el<10:30>
                          n<> u<102> t<Assignment_pattern_expression> p<103> c<101> l<10:15> el<10:30>
                            n<> u<101> t<Assignment_pattern> p<102> c<96> l<10:15> el<10:30>
                              n<> u<96> t<Structure_pattern_key> p<101> c<95> s<100> l<10:18> el<10:25>
                                n<> u<95> t<Assignment_pattern_key> p<96> l<10:18> el<10:25>
                              n<> u<100> t<Expression> p<101> c<99> l<10:27> el<10:28>
                                n<> u<99> t<Primary> p<100> c<98> l<10:27> el<10:28>
                                  n<> u<98> t<Primary_literal> p<99> c<97> l<10:27> el<10:28>
                                    n<1> u<97> t<IntConst> p<98> l<10:27> el<10:28>
        n<> u<134> t<Module_item> p<136> c<133> s<135> l<12:1> el<12:31>
          n<> u<133> t<Non_port_module_item> p<134> c<132> l<12:1> el<12:31>
            n<> u<132> t<Module_or_generate_item> p<133> c<131> l<12:1> el<12:31>
              n<> u<131> t<Module_instantiation> p<132> c<112> l<12:1> el<12:31>
                n<foo> u<112> t<StringConst> p<131> s<130> l<12:1> el<12:4>
                n<> u<130> t<Hierarchical_instance> p<131> c<114> l<12:5> el<12:30>
                  n<> u<114> t<Name_of_instance> p<130> c<113> s<129> l<12:5> el<12:6>
                    n<f> u<113> t<StringConst> p<114> l<12:5> el<12:6>
                  n<> u<129> t<List_of_port_connections> p<130> c<128> l<12:7> el<12:29>
                    n<> u<128> t<Named_port_connection> p<129> c<115> l<12:7> el<12:29>
                      n<data> u<115> t<StringConst> p<128> s<126> l<12:8> el<12:12>
                      n<> u<126> t<OPEN_PARENS> p<128> s<125> l<12:12> el<12:13>
                      n<> u<125> t<Expression> p<128> c<124> s<127> l<12:13> el<12:28>
                        n<> u<124> t<Primary> p<125> c<123> l<12:13> el<12:28>
                          n<> u<123> t<Assignment_pattern_expression> p<124> c<122> l<12:13> el<12:28>
                            n<> u<122> t<Assignment_pattern> p<123> c<117> l<12:13> el<12:28>
                              n<> u<117> t<Structure_pattern_key> p<122> c<116> s<121> l<12:16> el<12:23>
                                n<> u<116> t<Assignment_pattern_key> p<117> l<12:16> el<12:23>
                              n<> u<121> t<Expression> p<122> c<120> l<12:25> el<12:26>
                                n<> u<120> t<Primary> p<121> c<119> l<12:25> el<12:26>
                                  n<> u<119> t<Primary_literal> p<120> c<118> l<12:25> el<12:26>
                                    n<1> u<118> t<IntConst> p<119> l<12:25> el<12:26>
                      n<> u<127> t<CLOSE_PARENS> p<128> l<12:28> el<12:29>
        n<> u<135> t<ENDMODULE> p<136> l<14:1> el<14:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultAssign/dut.sv:1:1: No timescale set for "foo".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultAssign/dut.sv:4:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/DefaultAssign/dut.sv:4:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/DefaultAssign/dut.sv:1:1: Compile module "work@foo".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              15
ContAssign                                             1
Design                                                 1
LogicNet                                               1
LogicTypespec                                          4
LogicVar                                               1
Module                                                 2
ModuleTypespec                                         1
Operation                                              3
ParamAssign                                            1
Parameter                                              1
Port                                                   2
Range                                                  6
RefModule                                              1
RefObj                                                 1
RefTypespec                                            7
StringTypespec                                         3
TaggedPattern                                          3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DefaultAssign/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiVariables:
  \_LogicVar: (work@dut.data), line:6:14, endln:6:18
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.data), line:6:1, endln:6:13
      |vpiParent:
      \_LogicVar: (work@dut.data), line:6:14, endln:6:18
      |vpiFullName:work@dut.data
      |vpiActual:
      \_LogicTypespec: , line:6:1, endln:6:13
    |vpiName:data
    |vpiFullName:work@dut.data
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@dut.data), line:6:14, endln:6:18
  |vpiParameter:
  \_Parameter: (work@dut.data), line:8:24, endln:8:46
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.data), line:8:11, endln:8:23
      |vpiParent:
      \_Parameter: (work@dut.data), line:8:24, endln:8:46
      |vpiFullName:work@dut.data
      |vpiActual:
      \_LogicTypespec: , line:8:11, endln:8:23
    |vpiName:data
    |vpiFullName:work@dut.data
  |vpiParamAssign:
  \_ParamAssign: , line:8:24, endln:8:46
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiRhs:
    \_Operation: , line:8:31, endln:8:46
      |vpiParent:
      \_ParamAssign: , line:8:24, endln:8:46
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:8:34, endln:8:44
        |vpiParent:
        \_Operation: , line:8:31, endln:8:46
        |vpiPattern:
        \_Constant: , line:8:43, endln:8:44
          |vpiParent:
          \_TaggedPattern: , line:8:34, endln:8:44
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (work@dut), line:8:34, endln:8:41
          |vpiParent:
          \_TaggedPattern: , line:8:34, endln:8:44
          |vpiFullName:work@dut
          |vpiActual:
          \_StringTypespec: (default), line:8:34, endln:8:41
    |vpiLhs:
    \_Parameter: (work@dut.data), line:8:24, endln:8:46
  |vpiTypedef:
  \_LogicTypespec: , line:8:11, endln:8:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiRange:
    \_Range: , line:8:17, endln:8:23
      |vpiParent:
      \_LogicTypespec: , line:8:11, endln:8:23
      |vpiLeftRange:
      \_Constant: , line:8:18, endln:8:20
        |vpiParent:
        \_Range: , line:8:17, endln:8:23
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:21, endln:8:22
        |vpiParent:
        \_Range: , line:8:17, endln:8:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_StringTypespec: (default), line:8:34, endln:8:41
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiName:default
  |vpiTypedef:
  \_StringTypespec: (default), line:10:18, endln:10:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiName:default
  |vpiTypedef:
  \_ModuleTypespec: (foo), line:12:1, endln:12:4
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiName:foo
  |vpiTypedef:
  \_StringTypespec: (default), line:12:16, endln:12:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiName:default
  |vpiTypedef:
  \_LogicTypespec: , line:6:1, endln:6:13
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiRange:
    \_Range: , line:6:7, endln:6:13
      |vpiParent:
      \_LogicTypespec: , line:6:1, endln:6:13
      |vpiLeftRange:
      \_Constant: , line:6:8, endln:6:10
        |vpiParent:
        \_Range: , line:6:7, endln:6:13
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:11, endln:6:12
        |vpiParent:
        \_Range: , line:6:7, endln:6:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:11, endln:8:23
  |vpiImportTypespec:
  \_StringTypespec: (default), line:8:34, endln:8:41
  |vpiImportTypespec:
  \_StringTypespec: (default), line:10:18, endln:10:25
  |vpiImportTypespec:
  \_ModuleTypespec: (foo), line:12:1, endln:12:4
  |vpiImportTypespec:
  \_StringTypespec: (default), line:12:16, endln:12:23
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:1, endln:6:13
  |vpiImportTypespec:
  \_LogicVar: (work@dut.data), line:6:14, endln:6:18
  |vpiDefName:work@dut
  |vpiContAssign:
  \_ContAssign: , line:10:8, endln:10:30
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiRhs:
    \_Operation: , line:10:15, endln:10:30
      |vpiParent:
      \_ContAssign: , line:10:8, endln:10:30
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:10:18, endln:10:28
        |vpiParent:
        \_Operation: , line:10:15, endln:10:30
        |vpiPattern:
        \_Constant: , line:10:27, endln:10:28
          |vpiParent:
          \_TaggedPattern: , line:10:18, endln:10:28
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (work@dut), line:10:18, endln:10:25
          |vpiParent:
          \_TaggedPattern: , line:10:18, endln:10:28
          |vpiFullName:work@dut
          |vpiActual:
          \_StringTypespec: (default), line:10:18, endln:10:25
    |vpiLhs:
    \_RefObj: (work@dut.data), line:10:8, endln:10:12
      |vpiParent:
      \_ContAssign: , line:10:8, endln:10:30
      |vpiName:data
      |vpiFullName:work@dut.data
      |vpiActual:
      \_LogicVar: (work@dut.data), line:6:14, endln:6:18
  |vpiRefModule:
  \_RefModule: work@foo (f), line:12:1, endln:12:4
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:4:1, endln:14:10
    |vpiName:f
    |vpiDefName:work@foo
    |vpiActual:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:1:1, endln:2:10
    |vpiPort:
    \_Port: (data), line:12:8, endln:12:12
      |vpiParent:
      \_RefModule: work@foo (f), line:12:1, endln:12:4
      |vpiName:data
      |vpiHighConn:
      \_Operation: , line:12:13, endln:12:28
        |vpiParent:
        \_Port: (data), line:12:8, endln:12:12
        |vpiOpType:75
        |vpiOperand:
        \_TaggedPattern: , line:12:16, endln:12:26
          |vpiParent:
          \_Operation: , line:12:13, endln:12:28
          |vpiPattern:
          \_Constant: , line:12:25, endln:12:26
            |vpiParent:
            \_TaggedPattern: , line:12:16, endln:12:26
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiTypespec:
          \_RefTypespec: (work@dut.f.data), line:12:16, endln:12:23
            |vpiParent:
            \_TaggedPattern: , line:12:16, endln:12:26
            |vpiFullName:work@dut.f.data
            |vpiActual:
            \_StringTypespec: (default), line:12:16, endln:12:23
|vpiAllModules:
\_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@foo
  |vpiTypedef:
  \_LogicTypespec: , line:1:18, endln:1:30
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:1:1, endln:2:10
    |vpiRange:
    \_Range: , line:1:24, endln:1:30
      |vpiParent:
      \_LogicTypespec: , line:1:18, endln:1:30
      |vpiLeftRange:
      \_Constant: , line:1:25, endln:1:27
        |vpiParent:
        \_Range: , line:1:24, endln:1:30
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:1:28, endln:1:29
        |vpiParent:
        \_Range: , line:1:24, endln:1:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:1:18, endln:1:30
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:1:1, endln:2:10
    |vpiRange:
    \_Range: , line:1:24, endln:1:30
      |vpiParent:
      \_LogicTypespec: , line:1:18, endln:1:30
      |vpiLeftRange:
      \_Constant: , line:1:25, endln:1:27
        |vpiParent:
        \_Range: , line:1:24, endln:1:30
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:1:28, endln:1:29
        |vpiParent:
        \_Range: , line:1:24, endln:1:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:18, endln:1:30
  |vpiImportTypespec:
  \_LogicNet: (work@foo.data), line:1:31, endln:1:35
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:1:1, endln:2:10
    |vpiTypespec:
    \_RefTypespec: (work@foo.data), line:1:18, endln:1:30
      |vpiParent:
      \_LogicNet: (work@foo.data), line:1:31, endln:1:35
      |vpiFullName:work@foo.data
      |vpiActual:
      \_LogicTypespec: , line:1:18, endln:1:30
    |vpiName:data
    |vpiFullName:work@foo.data
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:18, endln:1:30
  |vpiDefName:work@foo
  |vpiNet:
  \_LogicNet: (work@foo.data), line:1:31, endln:1:35
  |vpiPort:
  \_Port: (data), line:1:31, endln:1:35
    |vpiParent:
    \_Module: work@foo (work@foo), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:1:1, endln:2:10
    |vpiName:data
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@foo.data), line:1:18, endln:1:23
      |vpiParent:
      \_Port: (data), line:1:31, endln:1:35
      |vpiFullName:work@foo.data
      |vpiActual:
      \_LogicTypespec: , line:1:18, endln:1:30
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
