{"name":"SNVS","description":"SNVS","groupName":"SNVS","baseAddress":"0x400D4000","registers":[{"name":"HPLR","description":"SNVS_HP Lock Register","addressOffset":0,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"ZMK_WSL","description":"Zeroizable Master Key Write Soft Lock When set, prevents any writes (software and hardware) to the ZMK registers and the ZMK_HWP, ZMK_VAL, and ZMK_ECC_EN fields of the LPMKCR","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ALLOWED","description":"Write access is allowed","value":0},{"name":"WRITE_NOT_ALLOWED","description":"Write access is not allowed","value":1}]},{"name":"ZMK_RSL","description":"Zeroizable Master Key Read Soft Lock When set, prevents any software reads to the ZMK Registers and ZMK_ECC_VALUE field of the LPMKCR","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"READ_ALLOWED","description":"Read access is allowed (only in software Programming mode)","value":0},{"name":"READ_NOT_ALLOWED","description":"Read access is not allowed","value":1}]},{"name":"SRTC_SL","description":"Secure Real Time Counter Soft Lock When set, prevents any writes to the SRTC Registers, SRTC_ENV, and SRTC_INV_EN bits","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ALLOWED","description":"Write access is allowed","value":0},{"name":"WRITE_NOT_ALLOWED","description":"Write access is not allowed","value":1}]},{"name":"LPCALB_SL","description":"LP Calibration Soft Lock When set, prevents any writes to the LP Calibration Value (LPCALB_VAL) and LP Calibration Enable (LPCALB_EN)","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ALLOWED","description":"Write access is allowed","value":0},{"name":"WRITE_NOT_ALLOWED","description":"Write access is not allowed","value":1}]},{"name":"MC_SL","description":"Monotonic Counter Soft Lock When set, prevents any writes (increments) to the MC Registers and MC_ENV bit","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ALLOWED","description":"Write access (increment) is allowed","value":0},{"name":"WRITE_NOT_ALLOWED","description":"Write access (increment) is not allowed","value":1}]},{"name":"GPR_SL","description":"General Purpose Register Soft Lock When set, prevents any writes to the GPR","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ALLOWED","description":"Write access is allowed","value":0},{"name":"WRITE_NOT_ALLOWED","description":"Write access is not allowed","value":1}]},{"name":"LPSVCR_SL","description":"LP Security Violation Control Register Soft Lock When set, prevents any writes to the LPSVCR","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ACCESS_ALLOWED","description":"Write access is allowed","value":0},{"name":"WRITE_ACCESS_NOT_ALLOWED","description":"Write access is not allowed","value":1}]},{"name":"LPSECR_SL","description":"LP Security Events Configuration Register Soft Lock When set, prevents any writes to the LPSECR","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ACCESS_ALLOWED","description":"Write access is allowed","value":0},{"name":"WRITE_ACCESS_NOT_ALLOWED","description":"Write access is not allowed","value":1}]},{"name":"MKS_SL","description":"Master Key Select Soft Lock When set, prevents any writes to the MASTER_KEY_SEL field of the LPMKCR","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ACCESS_ALLOWED","description":"Write access is allowed","value":0},{"name":"WRITE_ACCESS_NOT_ALLOWED","description":"Write access is not allowed","value":1}]},{"name":"HPSVCR_L","description":"HP Security Violation Control Register Lock When set, prevents any writes to the HPSVCR","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ACCESS_ALLOWED","description":"Write access is allowed","value":0},{"name":"WRITE_ACCESS_NOT_ALLOWED","description":"Write access is not allowed","value":1}]},{"name":"HPSICR_L","description":"HP Security Interrupt Control Register Lock When set, prevents any writes to the HPSICR","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ACCESS_ALLOWED","description":"Write access is allowed","value":0},{"name":"WRITE_ACCESS_NOT_ALLOWED","description":"Write access is not allowed","value":1}]},{"name":"HAC_L","description":"High Assurance Counter Lock When set, prevents any writes to HPHACIVR, HPHACR, and HAC_EN bit of HPCOMR","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ACCESS_ALLOWED","description":"Write access is allowed","value":0},{"name":"WRITE_ACCESS_NOT_ALLOWED","description":"Write access is not allowed","value":1}]}]},{"name":"HPCOMR","description":"SNVS_HP Command Register","addressOffset":4,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"SSM_ST","description":"SSM State Transition Transition state of the system security monitor","bitOffset":0,"bitWidth":1,"access":"write-only"},{"name":"SSM_ST_DIS","description":"SSM Secure to Trusted State Transition Disable When set, disables the SSM transition from secure to trusted state","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ENABLED","description":"Secure to Trusted State transition is enabled","value":0},{"name":"DISABLED","description":"Secure to Trusted State transition is disabled","value":1}]},{"name":"SSM_SFNS_DIS","description":"SSM Soft Fail to Non-Secure State Transition Disable When set, it disables the SSM transition from soft fail to non-secure state","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ENABLED","description":"Soft Fail to Non-Secure State transition is enabled","value":0},{"name":"DISABLED","description":"Soft Fail to Non-Secure State transition is disabled","value":1}]},{"name":"LP_SWR","description":"LP Software Reset When set to 1, most registers in the SNVS_LP section are reset, but the following registers are not reset by an LP software reset: Monotonic Counter Secure Real Time Counter Time Alarm Register This bit cannot be set when the LP_SWR_DIS bit is set","bitOffset":4,"bitWidth":1,"access":"write-only","enumeratedValues":[{"name":"NO_ACTION","description":"No Action","value":0},{"name":"RESET","description":"Reset LP section","value":1}]},{"name":"LP_SWR_DIS","description":"LP Software Reset Disable When set, disables the LP software reset","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ENABLED","description":"LP software reset is enabled","value":0},{"name":"DISABLED","description":"LP software reset is disabled","value":1}]},{"name":"SW_SV","description":"Software Security Violation When set, the system security monitor treats this bit as a non-fatal security violation","bitOffset":8,"bitWidth":1,"access":"read-write"},{"name":"SW_FSV","description":"Software Fatal Security Violation When set, the system security monitor treats this bit as a fatal security violation","bitOffset":9,"bitWidth":1,"access":"read-write"},{"name":"SW_LPSV","description":"LP Software Security Violation When set, SNVS_LP treats this bit as a security violation","bitOffset":10,"bitWidth":1,"access":"read-write"},{"name":"PROG_ZMK","description":"Program Zeroizable Master Key This bit activates ZMK hardware programming mechanism","bitOffset":12,"bitWidth":1,"access":"write-only","enumeratedValues":[{"name":"NO_ACTION","description":"No Action","value":0},{"name":"PROGRAM_KEY","description":"Activate hardware key programming mechanism","value":1}]},{"name":"MKS_EN","description":"Master Key Select Enable When not set, the one time programmable (OTP) master key is selected by default","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SELECT_OTP","description":"OTP master key is selected as an SNVS master key","value":0},{"name":"SELECT_PER_LPMKCR","description":"SNVS master key is selected according to the setting of the MASTER_KEY_SEL field of LPMKCR","value":1}]},{"name":"HAC_EN","description":"High Assurance Counter Enable This bit controls the SSM transition from the soft fail to the hard fail state","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"High Assurance Counter is disabled","value":0},{"name":"ENABLED","description":"High Assurance Counter is enabled","value":1}]},{"name":"HAC_LOAD","description":"High Assurance Counter Load When set, it loads the High Assurance Counter Register with the value of the High Assurance Counter Load Register","bitOffset":17,"bitWidth":1,"access":"write-only","enumeratedValues":[{"name":"NO_ACTION","description":"No Action","value":0},{"name":"LOAD_HAC","description":"Load the HAC","value":1}]},{"name":"HAC_CLEAR","description":"High Assurance Counter Clear When set, it clears the High Assurance Counter Register","bitOffset":18,"bitWidth":1,"access":"write-only","enumeratedValues":[{"name":"NO_ACTION","description":"No Action","value":0},{"name":"CLEAR_HAC","description":"Clear the HAC","value":1}]},{"name":"HAC_STOP","description":"High Assurance Counter Stop This bit can be set only when SSM is in soft fail state","bitOffset":19,"bitWidth":1,"access":"read-write"},{"name":"NPSWA_EN","description":"Non-Privileged Software Access Enable When set, allows non-privileged software to access all SNVS registers, including those that are privileged software read/write access only","bitOffset":31,"bitWidth":1,"access":"read-write"}]},{"name":"HPCR","description":"SNVS_HP Control Register","addressOffset":8,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"RTC_EN","description":"HP Real Time Counter Enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"RTC is disabled","value":0},{"name":"ENABLED","description":"RTC is enabled","value":1}]},{"name":"HPTA_EN","description":"HP Time Alarm Enable When set, the time alarm interrupt is generated if the value in the HP Time Alarm Registers is equal to the value of the HP Real Time Counter","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"HP Time Alarm Interrupt is disabled","value":0},{"name":"ENABLED","description":"HP Time Alarm Interrupt is enabled","value":1}]},{"name":"DIS_PI","description":"Disable periodic interrupt in the functional interrupt","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ENABLED","description":"Periodic interrupt will trigger a functional interrupt","value":0},{"name":"DISABLED","description":"Disable periodic interrupt in the function interrupt","value":1}]},{"name":"PI_EN","description":"HP Periodic Interrupt Enable The periodic interrupt can be generated only if the HP Real Time Counter is enabled","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"HP Periodic Interrupt is disabled","value":0},{"name":"ENABLED","description":"HP Periodic Interrupt is enabled","value":1}]},{"name":"PI_FREQ","description":"Periodic Interrupt Frequency Defines frequency of the periodic interrupt","bitOffset":4,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"USE_BIT_0","description":"- bit 0 of the HPRTCLR is selected as a source of the periodic interrupt","value":0},{"name":"USE_BIT_1","description":"- bit 1 of the HPRTCLR is selected as a source of the periodic interrupt","value":1},{"name":"USE_BIT_2","description":"- bit 2 of the HPRTCLR is selected as a source of the periodic interrupt","value":2},{"name":"USE_BIT_3","description":"- bit 3 of the HPRTCLR is selected as a source of the periodic interrupt","value":3},{"name":"USE_BIT_4","description":"- bit 4 of the HPRTCLR is selected as a source of the periodic interrupt","value":4},{"name":"USE_BIT_5","description":"- bit 5 of the HPRTCLR is selected as a source of the periodic interrupt","value":5},{"name":"USE_BIT_6","description":"- bit 6 of the HPRTCLR is selected as a source of the periodic interrupt","value":6},{"name":"USE_BIT_7","description":"- bit 7 of the HPRTCLR is selected as a source of the periodic interrupt","value":7},{"name":"USE_BIT_8","description":"- bit 8 of the HPRTCLR is selected as a source of the periodic interrupt","value":8},{"name":"USE_BIT_9","description":"- bit 9 of the HPRTCLR is selected as a source of the periodic interrupt","value":9},{"name":"USE_BIT_10","description":"- bit 10 of the HPRTCLR is selected as a source of the periodic interrupt","value":10},{"name":"USE_BIT_11","description":"- bit 11 of the HPRTCLR is selected as a source of the periodic interrupt","value":11},{"name":"USE_BIT_12","description":"- bit 12 of the HPRTCLR is selected as a source of the periodic interrupt","value":12},{"name":"USE_BIT_13","description":"- bit 13 of the HPRTCLR is selected as a source of the periodic interrupt","value":13},{"name":"USE_BIT_14","description":"- bit 14 of the HPRTCLR is selected as a source of the periodic interrupt","value":14},{"name":"USE_BIT_1r5","description":"- bit 15 of the HPRTCLR is selected as a source of the periodic interrupt","value":15}]},{"name":"HPCALB_EN","description":"HP Real Time Counter Calibration Enabled Indicates that the time calibration mechanism is enabled.","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"HP Timer calibration disabled","value":0},{"name":"ENABLED","description":"HP Timer calibration enabled","value":1}]},{"name":"HPCALB_VAL","description":"HP Calibration Value Defines signed calibration value for the HP Real Time Counter","bitOffset":10,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"ADD_0_PER_32768_TICKS","description":"+0 counts per each 32768 ticks of the counter","value":0},{"name":"ADD_1_PER_32768_TICKS","description":"+1 counts per each 32768 ticks of the counter","value":1},{"name":"ADD_2_PER_32768_TICKS","description":"+2 counts per each 32768 ticks of the counter","value":2},{"name":"ADD_15_PER_32768_TICKS","description":"+15 counts per each 32768 ticks of the counter","value":15},{"name":"SUB_16_PER_32768_TICKS","description":"-16 counts per each 32768 ticks of the counter","value":16},{"name":"SUB_15_PER_32768_TICKS","description":"-15 counts per each 32768 ticks of the counter","value":17},{"name":"SUB_2_PER_32768_TICKS","description":"-2 counts per each 32768 ticks of the counter","value":30},{"name":"SUB_1_PER_32768_TICKS","description":"-1 counts per each 32768 ticks of the counter","value":31}]},{"name":"HP_TS","description":"HP Time Synchronize","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_ACTION","description":"No Action","value":0},{"name":"SYNC_TIME","description":"Synchronize the HP Time Counter to the LP Time Counter","value":1}]},{"name":"BTN_CONFIG","description":"Button Configuration","bitOffset":24,"bitWidth":3,"access":"read-write"},{"name":"BTN_MASK","description":"Button interrupt mask","bitOffset":27,"bitWidth":1,"access":"read-write"}]},{"name":"HPSICR","description":"SNVS_HP Security Interrupt Control Register","addressOffset":12,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"SV0_EN","description":"Security Violation 0 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 0 security violation","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Security Violation 0 Interrupt is Disabled","value":0},{"name":"ENABLED","description":"Security Violation 0 Interrupt is Enabled","value":1}]},{"name":"SV1_EN","description":"Security Violation 1 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 1 security violation","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Security Violation 1 Interrupt is Disabled","value":0},{"name":"ENABLED","description":"Security Violation 1 Interrupt is Enabled","value":1}]},{"name":"SV2_EN","description":"Security Violation 2 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 2 security violation","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Security Violation 2 Interrupt is Disabled","value":0},{"name":"ENABLED","description":"Security Violation 2 Interrupt is Enabled","value":1}]},{"name":"SV3_EN","description":"Security Violation 3 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 3 security violation","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Security Violation 3 Interrupt is Disabled","value":0},{"name":"ENABLED","description":"Security Violation 3 Interrupt is Enabled","value":1}]},{"name":"SV4_EN","description":"Security Violation 4 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 4 security violation","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Security Violation 4 Interrupt is Disabled","value":0},{"name":"ENABLED","description":"Security Violation 4 Interrupt is Enabled","value":1}]},{"name":"SV5_EN","description":"Security Violation 5 Interrupt Enable Setting this bit to 1 enables generation of the security interrupt to the host processor upon detection of the Security Violation 5 security violation","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Security Violation 5 Interrupt is Disabled","value":0},{"name":"ENABLED","description":"Security Violation 5 Interrupt is Enabled","value":1}]},{"name":"LPSVI_EN","description":"LP Security Violation Interrupt Enable This bit enables generating of the security interrupt to the host processor upon security violation signal from the LP section","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"LP Security Violation Interrupt is Disabled","value":0},{"name":"ENABLED","description":"LP Security Violation Interrupt is Enabled","value":1}]}]},{"name":"HPSVCR","description":"SNVS_HP Security Violation Control Register","addressOffset":16,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"SV0_CFG","description":"Security Violation 0 Security Violation Configuration This field configures the Security Violation 0 Security Violation Input","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NON_FATAL","description":"Security Violation 0 is a non-fatal violation","value":0},{"name":"FATAL","description":"Security Violation 0 is a fatal violation","value":1}]},{"name":"SV1_CFG","description":"Security Violation 1 Security Violation Configuration This field configures the Security Violation 1 Security Violation Input","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NON_FATAL","description":"Security Violation 1 is a non-fatal violation","value":0},{"name":"FATAL","description":"Security Violation 1 is a fatal violation","value":1}]},{"name":"SV2_CFG","description":"Security Violation 2 Security Violation Configuration This field configures the Security Violation 2 Security Violation Input","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NON_FATAL","description":"Security Violation 2 is a non-fatal violation","value":0},{"name":"FATAL","description":"Security Violation 2 is a fatal violation","value":1}]},{"name":"SV3_CFG","description":"Security Violation 3 Security Violation Configuration This field configures the Security Violation 3 Security Violation Input","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NON_FATAL","description":"Security Violation 3 is a non-fatal violation","value":0},{"name":"FATAL","description":"Security Violation 3 is a fatal violation","value":1}]},{"name":"SV4_CFG","description":"Security Violation 4 Security Violation Configuration This field configures the Security Violation 4 Security Violation Input","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NON_FATAL","description":"Security Violation 4 is a non-fatal violation","value":0},{"name":"FATAL","description":"Security Violation 4 is a fatal violation","value":1}]},{"name":"SV5_CFG","description":"Security Violation 5 Security Violation Configuration This field configures the Security Violation 5 Security Violation Input","bitOffset":5,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Security Violation 5 is disabled","value":0},{"name":"NON_FATAL","description":"Security Violation 5 is a non-fatal violation","value":1},{"name":"FATAL","description":"Security Violation 5 is a fatal violation","value":null}]},{"name":"LPSV_CFG","description":"LP Security Violation Configuration This field configures the LP security violation source.","bitOffset":30,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"LP security violation is disabled","value":0},{"name":"NON_FATAL","description":"LP security violation is a non-fatal violation","value":1},{"name":"FATAL","description":"LP security violation is a fatal violation","value":null}]}]},{"name":"HPSR","description":"SNVS_HP Status Register","addressOffset":20,"size":32,"access":"read-write","resetValue":"0x8000B000","resetMask":"0xFFFFFFFF","fields":[{"name":"HPTA","description":"HP Time Alarm Indicates that the HP Time Alarm has occurred since this bit was last cleared.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOREPORT","description":"No time alarm interrupt occurred.","value":0},{"name":"REPORTED","description":"A time alarm interrupt occurred.","value":1}]},{"name":"PI","description":"Periodic Interrupt Indicates that periodic interrupt has occurred since this bit was last cleared.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOREPORT","description":"No periodic interrupt occurred.","value":0},{"name":"REPORTED","description":"A periodic interrupt occurred.","value":1}]},{"name":"LPDIS","description":"Low Power Disable If 1, the low power section has been disabled by means of an input signal to SNVS","bitOffset":4,"bitWidth":1,"access":"read-only"},{"name":"BTN","description":"Button Value of the BTN input","bitOffset":6,"bitWidth":1,"access":"read-only"},{"name":"BI","description":"Button Interrupt Signal ipi_snvs_btn_int_b was asserted.","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"SSM_STATE","description":"System Security Monitor State This field contains the encoded state of the SSM's state machine","bitOffset":8,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"INIT","description":"Init","value":0},{"name":"HARD_FAIL","description":"Hard Fail","value":1},{"name":"SOFT_FAIL","description":"Soft Fail","value":3},{"name":"INTERMEDIATE","description":"Init Intermediate (transition state between Init and Check - SSM stays in this state only one clock cycle)","value":8},{"name":"CHECK","description":"Check","value":9},{"name":"NON_SECURE","description":"Non-Secure","value":11},{"name":"TRUSTED","description":"Trusted","value":13},{"name":"SECURE","description":"Secure","value":15}]},{"name":"SYS_SECURITY_CFG","description":"System Security Configuration This field reflects the three security configuration inputs to SNVS","bitOffset":12,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"FAB_CONFIG","description":"Fab Configuration - the default configuration of newly fabricated chips","value":0},{"name":"OPEN_CONFIG","description":"Open Configuration - the configuration after NXP-programmable fuses have been blown","value":1},{"name":"CLOSED_CONFIG","description":"Closed Configuration - the configuration after OEM-programmable fuses have been blown","value":3},{"name":"FIELD_RETURN_CONFIG","description":"Field Return Configuration - the configuration of chips that are returned to NXP for analysis","value":7}]},{"name":"SYS_SECURE_BOOT","description":"System Secure Boot If SYS_SECURE_BOOT is 1, the chip boots from internal ROM","bitOffset":15,"bitWidth":1,"access":"read-only"},{"name":"OTPMK_SYNDROME","description":"One Time Programmable Master Key Syndrome In the case of a single-bit error, the eight lower bits of this value indicate the bit number of error location","bitOffset":16,"bitWidth":9,"access":"read-only"},{"name":"OTPMK_ZERO","description":"One Time Programmable Master Key is Equal to Zero","bitOffset":27,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"OTPMK_NOT_ZERO","description":"The OTPMK is not zero.","value":0},{"name":"OTPMK_IS_ZERO","description":"The OTPMK is zero.","value":1}]},{"name":"ZMK_ZERO","description":"Zeroizable Master Key is Equal to Zero","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"ZMK_NOT_ZERO","description":"The ZMK is not zero.","value":0},{"name":"ZMK_IS_ZERO","description":"The ZMK is zero.","value":1}]}]},{"name":"HPSVSR","description":"SNVS_HP Security Violation Status Register","addressOffset":24,"size":32,"access":"read-write","resetValue":"0x80000000","resetMask":"0xFFFFFFFF","fields":[{"name":"SV0","description":"Security Violation 0 security violation was detected.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOREPORT","description":"No Security Violation 0 security violation was detected.","value":0},{"name":"REPORTED","description":"Security Violation 0 security violation was detected.","value":1}]},{"name":"SV1","description":"Security Violation 1 security violation was detected.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOREPORT","description":"No Security Violation 1 security violation was detected.","value":0},{"name":"REPORTED","description":"Security Violation 1 security violation was detected.","value":1}]},{"name":"SV2","description":"Security Violation 2 security violation was detected.","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOREPORT","description":"No Security Violation 2 security violation was detected.","value":0},{"name":"REPORTED","description":"Security Violation 2 security violation was detected.","value":1}]},{"name":"SV3","description":"Security Violation 3 security violation was detected.","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOREPORT","description":"No Security Violation 3 security violation was detected.","value":0},{"name":"REPORTED","description":"Security Violation 3 security violation was detected.","value":1}]},{"name":"SV4","description":"Security Violation 4 security violation was detected.","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOREPORT","description":"No Security Violation 4 security violation was detected.","value":0},{"name":"REPORTED","description":"Security Violation 4 security violation was detected.","value":1}]},{"name":"SV5","description":"Security Violation 5 security violation was detected.","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOREPORT","description":"No Security Violation 5 security violation was detected.","value":0},{"name":"REPORTED","description":"Security Violation 5 security violation was detected.","value":1}]},{"name":"SW_SV","description":"Software Security Violation This bit is a read-only copy of the SW_SV bit in the HP Command Register","bitOffset":13,"bitWidth":1,"access":"read-only"},{"name":"SW_FSV","description":"Software Fatal Security Violation This bit is a read-only copy of the SW_FSV bit in the HP Command Register","bitOffset":14,"bitWidth":1,"access":"read-only"},{"name":"SW_LPSV","description":"LP Software Security Violation This bit is a read-only copy of the SW_LPSV bit in the HP Command Register","bitOffset":15,"bitWidth":1,"access":"read-only"},{"name":"ZMK_SYNDROME","description":"Zeroizable Master Key Syndrome The ZMK syndrome indicates the single-bit error location and parity for the ZMK register","bitOffset":16,"bitWidth":9,"access":"read-only"},{"name":"ZMK_ECC_FAIL","description":"Zeroizable Master Key Error Correcting Code Check Failure When set, this bit triggers a bad key violation to the SSM and a security violation to the SNVS_LP section, which clears security sensitive data","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOREPORT","description":"ZMK ECC Failure was not detected.","value":0},{"name":"REPORTED","description":"ZMK ECC Failure was detected.","value":1}]},{"name":"LP_SEC_VIO","description":"LP Security Violation A security volation was detected in the SNVS low power section","bitOffset":31,"bitWidth":1,"access":"read-only"}]},{"name":"HPHACIVR","description":"SNVS_HP High Assurance Counter IV Register","addressOffset":28,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"HAC_COUNTER_IV","description":"High Assurance Counter Initial Value This register is used to set the starting count value to the high assurance counter","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"HPHACR","description":"SNVS_HP High Assurance Counter Register","addressOffset":32,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"HAC_COUNTER","description":"High Assurance Counter When the HAC_EN bit is set and the SSM is in the soft fail state, this counter starts to count down with the system clock","bitOffset":0,"bitWidth":32,"access":"read-only"}]},{"name":"HPRTCMR","description":"SNVS_HP Real Time Counter MSB Register","addressOffset":36,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"RTC","description":"HP Real Time Counter The most-significant 15 bits of the RTC","bitOffset":0,"bitWidth":15,"access":"read-write"}]},{"name":"HPRTCLR","description":"SNVS_HP Real Time Counter LSB Register","addressOffset":40,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"RTC","description":"HP Real Time Counter least-significant 32 bits","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"HPTAMR","description":"SNVS_HP Time Alarm MSB Register","addressOffset":44,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"HPTA_MS","description":"HP Time Alarm, most-significant 15 bits","bitOffset":0,"bitWidth":15,"access":"read-write"}]},{"name":"HPTALR","description":"SNVS_HP Time Alarm LSB Register","addressOffset":48,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"HPTA_LS","description":"HP Time Alarm, 32 least-significant bits","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"LPLR","description":"SNVS_LP Lock Register","addressOffset":52,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"ZMK_WHL","description":"Zeroizable Master Key Write Hard Lock When set, prevents any writes (software and hardware) to the ZMK registers and ZMK_HWP, ZMK_VAL, and ZMK_ECC_EN fields of the LPMKCR","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ACCESS_ALLOWED","description":"Write access is allowed.","value":0},{"name":"WRITE_ACCESS_NOT_ALLOWED","description":"Write access is not allowed.","value":1}]},{"name":"ZMK_RHL","description":"Zeroizable Master Key Read Hard Lock When set, prevents any software reads to the ZMK registers and ZMK_ECC_VALUE field of the LPMKCR","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"READ_ACCESS_ALLOWED","description":"Read access is allowed (only in software programming mode).","value":0},{"name":"READ_ACCESS_NOT_ALLOWED","description":"Read access is not allowed.","value":1}]},{"name":"SRTC_HL","description":"Secure Real Time Counter Hard Lock When set, prevents any writes to the SRTC registers, SRTC_ENV, and SRTC_INV_EN bits","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ACCESS_ALLOWED","description":"Write access is allowed.","value":0},{"name":"WRITE_ACCESS_NOT_ALLOWED","description":"Write access is not allowed.","value":1}]},{"name":"LPCALB_HL","description":"LP Calibration Hard Lock When set, prevents any writes to the LP Calibration Value (LPCALB_VAL) and LP Calibration Enable (LPCALB_EN)","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ACCESS_ALLOWED","description":"Write access is allowed.","value":0},{"name":"WRITE_ACCESS_NOT_ALLOWED","description":"Write access is not allowed.","value":1}]},{"name":"MC_HL","description":"Monotonic Counter Hard Lock When set, prevents any writes (increments) to the MC Registers and MC_ENV bit","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ACCESS_ALLOWED","description":"Write access (increment) is allowed.","value":0},{"name":"WRITE_ACCESS_NOT_ALLOWED","description":"Write access (increment) is not allowed.","value":1}]},{"name":"GPR_HL","description":"General Purpose Register Hard Lock When set, prevents any writes to the GPR","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ACCESS_ALLOWED","description":"Write access is allowed.","value":0},{"name":"WRITE_ACCESS_NOT_ALLOWED","description":"Write access is not allowed.","value":1}]},{"name":"LPSVCR_HL","description":"LP Security Violation Control Register Hard Lock When set, prevents any writes to the LPSVCR","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ACCESS_ALLOWED","description":"Write access is allowed.","value":0},{"name":"WRITE_ACCESS_NOT_ALLOWED","description":"Write access is not allowed.","value":1}]},{"name":"LPSECR_HL","description":"LP Security Events Configuration Register Hard Lock When set, prevents any writes to the LPSECR","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ACCESS_ALLOWED","description":"Write access is allowed.","value":0},{"name":"WRITE_ACCESS_NOT_ALLOWED","description":"Write access is not allowed.","value":1}]},{"name":"MKS_HL","description":"Master Key Select Hard Lock When set, prevents any writes to the MASTER_KEY_SEL field of the LP Master Key Control Register","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WRITE_ACCESS_ALLOWED","description":"Write access is allowed.","value":0},{"name":"WRITE_ACCESS_NOT_ALLOWED","description":"Write access is not allowed.","value":1}]}]},{"name":"LPCR","description":"SNVS_LP Control Register","addressOffset":56,"size":32,"access":"read-write","resetValue":"0x20","resetMask":"0xFFFFFFFF","fields":[{"name":"SRTC_ENV","description":"Secure Real Time Counter Enabled and Valid When set, the SRTC becomes operational","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"SRTC is disabled or invalid.","value":0},{"name":"ENABLED","description":"SRTC is enabled and valid.","value":1}]},{"name":"LPTA_EN","description":"LP Time Alarm Enable When set, the SNVS functional interrupt is asserted if the LP Time Alarm Register is equal to the 32 MSBs of the secure real time counter","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"LP time alarm interrupt is disabled.","value":0},{"name":"ENABLED","description":"LP time alarm interrupt is enabled.","value":1}]},{"name":"MC_ENV","description":"Monotonic Counter Enabled and Valid When set, the MC can be incremented (by write transaction to the LPSMCMR or LPSMCLR)","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"MC is disabled or invalid.","value":0},{"name":"ENABLED","description":"MC is enabled and valid.","value":1}]},{"name":"LPWUI_EN","description":"LP Wake-Up Interrupt Enable This interrupt line should be connected to the external pin and is intended to inform the external chip about an SNVS_LP event (MC rollover, SRTC rollover, or time alarm )","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"SRTC_INV_EN","description":"If this bit is 1, in the case of a security violation the SRTC stops counting and the SRTC is invalidated (SRTC_ENV bit is cleared)","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"KEEP_VALID","description":"SRTC stays valid in the case of security violation (other than a software violation (HPSVSR[SW_LPSV] = 1 or HPCOMR[SW_LPSV] = 1)).","value":0},{"name":"INVALIDATE","description":"SRTC is invalidated in the case of security violation.","value":1}]},{"name":"DP_EN","description":"Dumb PMIC Enabled When set, software can control the system power","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SMART_PMIC_ENABLED","description":"Smart PMIC enabled.","value":0},{"name":"DUMB_PMIC_ENABLED","description":"Dumb PMIC enabled.","value":1}]},{"name":"TOP","description":"Turn off System Power Asserting this bit causes a signal to be sent to the Power Management IC to turn off the system power","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"KEEP_ON","description":"Leave system power on.","value":0},{"name":"TURN_OFF","description":"Turn off system power.","value":1}]},{"name":"LVD_EN","description":"Digital Low-Voltage Event Enable By default the detection of a low-voltage event does not cause the pmic_en_b signal to be asserted","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"LPCALB_EN","description":"LP Calibration Enable When set, enables the SRTC calibration mechanism","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"SRTC Time calibration is disabled.","value":0},{"name":"ENABLED","description":"SRTC Time calibration is enabled.","value":1}]},{"name":"LPCALB_VAL","description":"LP Calibration Value Defines signed calibration value for SRTC","bitOffset":10,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"ADD_0_PER_32768_TICKS","description":"+0 counts per each 32768 ticks of the counter clock","value":0},{"name":"ADD_1_PER_32768_TICKS","description":"+1 counts per each 32768 ticks of the counter clock","value":1},{"name":"ADD_2_PER_32768_TICKS","description":"+2 counts per each 32768 ticks of the counter clock","value":2},{"name":"ADD_15_PER_32768_TICKS","description":"+15 counts per each 32768 ticks of the counter clock","value":15},{"name":"SUB_16_PER_32768_TICKS","description":"-16 counts per each 32768 ticks of the counter clock","value":16},{"name":"SUB_15_PER_32768_TICKS","description":"-15 counts per each 32768 ticks of the counter clock","value":17},{"name":"SUB_2_PER_32768_TICKS","description":"-2 counts per each 32768 ticks of the counter clock","value":30},{"name":"SUB_1_PER_32768_TICKS","description":"-1 counts per each 32768 ticks of the counter clock","value":31}]},{"name":"BTN_PRESS_TIME","description":"This field configures the button press time out values for the PMIC Logic","bitOffset":16,"bitWidth":2,"access":"read-write"},{"name":"DEBOUNCE","description":"This field configures the amount of debounce time for the BTN input signal","bitOffset":18,"bitWidth":2,"access":"read-write"},{"name":"ON_TIME","description":"The ON_TIME field is used to configure the period of time after BTN is asserted before pmic_en_b is asserted to turn on the SoC power","bitOffset":20,"bitWidth":2,"access":"read-write"},{"name":"PK_EN","description":"PMIC On Request Enable The value written to PK_EN will be asserted on output signal snvs_lp_pk_en","bitOffset":22,"bitWidth":1,"access":"read-write"},{"name":"PK_OVERRIDE","description":"PMIC On Request Override The value written to PK_OVERRIDE will be asserted on output signal snvs_lp_pk_override","bitOffset":23,"bitWidth":1,"access":"read-write"},{"name":"GPR_Z_DIS","description":"General Purpose Registers Zeroization Disable","bitOffset":24,"bitWidth":1,"access":"read-write"}]},{"name":"LPMKCR","description":"SNVS_LP Master Key Control Register","addressOffset":60,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"MASTER_KEY_SEL","description":"Master Key Select These bits select the SNVS Master Key output when Master Key Select bits are enabled by MKS_EN bit in the HPCOMR","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"SELECT_OTPMK","description":"Select one time programmable master key.","value":null},{"name":"SELECT_ZMK","description":"Select zeroizable master key when MKS_EN bit is set .","value":2},{"name":"SELECT_COMBO","description":"Select combined master key when MKS_EN bit is set .","value":3}]},{"name":"ZMK_HWP","description":"Zeroizable Master Key hardware Programming mode When set, only the hardware key programming mechanism can set the ZMK and software cannot read it","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SW_PROG_MODE","description":"ZMK is in the software programming mode.","value":0},{"name":"HW_PROG_MODE","description":"ZMK is in the hardware programming mode.","value":1}]},{"name":"ZMK_VAL","description":"Zeroizable Master Key Valid When set, the ZMK value can be selected by the master key control block for use by cryptographic modules","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"INVALID","description":"ZMK is not valid.","value":0},{"name":"VALID","description":"ZMK is valid.","value":1}]},{"name":"ZMK_ECC_EN","description":"Zeroizable Master Key Error Correcting Code Check Enable Writing one to this field automatically calculates and sets the ZMK ECC value in the ZMK_ECC_VALUE field of this register","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"ZMK ECC check is disabled.","value":0},{"name":"ENABLED","description":"ZMK ECC check is enabled.","value":1}]},{"name":"ZMK_ECC_VALUE","description":"Zeroizable Master Key Error Correcting Code Value This field is automatically calculated and set when one is written into ZMK_ECC_EN bit of this register","bitOffset":7,"bitWidth":9,"access":"read-only"}]},{"name":"LPSVCR","description":"SNVS_LP Security Violation Control Register","addressOffset":64,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"SV0_EN","description":"Security Violation 0 Enable This bit enables Security Violation 0 Input","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Security Violation 0 is disabled in the LP domain.","value":0},{"name":"ENABLED","description":"Security Violation 0 is enabled in the LP domain.","value":1}]},{"name":"SV1_EN","description":"Security Violation 1 Enable This bit enables Security Violation 1 Input","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Security Violation 1 is disabled in the LP domain.","value":0},{"name":"ENABLED","description":"Security Violation 1 is enabled in the LP domain.","value":1}]},{"name":"SV2_EN","description":"Security Violation 2 Enable This bit enables Security Violation 2 Input","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Security Violation 2 is disabled in the LP domain.","value":0},{"name":"ENABLED","description":"Security Violation 2 is enabled in the LP domain.","value":1}]},{"name":"SV3_EN","description":"Security Violation 3 Enable This bit enables Security Violation 3 Input","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Security Violation 3 is disabled in the LP domain.","value":0},{"name":"ENABLED","description":"Security Violation 3 is enabled in the LP domain.","value":1}]},{"name":"SV4_EN","description":"Security Violation 4 Enable This bit enables Security Violation 4 Input","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Security Violation 4 is disabled in the LP domain.","value":0},{"name":"ENABLED","description":"Security Violation 4 is enabled in the LP domain.","value":1}]},{"name":"SV5_EN","description":"Security Violation 5 Enable This bit enables Security Violation 5 Input","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Security Violation 5 is disabled in the LP domain.","value":0},{"name":"ENABLED","description":"Security Violation 5 is enabled in the LP domain.","value":1}]}]},{"name":"LPSECR","description":"SNVS_LP Security Events Configuration Register","addressOffset":72,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"SRTCR_EN","description":"SRTC Rollover Enable When set, an SRTC rollover event generates an LP security violation.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"SRTC rollover is disabled.","value":0},{"name":"ENABLED","description":"SRTC rollover is enabled.","value":1}]},{"name":"MCR_EN","description":"MC Rollover Enable When set, an MC Rollover event generates an LP security violation.","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"MC rollover is disabled.","value":0},{"name":"ENABLED","description":"MC rollover is enabled.","value":1}]},{"name":"PFD_OBSERV","description":"System Power Fail Detector (PFD) Observability Flop The asynchronous reset input of this flop is connected directly to the inverted output of the PFD analog circuitry (external to the SNVS block)","bitOffset":14,"bitWidth":1,"access":"read-write"},{"name":"POR_OBSERV","description":"Power On Reset (POR) Observability Flop The asynchronous reset input of this flop is connected directly to the output of the POR analog circuitry (external to the SNVS","bitOffset":15,"bitWidth":1,"access":"read-write"},{"name":"LTDC","description":"Low Temp Detect Configuration These configuration bits are wired as an output of the module.","bitOffset":16,"bitWidth":3,"access":"read-write"},{"name":"HTDC","description":"High Temperature Detect Configuration These configuration bits are wired as an output of the module","bitOffset":20,"bitWidth":3,"access":"read-write"},{"name":"VRC","description":"Voltage Reference Configuration These configuration bits are wired as an output of the module.","bitOffset":24,"bitWidth":3,"access":"read-write"},{"name":"OSCB","description":"Oscillator Bypass When OSCB=1 the osc_bypass signal is asserted","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOT_BYPASSED","description":"Normal SRTC clock oscillator not bypassed.","value":0},{"name":"BYPASSED","description":"Normal SRTC clock oscillator bypassed. Alternate clock can drive the SRTC clock source.","value":1}]}]},{"name":"LPSR","description":"SNVS_LP Status Register","addressOffset":76,"size":32,"access":"read-write","resetValue":"0x8","resetMask":"0xFFFFFFFF","fields":[{"name":"LPTA","description":"LP Time Alarm","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOREPORT","description":"No time alarm interrupt occurred.","value":0},{"name":"REPORTED","description":"A time alarm interrupt occurred.","value":1}]},{"name":"SRTCR","description":"Secure Real Time Counter Rollover","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOREPORT","description":"SRTC has not reached its maximum value.","value":0},{"name":"REPORTED","description":"SRTC has reached its maximum value.","value":1}]},{"name":"MCR","description":"Monotonic Counter Rollover","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOREPORT","description":"MC has not reached its maximum value.","value":0},{"name":"REPORTED","description":"MC has reached its maximum value.","value":1}]},{"name":"LVD","description":"Digital Low Voltage Event Detected","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOLOWVOLT","description":"No low voltage event detected.","value":0},{"name":"LOWVOLTDETECTED","description":"Low voltage event is detected.","value":1}]},{"name":"ESVD","description":"External Security Violation Detected Indicates that a security violation is detected on one of the HP security violation ports","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOREPORT","description":"No external security violation.","value":0},{"name":"REPORTED","description":"External security violation is detected.","value":1}]},{"name":"EO","description":"Emergency Off This bit is set when a power off is requested.","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOREPORT","description":"Emergency off was not detected.","value":0},{"name":"REPORTED","description":"Emergency off was detected.","value":1}]},{"name":"SPOF","description":"Set Power Off The SPO bit is set when the power button is pressed longer than the configured debounce time","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOREPORT","description":"Set Power Off was not detected.","value":0},{"name":"REPORTED","description":"Set Power Off was detected.","value":1}]},{"name":"SPON","description":"Set Power On The SPON bit is set when the set_pwr_on_irq interrupt is triggered, which happens when the power button is pressed longer than the configured debounce time","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOREPORT","description":"Set Power On Interrupt was not detected.","value":0},{"name":"REPORTED","description":"Set Power On Interrupt was detected.","value":1}]},{"name":"LPNS","description":"LP Section is Non-Secured Indicates that LP section was provisioned/programmed in the non-secure state","bitOffset":30,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"NOT_PRGRMD_IN_NON_SECURE_STATE","description":"LP section was not programmed in the non-secure state.","value":0},{"name":"WAS_PRGRMD_IN_NON_SECURE_STATE","description":"LP section was programmed in the non-secure state.","value":1}]},{"name":"LPS","description":"LP Section is Secured Indicates that the LP section is provisioned/programmed in the secure or trusted state","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"NOT_PRGRMD_IN_SECURE_OR_TRUSTED_STATE","description":"LP section was not programmed in secure or trusted state.","value":0},{"name":"WAS_PRGRMD_IN_SECURE_OR_TRUSTED_STATE","description":"LP section was programmed in secure or trusted state.","value":1}]}]},{"name":"LPSRTCMR","description":"SNVS_LP Secure Real Time Counter MSB Register","addressOffset":80,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"SRTC","description":"LP Secure Real Time Counter The most-significant 15 bits of the SRTC","bitOffset":0,"bitWidth":15,"access":"read-write"}]},{"name":"LPSRTCLR","description":"SNVS_LP Secure Real Time Counter LSB Register","addressOffset":84,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"SRTC","description":"LP Secure Real Time Counter least-significant 32 bits This register can be programmed only when SRTC is not active and not locked, meaning the SRTC_ENV, SRTC_SL, and SRTC_HL bits are not set","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"LPTAR","description":"SNVS_LP Time Alarm Register","addressOffset":88,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LPTA","description":"LP Time Alarm This register can be programmed only when the LP time alarm is disabled (LPTA_EN bit is not set)","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"LPSMCMR","description":"SNVS_LP Secure Monotonic Counter MSB Register","addressOffset":92,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"MON_COUNTER","description":"Monotonic Counter most-significant 16 Bits Note that writing to this register does not change the value of this field to the value that was written","bitOffset":0,"bitWidth":16,"access":"read-write"},{"name":"MC_ERA_BITS","description":"Monotonic Counter Era Bits These bits are inputs to the module and typically connect to fuses","bitOffset":16,"bitWidth":16,"access":"read-only"}]},{"name":"LPSMCLR","description":"SNVS_LP Secure Monotonic Counter LSB Register","addressOffset":96,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"MON_COUNTER","description":"Monotonic Counter bits Note that writing to this register does not change the value of this field to the value that was written","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"LPLVDR","description":"SNVS_LP Digital Low-Voltage Detector Register","addressOffset":100,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"LVD","description":"Low-Voltage Detector Value","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"LPGPR0_legacy_alias","description":"SNVS_LP General Purpose Register 0 (legacy alias)","addressOffset":104,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"GPR","description":"General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed.","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"LPZMKR[%s]","description":"SNVS_LP Zeroizable Master Key Register","addressOffset":108,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"ZMK","description":"Zeroizable Master Key Each of these registers contains 32 bits of the 256-bit ZMK value","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"LPGPR_alias[%s]","description":"SNVS_LP General Purpose Registers 0 .. 3","addressOffset":144,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"GPR","description":"General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed.","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"LPGPR[%s]","description":"SNVS_LP General Purpose Registers 0 .. 7","addressOffset":256,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"GPR","description":"General Purpose Register When GPR_SL or GPR_HL bit is set, the register cannot be programmed.","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"HPVIDR1","description":"SNVS_HP Version ID Register 1","addressOffset":3064,"size":32,"access":"read-only","resetValue":"0x3E0104","resetMask":"0xFFFFFFFF","fields":[{"name":"MINOR_REV","description":"SNVS block minor version number","bitOffset":0,"bitWidth":8,"access":"read-only"},{"name":"MAJOR_REV","description":"SNVS block major version number","bitOffset":8,"bitWidth":8,"access":"read-only"},{"name":"IP_ID","description":"SNVS block ID","bitOffset":16,"bitWidth":16,"access":"read-only"}]},{"name":"HPVIDR2","description":"SNVS_HP Version ID Register 2","addressOffset":3068,"size":32,"access":"read-only","resetValue":"0x6000000","resetMask":"0xFFFFFFFF","fields":[{"name":"CONFIG_OPT","description":"SNVS Configuration Options","bitOffset":0,"bitWidth":8,"access":"read-only"},{"name":"ECO_REV","description":"SNVS ECO Revision","bitOffset":8,"bitWidth":8,"access":"read-only"},{"name":"INTG_OPT","description":"SNVS Integration Options","bitOffset":16,"bitWidth":8,"access":"read-only"},{"name":"IP_ERA","description":"IP Era 00h - Era 1 or 2 03h - Era 3 04h - Era 4 05h - Era 5 06h - Era 6","bitOffset":24,"bitWidth":8,"access":"read-only"}]}],"addressBlock":{"offset":"0","size":"0x10000","usage":"registers"}}