<stg><name>xFReadOutStream<600, 800, 1, 2, 4, 0, 3, 800>_Pipeline_loop_col_clip</name>


<trans_list>

<trans id="30" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_02 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_02"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_sobel_y_i_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %width_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %width_load

]]></Node>
<StgValue><ssdm name="width_load_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i15 0, i15 %j_02

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc:0 %j_02_load = load i15 %j_02

]]></Node>
<StgValue><ssdm name="j_02_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="15">
<![CDATA[
for.inc:1 %zext_ln671 = zext i15 %j_02_load

]]></Node>
<StgValue><ssdm name="zext_ln671"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc:2 %icmp_ln671 = icmp_slt  i16 %zext_ln671, i16 %width_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln671"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc:3 %add_ln671 = add i15 %j_02_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln671"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln671 = br i1 %icmp_ln671, void %for.inc12.loopexit.exitStub, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln671" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:4 %store_ln671 = store i15 %add_ln671, i15 %j_02

]]></Node>
<StgValue><ssdm name="store_ln671"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln671" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0">
<![CDATA[
for.inc12.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln673 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_84

]]></Node>
<StgValue><ssdm name="specpipeline_ln673"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln674 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln674"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln671 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln671"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:3 %p_0 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_sobel_y_i_data

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:5 %br_ln671 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="31" name="width_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="width_load"/></StgValue>
</port>
<port id="32" name="in_sobel_y_i_data" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="in_sobel_y_i_data"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="34" from="StgValue_33" to="j_02" fromId="33" toId="5">
</dataflow>
<dataflow id="36" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="35" toId="6">
</dataflow>
<dataflow id="37" from="in_sobel_y_i_data" to="specinterface_ln0" fromId="32" toId="6">
</dataflow>
<dataflow id="39" from="empty_7" to="specinterface_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="41" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="42" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="44" from="empty_84" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="47" from="empty_84" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="48" from="empty_84" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="49" from="empty_84" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="54" from="empty_84" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="55" from="empty_84" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="60" from="_ssdm_op_Read.ap_auto.i16" to="width_load_read" fromId="59" toId="7">
</dataflow>
<dataflow id="61" from="width_load" to="width_load_read" fromId="31" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_62" to="store_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="64" from="j_02" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="65" from="j_02" to="j_02_load" fromId="5" toId="10">
</dataflow>
<dataflow id="66" from="j_02_load" to="zext_ln671" fromId="10" toId="11">
</dataflow>
<dataflow id="67" from="zext_ln671" to="icmp_ln671" fromId="11" toId="12">
</dataflow>
<dataflow id="68" from="width_load_read" to="icmp_ln671" fromId="7" toId="12">
</dataflow>
<dataflow id="69" from="j_02_load" to="add_ln671" fromId="10" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_70" to="add_ln671" fromId="70" toId="13">
</dataflow>
<dataflow id="72" from="icmp_ln671" to="br_ln671" fromId="12" toId="14">
</dataflow>
<dataflow id="73" from="add_ln671" to="store_ln671" fromId="13" toId="15">
</dataflow>
<dataflow id="74" from="j_02" to="store_ln671" fromId="5" toId="15">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecPipeline" to="specpipeline_ln673" fromId="75" toId="16">
</dataflow>
<dataflow id="77" from="StgValue_33" to="specpipeline_ln673" fromId="33" toId="16">
</dataflow>
<dataflow id="78" from="StgValue_40" to="specpipeline_ln673" fromId="40" toId="16">
</dataflow>
<dataflow id="79" from="StgValue_40" to="specpipeline_ln673" fromId="40" toId="16">
</dataflow>
<dataflow id="80" from="StgValue_40" to="specpipeline_ln673" fromId="40" toId="16">
</dataflow>
<dataflow id="81" from="empty_84" to="specpipeline_ln673" fromId="43" toId="16">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln674" fromId="82" toId="17">
</dataflow>
<dataflow id="85" from="StgValue_84" to="speclooptripcount_ln674" fromId="84" toId="17">
</dataflow>
<dataflow id="86" from="StgValue_84" to="speclooptripcount_ln674" fromId="84" toId="17">
</dataflow>
<dataflow id="87" from="StgValue_84" to="speclooptripcount_ln674" fromId="84" toId="17">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecLoopName" to="specloopname_ln671" fromId="88" toId="18">
</dataflow>
<dataflow id="91" from="empty_29" to="specloopname_ln671" fromId="90" toId="18">
</dataflow>
<dataflow id="93" from="_ssdm_op_Read.ap_fifo.volatile.i16P0A" to="p_0" fromId="92" toId="19">
</dataflow>
<dataflow id="94" from="in_sobel_y_i_data" to="p_0" fromId="32" toId="19">
</dataflow>
<dataflow id="95" from="icmp_ln671" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
