<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Document Of Source Code: NOR/SRAM Controller functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Document Of Source Code
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">NOR/SRAM Controller functions<div class="ingroups"><a class="el" href="group__STM32F4xx__StdPeriph__Driver.html">STM32F4xx_StdPeriph_Driver</a> &raquo; <a class="el" href="group__FSMC.html">FSMC</a> &raquo; <a class="el" href="group__FSMC__Private__Functions.html">FSMC_Private_Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>NOR/SRAM Controller functions.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaab3e6648e8a584e73785361ac960eded"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Group1.html#gaab3e6648e8a584e73785361ac960eded">FSMC_NORSRAMDeInit</a> (uint32_t FSMC_Bank)</td></tr>
<tr class="memdesc:gaab3e6648e8a584e73785361ac960eded"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitializes the FSMC NOR/SRAM Banks registers to their default reset values.  <a href="#gaab3e6648e8a584e73785361ac960eded">More...</a><br /></td></tr>
<tr class="separator:gaab3e6648e8a584e73785361ac960eded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c27816e8b17394c9ee1ce9298917b4a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Group1.html#ga9c27816e8b17394c9ee1ce9298917b4a">FSMC_NORSRAMInit</a> (<a class="el" href="structFSMC__NORSRAMInitTypeDef.html">FSMC_NORSRAMInitTypeDef</a> *FSMC_NORSRAMInitStruct)</td></tr>
<tr class="memdesc:ga9c27816e8b17394c9ee1ce9298917b4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the FSMC NOR/SRAM Banks according to the specified parameters in the FSMC_NORSRAMInitStruct.  <a href="#ga9c27816e8b17394c9ee1ce9298917b4a">More...</a><br /></td></tr>
<tr class="separator:ga9c27816e8b17394c9ee1ce9298917b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33e6dfc34f62d16a0cb416de9e83d28"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Group1.html#gaf33e6dfc34f62d16a0cb416de9e83d28">FSMC_NORSRAMStructInit</a> (<a class="el" href="structFSMC__NORSRAMInitTypeDef.html">FSMC_NORSRAMInitTypeDef</a> *FSMC_NORSRAMInitStruct)</td></tr>
<tr class="memdesc:gaf33e6dfc34f62d16a0cb416de9e83d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each FSMC_NORSRAMInitStruct member with its default value.  <a href="#gaf33e6dfc34f62d16a0cb416de9e83d28">More...</a><br /></td></tr>
<tr class="separator:gaf33e6dfc34f62d16a0cb416de9e83d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf943f0f2680168d3a95a3c2c9f3eca2a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FSMC__Group1.html#gaf943f0f2680168d3a95a3c2c9f3eca2a">FSMC_NORSRAMCmd</a> (uint32_t FSMC_Bank, <a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaf943f0f2680168d3a95a3c2c9f3eca2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified NOR/SRAM Memory Bank.  <a href="#gaf943f0f2680168d3a95a3c2c9f3eca2a">More...</a><br /></td></tr>
<tr class="separator:gaf943f0f2680168d3a95a3c2c9f3eca2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>NOR/SRAM Controller functions. </p>
<pre class="fragment"> ===============================================================================
                    NOR/SRAM Controller functions
 ===============================================================================  

 The following sequence should be followed to configure the FSMC to interface with
 SRAM, PSRAM, NOR or OneNAND memory connected to the NOR/SRAM Bank:
 
   1. Enable the clock for the FSMC and associated GPIOs using the following functions:
          RCC_AHB3PeriphClockCmd(RCC_AHB3Periph_FSMC, ENABLE);
          RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);

   2. FSMC pins configuration 
       - Connect the involved FSMC pins to AF12 using the following function 
          GPIO_PinAFConfig(GPIOx, GPIO_PinSourcex, GPIO_AF_FSMC); 
       - Configure these FSMC pins in alternate function mode by calling the function
          GPIO_Init();    
       
   3. Declare a FSMC_NORSRAMInitTypeDef structure, for example:
          FSMC_NORSRAMInitTypeDef  FSMC_NORSRAMInitStructure;
      and fill the FSMC_NORSRAMInitStructure variable with the allowed values of
      the structure member.
      
   4. Initialize the NOR/SRAM Controller by calling the function
          FSMC_NORSRAMInit(&amp;FSMC_NORSRAMInitStructure); 

   5. Then enable the NOR/SRAM Bank, for example:
          FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM2, ENABLE);  

   6. At this stage you can read/write from/to the memory connected to the NOR/SRAM Bank. </pre> <h2 class="groupheader">Function Documentation</h2>
<a id="gaf943f0f2680168d3a95a3c2c9f3eca2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf943f0f2680168d3a95a3c2c9f3eca2a">&#9670;&nbsp;</a></span>FSMC_NORSRAMCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NORSRAMCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified NOR/SRAM Memory Bank. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1 </li>
<li>FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 </li>
<li>FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 </li>
<li>FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00268">268</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx_8h_source.html#l00289">DISABLE</a>.</p>
<div class="fragment"><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;{</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Exported__Constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  </div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="comment">/* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank] |= <a class="code" href="group__FSMC.html#ga74722cb031b5a30c066e627474507e1e">BCR_MBKEN_SET</a>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  }</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  {</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="comment">/* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank] &amp;= <a class="code" href="group__FSMC.html#ga6190926e03187065960cdbe9353632be">BCR_MBKEN_RESET</a>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  }</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga2a759bad07fe730c99f9e1490e646220"><div class="ttname"><a href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a></div><div class="ttdeci">#define FSMC_Bank1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01218">stm32f4xx.h:1218</a></div></div>
<div class="ttc" id="group__FSMC_html_ga74722cb031b5a30c066e627474507e1e"><div class="ttname"><a href="group__FSMC.html#ga74722cb031b5a30c066e627474507e1e">BCR_MBKEN_SET</a></div><div class="ttdeci">#define BCR_MBKEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00047">stm32f4xx_fsmc.c:47</a></div></div>
<div class="ttc" id="group__Exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00290">stm32f4xx.h:290</a></div></div>
<div class="ttc" id="group__FSMC__Exported__Constants_html_ga3e3bed3dd83d38e63f11ac4cbcb87304"><div class="ttname"><a href="group__FSMC__Exported__Constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a></div><div class="ttdeci">#define IS_FSMC_NORSRAM_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00266">stm32f4xx_fsmc.h:266</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
<div class="ttc" id="group__FSMC_html_ga6190926e03187065960cdbe9353632be"><div class="ttname"><a href="group__FSMC.html#ga6190926e03187065960cdbe9353632be">BCR_MBKEN_RESET</a></div><div class="ttdeci">#define BCR_MBKEN_RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00048">stm32f4xx_fsmc.c:48</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaab3e6648e8a584e73785361ac960eded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab3e6648e8a584e73785361ac960eded">&#9670;&nbsp;</a></span>FSMC_NORSRAMDeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NORSRAMDeInit </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>FSMC_Bank</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deinitializes the FSMC NOR/SRAM Banks registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_Bank</td><td>specifies the FSMC Bank to be used This parameter can be one of the following values: <ul>
<li>FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1 </li>
<li>FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 </li>
<li>FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 </li>
<li>FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00116">116</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>
<div class="fragment"><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;{</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">/* Check the parameter */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Exported__Constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a>(FSMC_Bank));</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  </div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="comment">/* FSMC_Bank1_NORSRAM1 */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordflow">if</span>(FSMC_Bank == <a class="code" href="group__FSMC__NORSRAM__Bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">FSMC_Bank1_NORSRAM1</a>)</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank] = 0x000030DB;    </div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="comment">/* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  {   </div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank] = 0x000030D2; </div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  }</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a>-&gt;BWTR[FSMC_Bank] = 0x0FFFFFFF;  </div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;}</div><div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga2a759bad07fe730c99f9e1490e646220"><div class="ttname"><a href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a></div><div class="ttdeci">#define FSMC_Bank1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01218">stm32f4xx.h:1218</a></div></div>
<div class="ttc" id="group__FSMC__NORSRAM__Bank_html_ga514a05828041fa1a13d464c9e4a0a4a9"><div class="ttname"><a href="group__FSMC__NORSRAM__Bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">FSMC_Bank1_NORSRAM1</a></div><div class="ttdeci">#define FSMC_Bank1_NORSRAM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00241">stm32f4xx_fsmc.h:241</a></div></div>
<div class="ttc" id="group__FSMC__Exported__Constants_html_ga3e3bed3dd83d38e63f11ac4cbcb87304"><div class="ttname"><a href="group__FSMC__Exported__Constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a></div><div class="ttdeci">#define IS_FSMC_NORSRAM_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00266">stm32f4xx_fsmc.h:266</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga422986101f42a8811ae89ac69deb2759"><div class="ttname"><a href="group__Peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a></div><div class="ttdeci">#define FSMC_Bank1E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01219">stm32f4xx.h:1219</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga9c27816e8b17394c9ee1ce9298917b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c27816e8b17394c9ee1ce9298917b4a">&#9670;&nbsp;</a></span>FSMC_NORSRAMInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NORSRAMInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structFSMC__NORSRAMInitTypeDef.html">FSMC_NORSRAMInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>FSMC_NORSRAMInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the FSMC NOR/SRAM Banks according to the specified parameters in the FSMC_NORSRAMInitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_NORSRAMInitStruct</td><td>: pointer to a <a class="el" href="structFSMC__NORSRAMInitTypeDef.html" title="FSMC NOR/SRAM Init structure definition. ">FSMC_NORSRAMInitTypeDef</a> structure that contains the configuration information for the FSMC NOR/SRAM specified Banks. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00143">143</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00132">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a>, and <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00097">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a>.</p>
<div class="fragment"><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;{ </div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Exported__Constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a>));</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Data__Address__Bus__Multiplexing.html#ga546fcab8c1b751b4a959ba2ce5b35d79">IS_FSMC_MUX</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a543a5c385820244e5f3b5a96b3b79f46">FSMC_DataAddressMux</a>));</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Memory__Type.html#ga255cd500e141f4ac024cf5f896921233">IS_FSMC_MEMORY</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#ab40afbbbeb92dd80001c6dfbb1f26492">FSMC_MemoryType</a>));</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Data__Width.html#ga003d52b62f5950fb041f73f15ce20171">IS_FSMC_MEMORY_WIDTH</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_MemoryDataWidth</a>));</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Burst__Access__Mode.html#gaf8736659c5064c3c03753d7874401e71">IS_FSMC_BURSTMODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a39ac3b708e861c1137a72ed0f7ede7ae">FSMC_BurstAccessMode</a>));</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__AsynchronousWait.html#ga52d579de825316ee058baf11bfb749d6">IS_FSMC_ASYNWAIT</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9178fc2849ddd6277a0dd2655c8b600c">FSMC_AsynchronousWait</a>));</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Wait__Signal__Polarity.html#gabc5321807d5184fe5cdb7848e1be7bc6">IS_FSMC_WAIT_POLARITY</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1b4af656a06371a567ccf494274c1261">FSMC_WaitSignalPolarity</a>));</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Wrap__Mode.html#ga0751d74b7fb1e17f6cedea091e8ebfc8">IS_FSMC_WRAP_MODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a62dd24d87fe026df5e35dc58a00988b4">FSMC_WrapMode</a>));</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Wait__Timing.html#ga3edb40c756afa8bb78550b7e22ded093">IS_FSMC_WAIT_SIGNAL_ACTIVE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#aef0e381a5fbf637ad892903889a63583">FSMC_WaitSignalActive</a>));</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Write__Operation.html#ga87fc20d11761caa66c3e7d77a3a7d3e3">IS_FSMC_WRITE_OPERATION</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3a876d65250ab693595b9b840ad63676">FSMC_WriteOperation</a>));</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Wait__Signal.html#gae617db4f15c82850d4f5c927f9a7db3e">IS_FSMC_WAITE_SIGNAL</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#af7faa84a2f52410da02302eb2f48507a">FSMC_WaitSignal</a>));</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Extended__Mode.html#ga79849ea07bf2a8f09989a6babd9e66e2">IS_FSMC_EXTENDED_MODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3726a70e62c3e7d5172296e88d36cfe4">FSMC_ExtendedMode</a>));</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Write__Burst.html#gab7b03a33fab765827832abbf07d01a10">IS_FSMC_WRITE_BURST</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9f46fdb3f72340b6584d34501c19dbd4">FSMC_WriteBurst</a>));  </div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Address__Setup__Time.html#ga8b77d090338011abc1be7f4a420e2d8f">IS_FSMC_ADDRESS_SETUP_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_AddressSetupTime</a>));</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Address__Hold__Time.html#gae7d031a5b95ad00acf67e9bc95064998">IS_FSMC_ADDRESS_HOLD_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_AddressHoldTime</a>));</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Data__Setup__Time.html#ga3d923de775489e844913b29e77e8cca7">IS_FSMC_DATASETUP_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_DataSetupTime</a>));</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Bus__Turn__around__Duration.html#ga9ec626f30679a18af91bf48c52d9260d">IS_FSMC_TURNAROUND_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a015f5751cbb8c607102d8c735988c5c7">FSMC_BusTurnAroundDuration</a>));</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__CLK__Division.html#ga9e5321b02ea049fd076ba705acd06b5f">IS_FSMC_CLK_DIV</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_CLKDivision</a>));</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Data__Latency.html#ga1ab8659a9631d8bb4f57d8be8580155c">IS_FSMC_DATA_LATENCY</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_DataLatency</a>));</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Access__Mode.html#ga1844335f297ea30e9d7fae09ce562092">IS_FSMC_ACCESS_MODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_AccessMode</a>)); </div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  </div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">/* Bank1 NOR/SRAM control register configuration */</span> </div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a>] = </div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            (uint32_t)FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a543a5c385820244e5f3b5a96b3b79f46">FSMC_DataAddressMux</a> |</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#ab40afbbbeb92dd80001c6dfbb1f26492">FSMC_MemoryType</a> |</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_MemoryDataWidth</a> |</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a39ac3b708e861c1137a72ed0f7ede7ae">FSMC_BurstAccessMode</a> |</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9178fc2849ddd6277a0dd2655c8b600c">FSMC_AsynchronousWait</a> |</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1b4af656a06371a567ccf494274c1261">FSMC_WaitSignalPolarity</a> |</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a62dd24d87fe026df5e35dc58a00988b4">FSMC_WrapMode</a> |</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#aef0e381a5fbf637ad892903889a63583">FSMC_WaitSignalActive</a> |</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3a876d65250ab693595b9b840ad63676">FSMC_WriteOperation</a> |</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#af7faa84a2f52410da02302eb2f48507a">FSMC_WaitSignal</a> |</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3726a70e62c3e7d5172296e88d36cfe4">FSMC_ExtendedMode</a> |</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;            FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9f46fdb3f72340b6584d34501c19dbd4">FSMC_WriteBurst</a>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordflow">if</span>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#ab40afbbbeb92dd80001c6dfbb1f26492">FSMC_MemoryType</a> == <a class="code" href="group__FSMC__Memory__Type.html#ga8b9390abe7c281947c550bf4365649e5">FSMC_MemoryType_NOR</a>)</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  {</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a>] |= (uint32_t)<a class="code" href="group__FSMC.html#ga298d32354d8909737fa2db42cec1d343">BCR_FACCEN_SET</a>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  }</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="comment">/* Bank1 NOR/SRAM timing register configuration */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>-&gt;BTCR[FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a>+1] = </div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;            (uint32_t)FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_AddressSetupTime</a> |</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_AddressHoldTime</a> &lt;&lt; 4) |</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_DataSetupTime</a> &lt;&lt; 8) |</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a015f5751cbb8c607102d8c735988c5c7">FSMC_BusTurnAroundDuration</a> &lt;&lt; 16) |</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_CLKDivision</a> &lt;&lt; 20) |</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;            (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_DataLatency</a> &lt;&lt; 24) |</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;             FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_AccessMode</a>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;            </div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    </div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">/* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">if</span>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3726a70e62c3e7d5172296e88d36cfe4">FSMC_ExtendedMode</a> == <a class="code" href="group__FSMC__Extended__Mode.html#gaef9ff4c81a52fdb0471d2c4422271d2a">FSMC_ExtendedMode_Enable</a>)</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  {</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Address__Setup__Time.html#ga8b77d090338011abc1be7f4a420e2d8f">IS_FSMC_ADDRESS_SETUP_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_AddressSetupTime</a>));</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Address__Hold__Time.html#gae7d031a5b95ad00acf67e9bc95064998">IS_FSMC_ADDRESS_HOLD_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_AddressHoldTime</a>));</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Data__Setup__Time.html#ga3d923de775489e844913b29e77e8cca7">IS_FSMC_DATASETUP_TIME</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_DataSetupTime</a>));</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__CLK__Division.html#ga9e5321b02ea049fd076ba705acd06b5f">IS_FSMC_CLK_DIV</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_CLKDivision</a>));</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Data__Latency.html#ga1ab8659a9631d8bb4f57d8be8580155c">IS_FSMC_DATA_LATENCY</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_DataLatency</a>));</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group__FSMC__Access__Mode.html#ga1844335f297ea30e9d7fae09ce562092">IS_FSMC_ACCESS_MODE</a>(FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_AccessMode</a>));</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a>-&gt;BWTR[FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a>] = </div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;              (uint32_t)FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_AddressSetupTime</a> |</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;              (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_AddressHoldTime</a> &lt;&lt; 4 )|</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;              (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_DataSetupTime</a> &lt;&lt; 8) |</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;              (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_CLKDivision</a> &lt;&lt; 20) |</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;              (FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_DataLatency</a> &lt;&lt; 24) |</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;               FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_AccessMode</a>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  }</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  {</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a>-&gt;BWTR[FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a>] = 0x0FFFFFFF;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  }</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;}</div><div class="ttc" id="group__FSMC__Data__Latency_html_ga1ab8659a9631d8bb4f57d8be8580155c"><div class="ttname"><a href="group__FSMC__Data__Latency.html#ga1ab8659a9631d8bb4f57d8be8580155c">IS_FSMC_DATA_LATENCY</a></div><div class="ttdeci">#define IS_FSMC_DATA_LATENCY(LATENCY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00469">stm32f4xx_fsmc.h:469</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_aef0e381a5fbf637ad892903889a63583"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#aef0e381a5fbf637ad892903889a63583">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive</a></div><div class="ttdeci">uint32_t FSMC_WaitSignalActive</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00120">stm32f4xx_fsmc.h:120</a></div></div>
<div class="ttc" id="group__FSMC__Data__Address__Bus__Multiplexing_html_ga546fcab8c1b751b4a959ba2ce5b35d79"><div class="ttname"><a href="group__FSMC__Data__Address__Bus__Multiplexing.html#ga546fcab8c1b751b4a959ba2ce5b35d79">IS_FSMC_MUX</a></div><div class="ttdeci">#define IS_FSMC_MUX(MUX)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00292">stm32f4xx_fsmc.h:292</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a9178fc2849ddd6277a0dd2655c8b600c"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a9178fc2849ddd6277a0dd2655c8b600c">FSMC_NORSRAMInitTypeDef::FSMC_AsynchronousWait</a></div><div class="ttdeci">uint32_t FSMC_AsynchronousWait</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00108">stm32f4xx_fsmc.h:108</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__FSMC__Memory__Type_html_ga8b9390abe7c281947c550bf4365649e5"><div class="ttname"><a href="group__FSMC__Memory__Type.html#ga8b9390abe7c281947c550bf4365649e5">FSMC_MemoryType_NOR</a></div><div class="ttdeci">#define FSMC_MemoryType_NOR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00304">stm32f4xx_fsmc.h:304</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga2a759bad07fe730c99f9e1490e646220"><div class="ttname"><a href="group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a></div><div class="ttdeci">#define FSMC_Bank1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01218">stm32f4xx.h:1218</a></div></div>
<div class="ttc" id="group__FSMC__Write__Operation_html_ga87fc20d11761caa66c3e7d77a3a7d3e3"><div class="ttname"><a href="group__FSMC__Write__Operation.html#ga87fc20d11761caa66c3e7d77a3a7d3e3">IS_FSMC_WRITE_OPERATION</a></div><div class="ttdeci">#define IS_FSMC_WRITE_OPERATION(OPERATION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00385">stm32f4xx_fsmc.h:385</a></div></div>
<div class="ttc" id="group__FSMC__Data__Setup__Time_html_ga3d923de775489e844913b29e77e8cca7"><div class="ttname"><a href="group__FSMC__Data__Setup__Time.html#ga3d923de775489e844913b29e77e8cca7">IS_FSMC_DATASETUP_TIME</a></div><div class="ttdeci">#define IS_FSMC_DATASETUP_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00445">stm32f4xx_fsmc.h:445</a></div></div>
<div class="ttc" id="group__FSMC__Write__Burst_html_gab7b03a33fab765827832abbf07d01a10"><div class="ttname"><a href="group__FSMC__Write__Burst.html#gab7b03a33fab765827832abbf07d01a10">IS_FSMC_WRITE_BURST</a></div><div class="ttdeci">#define IS_FSMC_WRITE_BURST(BURST)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00420">stm32f4xx_fsmc.h:420</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a3726a70e62c3e7d5172296e88d36cfe4"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a3726a70e62c3e7d5172296e88d36cfe4">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a></div><div class="ttdeci">uint32_t FSMC_ExtendedMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00132">stm32f4xx_fsmc.h:132</a></div></div>
<div class="ttc" id="group__FSMC_html_ga298d32354d8909737fa2db42cec1d343"><div class="ttname"><a href="group__FSMC.html#ga298d32354d8909737fa2db42cec1d343">BCR_FACCEN_SET</a></div><div class="ttdeci">#define BCR_FACCEN_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8c_source.html#l00049">stm32f4xx_fsmc.c:49</a></div></div>
<div class="ttc" id="group__FSMC__Data__Width_html_ga003d52b62f5950fb041f73f15ce20171"><div class="ttname"><a href="group__FSMC__Data__Width.html#ga003d52b62f5950fb041f73f15ce20171">IS_FSMC_MEMORY_WIDTH</a></div><div class="ttdeci">#define IS_FSMC_MEMORY_WIDTH(WIDTH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00318">stm32f4xx_fsmc.h:318</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a3a876d65250ab693595b9b840ad63676"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a3a876d65250ab693595b9b840ad63676">FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation</a></div><div class="ttdeci">uint32_t FSMC_WriteOperation</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00125">stm32f4xx_fsmc.h:125</a></div></div>
<div class="ttc" id="group__FSMC__AsynchronousWait_html_ga52d579de825316ee058baf11bfb749d6"><div class="ttname"><a href="group__FSMC__AsynchronousWait.html#ga52d579de825316ee058baf11bfb749d6">IS_FSMC_ASYNWAIT</a></div><div class="ttdeci">#define IS_FSMC_ASYNWAIT(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00341">stm32f4xx_fsmc.h:341</a></div></div>
<div class="ttc" id="group__FSMC__Wait__Timing_html_ga3edb40c756afa8bb78550b7e22ded093"><div class="ttname"><a href="group__FSMC__Wait__Timing.html#ga3edb40c756afa8bb78550b7e22ded093">IS_FSMC_WAIT_SIGNAL_ACTIVE</a></div><div class="ttdeci">#define IS_FSMC_WAIT_SIGNAL_ACTIVE(ACTIVE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00374">stm32f4xx_fsmc.h:374</a></div></div>
<div class="ttc" id="group__FSMC__Wrap__Mode_html_ga0751d74b7fb1e17f6cedea091e8ebfc8"><div class="ttname"><a href="group__FSMC__Wrap__Mode.html#ga0751d74b7fb1e17f6cedea091e8ebfc8">IS_FSMC_WRAP_MODE</a></div><div class="ttdeci">#define IS_FSMC_WRAP_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00363">stm32f4xx_fsmc.h:363</a></div></div>
<div class="ttc" id="group__FSMC__Extended__Mode_html_gaef9ff4c81a52fdb0471d2c4422271d2a"><div class="ttname"><a href="group__FSMC__Extended__Mode.html#gaef9ff4c81a52fdb0471d2c4422271d2a">FSMC_ExtendedMode_Enable</a></div><div class="ttdeci">#define FSMC_ExtendedMode_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00406">stm32f4xx_fsmc.h:406</a></div></div>
<div class="ttc" id="group__FSMC__Access__Mode_html_ga1844335f297ea30e9d7fae09ce562092"><div class="ttname"><a href="group__FSMC__Access__Mode.html#ga1844335f297ea30e9d7fae09ce562092">IS_FSMC_ACCESS_MODE</a></div><div class="ttdeci">#define IS_FSMC_ACCESS_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00481">stm32f4xx_fsmc.h:481</a></div></div>
<div class="ttc" id="group__FSMC__Bus__Turn__around__Duration_html_ga9ec626f30679a18af91bf48c52d9260d"><div class="ttname"><a href="group__FSMC__Bus__Turn__around__Duration.html#ga9ec626f30679a18af91bf48c52d9260d">IS_FSMC_TURNAROUND_TIME</a></div><div class="ttdeci">#define IS_FSMC_TURNAROUND_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00453">stm32f4xx_fsmc.h:453</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a1fbd19341b882de69c3026234eff037a"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_WriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00140">stm32f4xx_fsmc.h:140</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a8c62c50435a67ef4de2f27b539c4c851"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</a></div><div class="ttdeci">uint32_t FSMC_DataSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00059">stm32f4xx_fsmc.h:59</a></div></div>
<div class="ttc" id="group__FSMC__Wait__Signal__Polarity_html_gabc5321807d5184fe5cdb7848e1be7bc6"><div class="ttname"><a href="group__FSMC__Wait__Signal__Polarity.html#gabc5321807d5184fe5cdb7848e1be7bc6">IS_FSMC_WAIT_POLARITY</a></div><div class="ttdeci">#define IS_FSMC_WAIT_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00352">stm32f4xx_fsmc.h:352</a></div></div>
<div class="ttc" id="group__FSMC__Burst__Access__Mode_html_gaf8736659c5064c3c03753d7874401e71"><div class="ttname"><a href="group__FSMC__Burst__Access__Mode.html#gaf8736659c5064c3c03753d7874401e71">IS_FSMC_BURSTMODE</a></div><div class="ttdeci">#define IS_FSMC_BURSTMODE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00330">stm32f4xx_fsmc.h:330</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a9d18e112e4c644279e211c4a92dcd9a3"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_ReadWriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00138">stm32f4xx_fsmc.h:138</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a9f46fdb3f72340b6584d34501c19dbd4"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a9f46fdb3f72340b6584d34501c19dbd4">FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst</a></div><div class="ttdeci">uint32_t FSMC_WriteBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00135">stm32f4xx_fsmc.h:135</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_aa89fb8c812e5ef7800eef9574dcb972d"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FSMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00101">stm32f4xx_fsmc.h:101</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a656a0608f822088c5a94c926447a5e06"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</a></div><div class="ttdeci">uint32_t FSMC_DataLatency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00073">stm32f4xx_fsmc.h:73</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a11e5eff4e9915ddeac992c283094ae37"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</a></div><div class="ttdeci">uint32_t FSMC_AccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00081">stm32f4xx_fsmc.h:81</a></div></div>
<div class="ttc" id="group__FSMC__Exported__Constants_html_ga3e3bed3dd83d38e63f11ac4cbcb87304"><div class="ttname"><a href="group__FSMC__Exported__Constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">IS_FSMC_NORSRAM_BANK</a></div><div class="ttdeci">#define IS_FSMC_NORSRAM_BANK(BANK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00266">stm32f4xx_fsmc.h:266</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a1b4af656a06371a567ccf494274c1261"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a1b4af656a06371a567ccf494274c1261">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity</a></div><div class="ttdeci">uint32_t FSMC_WaitSignalPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00112">stm32f4xx_fsmc.h:112</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_ae220905040829fa65a833ddbae7fa119"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</a></div><div class="ttdeci">uint32_t FSMC_AddressHoldTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00054">stm32f4xx_fsmc.h:54</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a39ac3b708e861c1137a72ed0f7ede7ae"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a39ac3b708e861c1137a72ed0f7ede7ae">FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode</a></div><div class="ttdeci">uint32_t FSMC_BurstAccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00104">stm32f4xx_fsmc.h:104</a></div></div>
<div class="ttc" id="group__FSMC__Address__Setup__Time_html_ga8b77d090338011abc1be7f4a420e2d8f"><div class="ttname"><a href="group__FSMC__Address__Setup__Time.html#ga8b77d090338011abc1be7f4a420e2d8f">IS_FSMC_ADDRESS_SETUP_TIME</a></div><div class="ttdeci">#define IS_FSMC_ADDRESS_SETUP_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00429">stm32f4xx_fsmc.h:429</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a543a5c385820244e5f3b5a96b3b79f46"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a543a5c385820244e5f3b5a96b3b79f46">FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux</a></div><div class="ttdeci">uint32_t FSMC_DataAddressMux</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00093">stm32f4xx_fsmc.h:93</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a947aed7df4d7c0d0959e1af373780b44"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</a></div><div class="ttdeci">uint32_t FSMC_AddressSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00049">stm32f4xx_fsmc.h:49</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a787e4c845195c81c7326893451a2fc6f"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_NORSRAMInitTypeDef::FSMC_Bank</a></div><div class="ttdeci">uint32_t FSMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00090">stm32f4xx_fsmc.h:90</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a4258c6027193e72763ab139cfd3af065"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</a></div><div class="ttdeci">uint32_t FSMC_CLKDivision</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00069">stm32f4xx_fsmc.h:69</a></div></div>
<div class="ttc" id="group__FSMC__Wait__Signal_html_gae617db4f15c82850d4f5c927f9a7db3e"><div class="ttname"><a href="group__FSMC__Wait__Signal.html#gae617db4f15c82850d4f5c927f9a7db3e">IS_FSMC_WAITE_SIGNAL</a></div><div class="ttdeci">#define IS_FSMC_WAITE_SIGNAL(SIGNAL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00396">stm32f4xx_fsmc.h:396</a></div></div>
<div class="ttc" id="group__FSMC__Address__Hold__Time_html_gae7d031a5b95ad00acf67e9bc95064998"><div class="ttname"><a href="group__FSMC__Address__Hold__Time.html#gae7d031a5b95ad00acf67e9bc95064998">IS_FSMC_ADDRESS_HOLD_TIME</a></div><div class="ttdeci">#define IS_FSMC_ADDRESS_HOLD_TIME(TIME)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00437">stm32f4xx_fsmc.h:437</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a62dd24d87fe026df5e35dc58a00988b4"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a62dd24d87fe026df5e35dc58a00988b4">FSMC_NORSRAMInitTypeDef::FSMC_WrapMode</a></div><div class="ttdeci">uint32_t FSMC_WrapMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00116">stm32f4xx_fsmc.h:116</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_af7faa84a2f52410da02302eb2f48507a"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#af7faa84a2f52410da02302eb2f48507a">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal</a></div><div class="ttdeci">uint32_t FSMC_WaitSignal</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00128">stm32f4xx_fsmc.h:128</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga422986101f42a8811ae89ac69deb2759"><div class="ttname"><a href="group__Peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a></div><div class="ttdeci">#define FSMC_Bank1E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01219">stm32f4xx.h:1219</a></div></div>
<div class="ttc" id="group__FSMC__Extended__Mode_html_ga79849ea07bf2a8f09989a6babd9e66e2"><div class="ttname"><a href="group__FSMC__Extended__Mode.html#ga79849ea07bf2a8f09989a6babd9e66e2">IS_FSMC_EXTENDED_MODE</a></div><div class="ttdeci">#define IS_FSMC_EXTENDED_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00408">stm32f4xx_fsmc.h:408</a></div></div>
<div class="ttc" id="group__FSMC__Memory__Type_html_ga255cd500e141f4ac024cf5f896921233"><div class="ttname"><a href="group__FSMC__Memory__Type.html#ga255cd500e141f4ac024cf5f896921233">IS_FSMC_MEMORY</a></div><div class="ttdeci">#define IS_FSMC_MEMORY(MEMORY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00305">stm32f4xx_fsmc.h:305</a></div></div>
<div class="ttc" id="group__FSMC__CLK__Division_html_ga9e5321b02ea049fd076ba705acd06b5f"><div class="ttname"><a href="group__FSMC__CLK__Division.html#ga9e5321b02ea049fd076ba705acd06b5f">IS_FSMC_CLK_DIV</a></div><div class="ttdeci">#define IS_FSMC_CLK_DIV(DIV)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00461">stm32f4xx_fsmc.h:461</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a015f5751cbb8c607102d8c735988c5c7"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a015f5751cbb8c607102d8c735988c5c7">FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</a></div><div class="ttdeci">uint32_t FSMC_BusTurnAroundDuration</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00064">stm32f4xx_fsmc.h:64</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_ab40afbbbeb92dd80001c6dfbb1f26492"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#ab40afbbbeb92dd80001c6dfbb1f26492">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a></div><div class="ttdeci">uint32_t FSMC_MemoryType</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00097">stm32f4xx_fsmc.h:97</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaf33e6dfc34f62d16a0cb416de9e83d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf33e6dfc34f62d16a0cb416de9e83d28">&#9670;&nbsp;</a></span>FSMC_NORSRAMStructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void FSMC_NORSRAMStructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structFSMC__NORSRAMInitTypeDef.html">FSMC_NORSRAMInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>FSMC_NORSRAMInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each FSMC_NORSRAMInitStruct member with its default value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FSMC_NORSRAMInitStruct</td><td>pointer to a <a class="el" href="structFSMC__NORSRAMInitTypeDef.html" title="FSMC NOR/SRAM Init structure definition. ">FSMC_NORSRAMInitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__fsmc_8c_source.html#l00225">225</a> of file <a class="el" href="stm32f4xx__fsmc_8c_source.html">stm32f4xx_fsmc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00081">FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00054">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00049">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00108">FSMC_NORSRAMInitTypeDef::FSMC_AsynchronousWait</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00090">FSMC_NORSRAMInitTypeDef::FSMC_Bank</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00104">FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00064">FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00069">FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00093">FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00073">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00059">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00132">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00101">FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00097">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00138">FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00128">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00120">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00112">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00116">FSMC_NORSRAMInitTypeDef::FSMC_WrapMode</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00135">FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst</a>, <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00125">FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation</a>, and <a class="el" href="stm32f4xx__fsmc_8h_source.html#l00140">FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct</a>.</p>
<div class="fragment"><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;{  </div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">/* Reset NOR/SRAM Init structure parameters values */</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a> = <a class="code" href="group__FSMC__NORSRAM__Bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">FSMC_Bank1_NORSRAM1</a>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a543a5c385820244e5f3b5a96b3b79f46">FSMC_DataAddressMux</a> = <a class="code" href="group__FSMC__Data__Address__Bus__Multiplexing.html#ga1dd4d12e63aaf29dbb8ae4b613f2aa15">FSMC_DataAddressMux_Enable</a>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#ab40afbbbeb92dd80001c6dfbb1f26492">FSMC_MemoryType</a> = <a class="code" href="group__FSMC__Memory__Type.html#ga8a24e8da42e67dcf6fb2f43659aa49cf">FSMC_MemoryType_SRAM</a>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_MemoryDataWidth</a> = <a class="code" href="group__FSMC__Data__Width.html#ga5753e089830f19af70a724766e3c329f">FSMC_MemoryDataWidth_8b</a>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a39ac3b708e861c1137a72ed0f7ede7ae">FSMC_BurstAccessMode</a> = <a class="code" href="group__FSMC__Burst__Access__Mode.html#ga26fc544945415e350563a9b00684850c">FSMC_BurstAccessMode_Disable</a>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9178fc2849ddd6277a0dd2655c8b600c">FSMC_AsynchronousWait</a> = <a class="code" href="group__FSMC__AsynchronousWait.html#ga36c0dad6fe6c0e01632d3312c8f4c4cb">FSMC_AsynchronousWait_Disable</a>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1b4af656a06371a567ccf494274c1261">FSMC_WaitSignalPolarity</a> = <a class="code" href="group__FSMC__Wait__Signal__Polarity.html#ga7dc72fdfc6225e5daa9b8efee8dff49f">FSMC_WaitSignalPolarity_Low</a>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a62dd24d87fe026df5e35dc58a00988b4">FSMC_WrapMode</a> = <a class="code" href="group__FSMC__Wrap__Mode.html#ga6041f0d3055ea3811a5a19560092f266">FSMC_WrapMode_Disable</a>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#aef0e381a5fbf637ad892903889a63583">FSMC_WaitSignalActive</a> = <a class="code" href="group__FSMC__Wait__Timing.html#ga62c6855a7cc65b20024085f09cdc65e8">FSMC_WaitSignalActive_BeforeWaitState</a>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3a876d65250ab693595b9b840ad63676">FSMC_WriteOperation</a> = <a class="code" href="group__FSMC__Write__Operation.html#ga2478beb6dd8861b34a16b8a57a795e56">FSMC_WriteOperation_Enable</a>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#af7faa84a2f52410da02302eb2f48507a">FSMC_WaitSignal</a> = <a class="code" href="group__FSMC__Wait__Signal.html#gaf809e339f1cdc9d0a815fd98712e9ee3">FSMC_WaitSignal_Enable</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a3726a70e62c3e7d5172296e88d36cfe4">FSMC_ExtendedMode</a> = <a class="code" href="group__FSMC__Extended__Mode.html#ga5a1f1acdc44328158f59012748980dd3">FSMC_ExtendedMode_Disable</a>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9f46fdb3f72340b6584d34501c19dbd4">FSMC_WriteBurst</a> = <a class="code" href="group__FSMC__Write__Burst.html#ga65a49ecd05b3a128e8908c6a625adae7">FSMC_WriteBurst_Disable</a>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_AddressSetupTime</a> = 0xF;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_AddressHoldTime</a> = 0xF;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_DataSetupTime</a> = 0xFF;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a015f5751cbb8c607102d8c735988c5c7">FSMC_BusTurnAroundDuration</a> = 0xF;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_CLKDivision</a> = 0xF;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_DataLatency</a> = 0xF;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_AccessMode</a> = <a class="code" href="group__FSMC__Access__Mode.html#gae0f299b51c12257311694c4a8f5c00c3">FSMC_AccessMode_A</a>; </div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_AddressSetupTime</a> = 0xF;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_AddressHoldTime</a> = 0xF;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_DataSetupTime</a> = 0xFF;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a015f5751cbb8c607102d8c735988c5c7">FSMC_BusTurnAroundDuration</a> = 0xF;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_CLKDivision</a> = 0xF;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_DataLatency</a> = 0xF;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  FSMC_NORSRAMInitStruct-&gt;<a class="code" href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>-&gt;<a class="code" href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_AccessMode</a> = <a class="code" href="group__FSMC__Access__Mode.html#gae0f299b51c12257311694c4a8f5c00c3">FSMC_AccessMode_A</a>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;}</div><div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_aef0e381a5fbf637ad892903889a63583"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#aef0e381a5fbf637ad892903889a63583">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive</a></div><div class="ttdeci">uint32_t FSMC_WaitSignalActive</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00120">stm32f4xx_fsmc.h:120</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a9178fc2849ddd6277a0dd2655c8b600c"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a9178fc2849ddd6277a0dd2655c8b600c">FSMC_NORSRAMInitTypeDef::FSMC_AsynchronousWait</a></div><div class="ttdeci">uint32_t FSMC_AsynchronousWait</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00108">stm32f4xx_fsmc.h:108</a></div></div>
<div class="ttc" id="group__FSMC__Wrap__Mode_html_ga6041f0d3055ea3811a5a19560092f266"><div class="ttname"><a href="group__FSMC__Wrap__Mode.html#ga6041f0d3055ea3811a5a19560092f266">FSMC_WrapMode_Disable</a></div><div class="ttdeci">#define FSMC_WrapMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00361">stm32f4xx_fsmc.h:361</a></div></div>
<div class="ttc" id="group__FSMC__Data__Address__Bus__Multiplexing_html_ga1dd4d12e63aaf29dbb8ae4b613f2aa15"><div class="ttname"><a href="group__FSMC__Data__Address__Bus__Multiplexing.html#ga1dd4d12e63aaf29dbb8ae4b613f2aa15">FSMC_DataAddressMux_Enable</a></div><div class="ttdeci">#define FSMC_DataAddressMux_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00291">stm32f4xx_fsmc.h:291</a></div></div>
<div class="ttc" id="group__FSMC__AsynchronousWait_html_ga36c0dad6fe6c0e01632d3312c8f4c4cb"><div class="ttname"><a href="group__FSMC__AsynchronousWait.html#ga36c0dad6fe6c0e01632d3312c8f4c4cb">FSMC_AsynchronousWait_Disable</a></div><div class="ttdeci">#define FSMC_AsynchronousWait_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00339">stm32f4xx_fsmc.h:339</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a3726a70e62c3e7d5172296e88d36cfe4"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a3726a70e62c3e7d5172296e88d36cfe4">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a></div><div class="ttdeci">uint32_t FSMC_ExtendedMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00132">stm32f4xx_fsmc.h:132</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a3a876d65250ab693595b9b840ad63676"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a3a876d65250ab693595b9b840ad63676">FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation</a></div><div class="ttdeci">uint32_t FSMC_WriteOperation</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00125">stm32f4xx_fsmc.h:125</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a1fbd19341b882de69c3026234eff037a"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a1fbd19341b882de69c3026234eff037a">FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_WriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00140">stm32f4xx_fsmc.h:140</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a8c62c50435a67ef4de2f27b539c4c851"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</a></div><div class="ttdeci">uint32_t FSMC_DataSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00059">stm32f4xx_fsmc.h:59</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a9d18e112e4c644279e211c4a92dcd9a3"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_ReadWriteTimingStruct</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00138">stm32f4xx_fsmc.h:138</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a9f46fdb3f72340b6584d34501c19dbd4"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a9f46fdb3f72340b6584d34501c19dbd4">FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst</a></div><div class="ttdeci">uint32_t FSMC_WriteBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00135">stm32f4xx_fsmc.h:135</a></div></div>
<div class="ttc" id="group__FSMC__NORSRAM__Bank_html_ga514a05828041fa1a13d464c9e4a0a4a9"><div class="ttname"><a href="group__FSMC__NORSRAM__Bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">FSMC_Bank1_NORSRAM1</a></div><div class="ttdeci">#define FSMC_Bank1_NORSRAM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00241">stm32f4xx_fsmc.h:241</a></div></div>
<div class="ttc" id="group__FSMC__Extended__Mode_html_ga5a1f1acdc44328158f59012748980dd3"><div class="ttname"><a href="group__FSMC__Extended__Mode.html#ga5a1f1acdc44328158f59012748980dd3">FSMC_ExtendedMode_Disable</a></div><div class="ttdeci">#define FSMC_ExtendedMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00405">stm32f4xx_fsmc.h:405</a></div></div>
<div class="ttc" id="group__FSMC__Wait__Signal__Polarity_html_ga7dc72fdfc6225e5daa9b8efee8dff49f"><div class="ttname"><a href="group__FSMC__Wait__Signal__Polarity.html#ga7dc72fdfc6225e5daa9b8efee8dff49f">FSMC_WaitSignalPolarity_Low</a></div><div class="ttdeci">#define FSMC_WaitSignalPolarity_Low</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00350">stm32f4xx_fsmc.h:350</a></div></div>
<div class="ttc" id="group__FSMC__Write__Operation_html_ga2478beb6dd8861b34a16b8a57a795e56"><div class="ttname"><a href="group__FSMC__Write__Operation.html#ga2478beb6dd8861b34a16b8a57a795e56">FSMC_WriteOperation_Enable</a></div><div class="ttdeci">#define FSMC_WriteOperation_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00384">stm32f4xx_fsmc.h:384</a></div></div>
<div class="ttc" id="group__FSMC__Memory__Type_html_ga8a24e8da42e67dcf6fb2f43659aa49cf"><div class="ttname"><a href="group__FSMC__Memory__Type.html#ga8a24e8da42e67dcf6fb2f43659aa49cf">FSMC_MemoryType_SRAM</a></div><div class="ttdeci">#define FSMC_MemoryType_SRAM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00302">stm32f4xx_fsmc.h:302</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_aa89fb8c812e5ef7800eef9574dcb972d"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FSMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00101">stm32f4xx_fsmc.h:101</a></div></div>
<div class="ttc" id="group__FSMC__Wait__Timing_html_ga62c6855a7cc65b20024085f09cdc65e8"><div class="ttname"><a href="group__FSMC__Wait__Timing.html#ga62c6855a7cc65b20024085f09cdc65e8">FSMC_WaitSignalActive_BeforeWaitState</a></div><div class="ttdeci">#define FSMC_WaitSignalActive_BeforeWaitState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00372">stm32f4xx_fsmc.h:372</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a656a0608f822088c5a94c926447a5e06"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a656a0608f822088c5a94c926447a5e06">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</a></div><div class="ttdeci">uint32_t FSMC_DataLatency</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00073">stm32f4xx_fsmc.h:73</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a11e5eff4e9915ddeac992c283094ae37"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</a></div><div class="ttdeci">uint32_t FSMC_AccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00081">stm32f4xx_fsmc.h:81</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a1b4af656a06371a567ccf494274c1261"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a1b4af656a06371a567ccf494274c1261">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity</a></div><div class="ttdeci">uint32_t FSMC_WaitSignalPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00112">stm32f4xx_fsmc.h:112</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_ae220905040829fa65a833ddbae7fa119"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#ae220905040829fa65a833ddbae7fa119">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</a></div><div class="ttdeci">uint32_t FSMC_AddressHoldTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00054">stm32f4xx_fsmc.h:54</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a39ac3b708e861c1137a72ed0f7ede7ae"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a39ac3b708e861c1137a72ed0f7ede7ae">FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode</a></div><div class="ttdeci">uint32_t FSMC_BurstAccessMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00104">stm32f4xx_fsmc.h:104</a></div></div>
<div class="ttc" id="group__FSMC__Write__Burst_html_ga65a49ecd05b3a128e8908c6a625adae7"><div class="ttname"><a href="group__FSMC__Write__Burst.html#ga65a49ecd05b3a128e8908c6a625adae7">FSMC_WriteBurst_Disable</a></div><div class="ttdeci">#define FSMC_WriteBurst_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00418">stm32f4xx_fsmc.h:418</a></div></div>
<div class="ttc" id="group__FSMC__Access__Mode_html_gae0f299b51c12257311694c4a8f5c00c3"><div class="ttname"><a href="group__FSMC__Access__Mode.html#gae0f299b51c12257311694c4a8f5c00c3">FSMC_AccessMode_A</a></div><div class="ttdeci">#define FSMC_AccessMode_A</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00477">stm32f4xx_fsmc.h:477</a></div></div>
<div class="ttc" id="group__FSMC__Wait__Signal_html_gaf809e339f1cdc9d0a815fd98712e9ee3"><div class="ttname"><a href="group__FSMC__Wait__Signal.html#gaf809e339f1cdc9d0a815fd98712e9ee3">FSMC_WaitSignal_Enable</a></div><div class="ttdeci">#define FSMC_WaitSignal_Enable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00395">stm32f4xx_fsmc.h:395</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a543a5c385820244e5f3b5a96b3b79f46"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a543a5c385820244e5f3b5a96b3b79f46">FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux</a></div><div class="ttdeci">uint32_t FSMC_DataAddressMux</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00093">stm32f4xx_fsmc.h:93</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a947aed7df4d7c0d0959e1af373780b44"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</a></div><div class="ttdeci">uint32_t FSMC_AddressSetupTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00049">stm32f4xx_fsmc.h:49</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a787e4c845195c81c7326893451a2fc6f"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a787e4c845195c81c7326893451a2fc6f">FSMC_NORSRAMInitTypeDef::FSMC_Bank</a></div><div class="ttdeci">uint32_t FSMC_Bank</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00090">stm32f4xx_fsmc.h:90</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a4258c6027193e72763ab139cfd3af065"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a4258c6027193e72763ab139cfd3af065">FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</a></div><div class="ttdeci">uint32_t FSMC_CLKDivision</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00069">stm32f4xx_fsmc.h:69</a></div></div>
<div class="ttc" id="group__FSMC__Burst__Access__Mode_html_ga26fc544945415e350563a9b00684850c"><div class="ttname"><a href="group__FSMC__Burst__Access__Mode.html#ga26fc544945415e350563a9b00684850c">FSMC_BurstAccessMode_Disable</a></div><div class="ttdeci">#define FSMC_BurstAccessMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00328">stm32f4xx_fsmc.h:328</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_a62dd24d87fe026df5e35dc58a00988b4"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#a62dd24d87fe026df5e35dc58a00988b4">FSMC_NORSRAMInitTypeDef::FSMC_WrapMode</a></div><div class="ttdeci">uint32_t FSMC_WrapMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00116">stm32f4xx_fsmc.h:116</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_af7faa84a2f52410da02302eb2f48507a"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#af7faa84a2f52410da02302eb2f48507a">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal</a></div><div class="ttdeci">uint32_t FSMC_WaitSignal</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00128">stm32f4xx_fsmc.h:128</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMTimingInitTypeDef_html_a015f5751cbb8c607102d8c735988c5c7"><div class="ttname"><a href="structFSMC__NORSRAMTimingInitTypeDef.html#a015f5751cbb8c607102d8c735988c5c7">FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</a></div><div class="ttdeci">uint32_t FSMC_BusTurnAroundDuration</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00064">stm32f4xx_fsmc.h:64</a></div></div>
<div class="ttc" id="structFSMC__NORSRAMInitTypeDef_html_ab40afbbbeb92dd80001c6dfbb1f26492"><div class="ttname"><a href="structFSMC__NORSRAMInitTypeDef.html#ab40afbbbeb92dd80001c6dfbb1f26492">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a></div><div class="ttdeci">uint32_t FSMC_MemoryType</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00097">stm32f4xx_fsmc.h:97</a></div></div>
<div class="ttc" id="group__FSMC__Data__Width_html_ga5753e089830f19af70a724766e3c329f"><div class="ttname"><a href="group__FSMC__Data__Width.html#ga5753e089830f19af70a724766e3c329f">FSMC_MemoryDataWidth_8b</a></div><div class="ttdeci">#define FSMC_MemoryDataWidth_8b</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__fsmc_8h_source.html#l00316">stm32f4xx_fsmc.h:316</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
