

================================================================
== Synthesis Summary Report of 'tiled_conv'
================================================================
+ General Information: 
    * Date:           Mon Mar 27 21:27:55 2023
    * Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
    * Project:        proj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------------+--------+-------+------------+-----------+----------+------------+------+----------+---------+-----------+-----------+-------------+-----+
    |                              Modules                             |  Issue |       |  Latency   |  Latency  | Iteration|            | Trip |          |         |           |           |             |     |
    |                              & Loops                             |  Type  | Slack |  (cycles)  |    (ns)   |  Latency |  Interval  | Count| Pipelined|  BRAM   |    DSP    |     FF    |     LUT     | URAM|
    +------------------------------------------------------------------+--------+-------+------------+-----------+----------+------------+------+----------+---------+-----------+-----------+-------------+-----+
    |+ tiled_conv                                                      |  Timing|   2.33|  1135073281|  1.135e+10|         -|  1135073282|     -|        no|  15 (5%)|  153 (69%)|  9369 (8%)|  22527 (42%)|    -|
    | + grp_conv_7x7_fu_392                                            |       -|  -0.14|      136217|  1.362e+06|         -|      136217|     -|        no|        -|  148 (67%)|  6007 (5%)|  17337 (32%)|    -|
    |  o HEIGHT_WIDTH_KERNEL                                           |      II|  -7.30|      136215|  1.362e+06|        87|          74|  1840|       yes|        -|          -|          -|            -|    -|
    | + grp_load_layer_params_from_DRAM_fu_403                         |  Timing|   0.00|         613|  6.130e+03|         -|         613|     -|        no|        -|          -|  406 (~0%)|     877 (1%)|    -|
    |  o WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH    |       -|  -7.30|         590|  5.900e+03|         4|           1|   588|       yes|        -|          -|          -|            -|    -|
    |  o BIAS                                                          |       -|  -7.30|           4|     40.000|         2|           1|     4|       yes|        -|          -|          -|            -|    -|
    | + grp_store_output_tile_to_DRAM_fu_433                           |  Timing|   0.00|        1850|  1.850e+04|         -|        1850|     -|        no|        -|    2 (~0%)|  308 (~0%)|     787 (1%)|    -|
    |  o OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH  |       -|  -7.30|        1848|  1.848e+04|        10|           1|  1840|       yes|        -|          -|          -|            -|    -|
    | o TILE_ROW_TILE_COL                                              |       -|  -7.30|  1135073280|  1.135e+10|   2216940|           -|   512|        no|        -|          -|          -|            -|    -|
    |  o INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH     |       -|  -7.30|        7186|  7.186e+04|        12|           1|  7176|       yes|        -|          -|          -|            -|    -|
    +------------------------------------------------------------------+--------+-------+------------+-----------+----------+------------+------+----------+---------+-----------+-----------+-------------+-----+

