Info (10281): Verilog HDL Declaration information at csr_unit.sv(33): object "illegal_ins" differs only in case from object "ILLEGAL_INS" in the same scope File: C:/Users/camin/Documents/VanilaCore/core/csr_unit.sv Line: 33
Info (10281): Verilog HDL Declaration information at csr_unit.sv(44): object "unconditional_branch" differs only in case from object "UNCONDITIONAL_BRANCH" in the same scope File: C:/Users/camin/Documents/VanilaCore/core/csr_unit.sv Line: 44
Warning (10268): Verilog HDL information at uart_slave.sv(104): always construct contains both blocking and non-blocking assignments File: C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv Line: 104
Warning (10268): Verilog HDL information at memory_access.sv(196): always construct contains both blocking and non-blocking assignments File: C:/Users/camin/Documents/VanilaCore/core/memory_access.sv Line: 196
Info (10281): Verilog HDL Declaration information at memory_access.sv(190): object "DATA_BUS_STATE" differs only in case from object "data_bus_state" in the same scope File: C:/Users/camin/Documents/VanilaCore/core/memory_access.sv Line: 190
Warning (10268): Verilog HDL information at cross_bar.sv(50): always construct contains both blocking and non-blocking assignments File: C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv Line: 50
