// Generated by CIRCT unknown git version
module ct_fspu_double(	// file.cleaned.mlir:2:3
  input         ex1_op_fmvvf,	// file.cleaned.mlir:2:32
                ex1_op_fsgnj,	// file.cleaned.mlir:2:55
                ex1_op_fsgnjn,	// file.cleaned.mlir:2:78
                ex1_op_fsgnjx,	// file.cleaned.mlir:2:102
  input  [63:0] ex1_oper0,	// file.cleaned.mlir:2:126
                ex1_oper1,	// file.cleaned.mlir:2:147
                mtvr_src0,	// file.cleaned.mlir:2:168
  output [63:0] ex1_result,	// file.cleaned.mlir:2:190
                result_fclass,	// file.cleaned.mlir:2:212
                result_fmfvr	// file.cleaned.mlir:2:237
);

  wire ex1_doub_expnt0_zero = ex1_oper0[62:52] == 11'h0;	// file.cleaned.mlir:5:15, :9:10, :11:10
  wire ex1_doub_frac0_all0 = ex1_oper0[51:0] == 52'h0;	// file.cleaned.mlir:3:15, :12:10, :13:10
  wire _GEN = ex1_oper0[63] & ex1_doub_expnt0_zero;	// file.cleaned.mlir:8:10, :11:10, :19:11
  wire _GEN_0 = ~(ex1_oper0[63]) & ex1_doub_expnt0_zero;	// file.cleaned.mlir:8:10, :11:10, :23:11, :24:11
  assign ex1_result =
    {64{ex1_op_fmvvf}} & mtvr_src0 | {64{ex1_op_fsgnj}} & {ex1_oper1[63], ex1_oper0[62:0]}
    | {64{ex1_op_fsgnjn}} & {~(ex1_oper1[63]), ex1_oper0[62:0]} | {64{ex1_op_fsgnjx}}
    & {ex1_oper0[63] ^ ex1_oper1[63], ex1_oper0[62:0]};	// file.cleaned.mlir:8:10, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :49:5
  assign result_fclass =
    {54'h0,
     (&(ex1_oper0[62:52])) & ex1_oper0[51],
     (&(ex1_oper0[62:52])) & ~ex1_doub_frac0_all0 & ~(ex1_oper0[51]),
     ~(ex1_oper0[63]) & (&(ex1_oper0[62:52])) & ex1_doub_frac0_all0,
     ~(ex1_oper0[63]) & ~(&(ex1_oper0[62:52])) & ~ex1_doub_expnt0_zero,
     _GEN_0 & ~ex1_doub_frac0_all0,
     _GEN_0 & ex1_doub_frac0_all0,
     _GEN & ex1_doub_frac0_all0,
     _GEN & ~ex1_doub_frac0_all0,
     ex1_oper0[63] & ~(&(ex1_oper0[62:52])) & ~ex1_doub_expnt0_zero,
     ex1_oper0[63] & (&(ex1_oper0[62:52])) & ex1_doub_frac0_all0};	// file.cleaned.mlir:7:15, :8:10, :9:10, :10:10, :11:10, :13:10, :14:10, :15:10, :16:10, :17:10, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :49:5
  assign result_fmfvr = ex1_oper0;	// file.cleaned.mlir:49:5
endmodule

