--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Homeworks/FPGA_codes/Ram_IP_core/iseconfig/filter.filter -intstyle ise -v 3
-s 5 -n 3 -fastpaths -xml RAM_IP_Core.twx RAM_IP_Core.ncd -o RAM_IP_Core.twr
RAM_IP_Core.pcf

Design file:              RAM_IP_Core.ncd
Physical constraint file: RAM_IP_Core.pcf
Device,package,speed:     xc3s200,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
addr<0>     |    1.923(R)|   -0.407(R)|clk_BUFGP         |   0.000|
addr<1>     |    1.902(R)|   -0.390(R)|clk_BUFGP         |   0.000|
addr<2>     |    2.465(R)|   -0.840(R)|clk_BUFGP         |   0.000|
addr<3>     |    1.827(R)|   -0.329(R)|clk_BUFGP         |   0.000|
din<0>      |    0.698(R)|    0.667(R)|clk_BUFGP         |   0.000|
din<1>      |    0.967(R)|    0.452(R)|clk_BUFGP         |   0.000|
din<2>      |    0.698(R)|    0.667(R)|clk_BUFGP         |   0.000|
din<3>      |    0.685(R)|    0.678(R)|clk_BUFGP         |   0.000|
din<4>      |    1.066(R)|    0.373(R)|clk_BUFGP         |   0.000|
din<5>      |    1.136(R)|    0.317(R)|clk_BUFGP         |   0.000|
din<6>      |    0.776(R)|    0.605(R)|clk_BUFGP         |   0.000|
din<7>      |    0.772(R)|    0.608(R)|clk_BUFGP         |   0.000|
reset       |    0.983(R)|    0.776(R)|clk_BUFGP         |   0.000|
wen         |    2.393(R)|   -0.226(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dout<0>     |    9.984(R)|clk_BUFGP         |   0.000|
dout<1>     |    9.080(R)|clk_BUFGP         |   0.000|
dout<2>     |    9.785(R)|clk_BUFGP         |   0.000|
dout<3>     |    9.610(R)|clk_BUFGP         |   0.000|
dout<4>     |    9.380(R)|clk_BUFGP         |   0.000|
dout<5>     |    9.372(R)|clk_BUFGP         |   0.000|
dout<6>     |    9.386(R)|clk_BUFGP         |   0.000|
dout<7>     |    9.686(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Sun Jun 04 17:35:39 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 155 MB



