{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/Users/hanrahan/miniconda3/lib/python3.7/site-packages/pysmt/walkers/generic.py:43: DeprecationWarning: Using or importing the ABCs from 'collections' instead of from 'collections.abc' is deprecated since Python 3.3,and in 3.9 it will stop working\n",
      "  if len(nodetypes) == 1 and isinstance(nodetypes[0], collections.Iterable):\n"
     ]
    }
   ],
   "source": [
    "import magma as m\n",
    "from mantle import FullAdder"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## class Add2 - Defining a Circuit\n",
    "\n",
    "Now let's build a 2-bit adder using `FullAdder`. \n",
    "We'll use a simple ripple carry adder design by connecting the carry out of one full adder\n",
    "to the carry in of the next full adder.\n",
    "The resulting adder will accept as input a carry in,\n",
    "and generate a final carry out. Here's a `logisim` diagram of the circuit we will construct:\n",
    "\n",
    "![2-Bit Adder](logisim/adder.png)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Add2(m.Circuit):\n",
    "    IO = ['I0', m.In(m.UInt[2]), 'I1', m.In(m.UInt[2]), 'CIN', m.In(m.Bit),\n",
    "           'O', m.Out(m.UInt[2]), 'COUT', m.Out(m.Bit) ]\n",
    "    @classmethod\n",
    "    def definition(io):\n",
    "        n = len(io.I0)\n",
    "        O = []\n",
    "        COUT = io.CIN\n",
    "        for i in range(n):\n",
    "            fulladder = FullAdder()\n",
    "            Oi, COUT = fulladder(io.I0[i], io.I1[i], COUT)\n",
    "            O.append(Oi)\n",
    "        io.O <= m.uint(O)\n",
    "        io.COUT <= COUT"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Although we are making an 2-bit adder,\n",
    "we do this using a for loop that can be generalized to construct an n-bit adder.\n",
    "Each time through the for loop we create an instance of a full adder \n",
    "by calling `FullAdder()`. \n",
    "Recall that circuits are python classes,\n",
    "so that calling a class returns an instance of that class.\n",
    "\n",
    "Note how we wire up the full adders.\n",
    "Calling an circuit instance has the effect of wiring\n",
    "up the arguments to the inputs of the circuit.\n",
    "That is,\n",
    "```\n",
    "O, COUT = fulladder(I0, I1, CIN)\n",
    "```\n",
    "is equivalent to\n",
    "```\n",
    "m.wire(IO, fulladder.I0)\n",
    "m.wire(I1, fulladder.I1)\n",
    "m.wire(CIN, fulladder.CIN)\n",
    "O = fulladder.O\n",
    "COUT = fulladder.COUT\n",
    "```\n",
    "The outputs of the circuit are returned.\n",
    "\n",
    "Inside this loop we append single bit outputs from the full adders\n",
    "to the Python list `O`. \n",
    "We also set the `CIN` of the next full adder to the `COUT` of the previous instance.\n",
    "\n",
    "Finally, we then convert the list `O` to a `Uint(n)`. \n",
    "In addition to `Bits(n)`,\n",
    "`Magma` also has built in types `UInt(n)` and `SInt(n)` \n",
    "to represent unsigned and signed ints.\n",
    "`Magma` also has type conversion functions `bits`, `uint`, and `sint` to convert\n",
    "between different types. \n",
    "In this example, `m.uint(C)` converts the list of bits to a `UInt(len(C))`."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## DefineAdd Generator\n",
    "\n",
    "One question you may be asking yourself, is how can this code be generalized to produce an n-bit adder. We do this by creating an add *generator*.\n",
    "A generator is a Python function that takes parameters and returns a circuit class.\n",
    "Calling the generator with different parameter values will create different circuits.\n",
    "The power of `Magma` results from being to use all the features of Python\n",
    "to create powerful hardware generators.\n",
    "\n",
    "Here is the code:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "def DefineAdd(n):\n",
    "    class _Add(m.Circuit):\n",
    "        name = f'Add{n}'\n",
    "        IO = ['I0', m.In(m.UInt[n]), 'I1', m.In(m.UInt[n]), 'CIN', m.In(m.Bit),\n",
    "               'O', m.Out(m.UInt[n]), 'COUT', m.Out(m.Bit) ]\n",
    "        @classmethod\n",
    "        def definition(io):\n",
    "            O = []\n",
    "            COUT = io.CIN\n",
    "            for i in range(n):\n",
    "                fulladder = FullAdder()\n",
    "                Oi, COUT = fulladder(io.I0[i], io.I1[i], COUT)\n",
    "                O.append(Oi)\n",
    "            io.O <= m.uint(O)\n",
    "            io.COUT <= COUT\n",
    "    return _Add\n",
    "\n",
    "def Add(n):\n",
    "    return DefineAdd(n)()\n",
    "\n",
    "def add(i0, i1, cin):\n",
    "    assert len(i0) == len(i1)\n",
    "    return Add(len(i0))(i0, i1, cin)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "(3, 0)\n",
      "Success!\n"
     ]
    }
   ],
   "source": [
    "from magma.simulator import PythonSimulator\n",
    "\n",
    "Add2 = DefineAdd(2)\n",
    "add2 = PythonSimulator(Add2)\n",
    "\n",
    "print(add2(1,2,0))\n",
    "assert add2(1, 2,0) == (3, 0), \"Failed\"\n",
    "print(\"Success!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module coreir_orr #(parameter width = 1) (input [width-1:0] in, output out);\r\n",
      "  assign out = |in;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module corebit_xor (input in0, input in1, output out);\r\n",
      "  assign out = in0 ^ in1;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module fold_xor3None (input I0, input I1, input I2, output O);\r\n",
      "wire xor_inst0_out;\r\n",
      "wire xor_inst1_out;\r\n",
      "corebit_xor xor_inst0(.in0(I0), .in1(I1), .out(xor_inst0_out));\r\n",
      "corebit_xor xor_inst1(.in0(xor_inst0_out), .in1(I2), .out(xor_inst1_out));\r\n",
      "assign O = xor_inst1_out;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module corebit_and (input in0, input in1, output out);\r\n",
      "  assign out = in0 & in1;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module Or3xNone (input I0, input I1, input I2, output O);\r\n",
      "wire orr_inst0_out;\r\n",
      "coreir_orr #(.width(3)) orr_inst0(.in({I2,I1,I0}), .out(orr_inst0_out));\r\n",
      "assign O = orr_inst0_out;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module FullAdder (input CIN, output COUT, input I0, input I1, output O);\r\n",
      "wire Or3xNone_inst0_O;\r\n",
      "wire and_inst0_out;\r\n",
      "wire and_inst1_out;\r\n",
      "wire and_inst2_out;\r\n",
      "wire fold_xor3None_inst0_O;\r\n",
      "Or3xNone Or3xNone_inst0(.I0(and_inst0_out), .I1(and_inst1_out), .I2(and_inst2_out), .O(Or3xNone_inst0_O));\r\n",
      "corebit_and and_inst0(.in0(I0), .in1(I1), .out(and_inst0_out));\r\n",
      "corebit_and and_inst1(.in0(I1), .in1(CIN), .out(and_inst1_out));\r\n",
      "corebit_and and_inst2(.in0(I0), .in1(CIN), .out(and_inst2_out));\r\n",
      "fold_xor3None fold_xor3None_inst0(.I0(I0), .I1(I1), .I2(CIN), .O(fold_xor3None_inst0_O));\r\n",
      "assign COUT = Or3xNone_inst0_O;\r\n",
      "assign O = fold_xor3None_inst0_O;\r\n",
      "endmodule\r\n",
      "\r\n",
      "module Add2 (input CIN, output COUT, input [1:0] I0, input [1:0] I1, output [1:0] O);\r\n",
      "wire FullAdder_inst0_COUT;\r\n",
      "wire FullAdder_inst0_O;\r\n",
      "wire FullAdder_inst1_COUT;\r\n",
      "wire FullAdder_inst1_O;\r\n",
      "FullAdder FullAdder_inst0(.CIN(CIN), .COUT(FullAdder_inst0_COUT), .I0(I0[0]), .I1(I1[0]), .O(FullAdder_inst0_O));\r\n",
      "FullAdder FullAdder_inst1(.CIN(FullAdder_inst0_COUT), .COUT(FullAdder_inst1_COUT), .I0(I0[1]), .I1(I1[1]), .O(FullAdder_inst1_O));\r\n",
      "assign COUT = FullAdder_inst1_COUT;\r\n",
      "assign O = {FullAdder_inst1_O,FullAdder_inst0_O};\r\n",
      "endmodule\r\n",
      "\r\n"
     ]
    }
   ],
   "source": [
    "m.compile(\"build/Add2\", Add2, output=\"coreir-verilog\")\n",
    "%cat build/Add2.v"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{\"top\":\"global.FullAdder\",\r\n",
      "\"namespaces\":{\r\n",
      "  \"global\":{\r\n",
      "    \"modules\":{\r\n",
      "      \"Add2\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"I0\",[\"Array\",2,\"BitIn\"]],\r\n",
      "          [\"I1\",[\"Array\",2,\"BitIn\"]],\r\n",
      "          [\"CIN\",\"BitIn\"],\r\n",
      "          [\"O\",[\"Array\",2,\"Bit\"]],\r\n",
      "          [\"COUT\",\"Bit\"]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"FullAdder_inst0\":{\r\n",
      "            \"modref\":\"global.FullAdder\"\r\n",
      "          },\r\n",
      "          \"FullAdder_inst1\":{\r\n",
      "            \"modref\":\"global.FullAdder\"\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"self.CIN\",\"FullAdder_inst0.CIN\"],\r\n",
      "          [\"FullAdder_inst1.CIN\",\"FullAdder_inst0.COUT\"],\r\n",
      "          [\"self.I0.0\",\"FullAdder_inst0.I0\"],\r\n",
      "          [\"self.I1.0\",\"FullAdder_inst0.I1\"],\r\n",
      "          [\"self.O.0\",\"FullAdder_inst0.O\"],\r\n",
      "          [\"self.COUT\",\"FullAdder_inst1.COUT\"],\r\n",
      "          [\"self.I0.1\",\"FullAdder_inst1.I0\"],\r\n",
      "          [\"self.I1.1\",\"FullAdder_inst1.I1\"],\r\n",
      "          [\"self.O.1\",\"FullAdder_inst1.O\"]\r\n",
      "        ]\r\n",
      "      },\r\n",
      "      \"FullAdder\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"I0\",\"BitIn\"],\r\n",
      "          [\"I1\",\"BitIn\"],\r\n",
      "          [\"CIN\",\"BitIn\"],\r\n",
      "          [\"O\",\"Bit\"],\r\n",
      "          [\"COUT\",\"Bit\"]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"Or3xNone_inst0\":{\r\n",
      "            \"modref\":\"global.Or3xNone\"\r\n",
      "          },\r\n",
      "          \"and_inst0\":{\r\n",
      "            \"modref\":\"corebit.and\"\r\n",
      "          },\r\n",
      "          \"and_inst1\":{\r\n",
      "            \"modref\":\"corebit.and\"\r\n",
      "          },\r\n",
      "          \"and_inst2\":{\r\n",
      "            \"modref\":\"corebit.and\"\r\n",
      "          },\r\n",
      "          \"fold_xor3None_inst0\":{\r\n",
      "            \"modref\":\"global.fold_xor3None\"\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"and_inst0.out\",\"Or3xNone_inst0.I0\"],\r\n",
      "          [\"and_inst1.out\",\"Or3xNone_inst0.I1\"],\r\n",
      "          [\"and_inst2.out\",\"Or3xNone_inst0.I2\"],\r\n",
      "          [\"self.COUT\",\"Or3xNone_inst0.O\"],\r\n",
      "          [\"self.I0\",\"and_inst0.in0\"],\r\n",
      "          [\"self.I1\",\"and_inst0.in1\"],\r\n",
      "          [\"self.I1\",\"and_inst1.in0\"],\r\n",
      "          [\"self.CIN\",\"and_inst1.in1\"],\r\n",
      "          [\"self.I0\",\"and_inst2.in0\"],\r\n",
      "          [\"self.CIN\",\"and_inst2.in1\"],\r\n",
      "          [\"self.I0\",\"fold_xor3None_inst0.I0\"],\r\n",
      "          [\"self.I1\",\"fold_xor3None_inst0.I1\"],\r\n",
      "          [\"self.CIN\",\"fold_xor3None_inst0.I2\"],\r\n",
      "          [\"self.O\",\"fold_xor3None_inst0.O\"]\r\n",
      "        ]\r\n",
      "      },\r\n",
      "      \"Or3xNone\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"I0\",\"BitIn\"],\r\n",
      "          [\"I1\",\"BitIn\"],\r\n",
      "          [\"I2\",\"BitIn\"],\r\n",
      "          [\"O\",\"Bit\"]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"orr_inst0\":{\r\n",
      "            \"genref\":\"coreir.orr\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",3]}\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"self.I0\",\"orr_inst0.in.0\"],\r\n",
      "          [\"self.I1\",\"orr_inst0.in.1\"],\r\n",
      "          [\"self.I2\",\"orr_inst0.in.2\"],\r\n",
      "          [\"self.O\",\"orr_inst0.out\"]\r\n",
      "        ]\r\n",
      "      },\r\n",
      "      \"fold_xor3None\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"I0\",\"BitIn\"],\r\n",
      "          [\"I1\",\"BitIn\"],\r\n",
      "          [\"I2\",\"BitIn\"],\r\n",
      "          [\"O\",\"Bit\"]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"xor_inst0\":{\r\n",
      "            \"modref\":\"corebit.xor\"\r\n",
      "          },\r\n",
      "          \"xor_inst1\":{\r\n",
      "            \"modref\":\"corebit.xor\"\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"xor_inst0.in0\",\"self.I0\"],\r\n",
      "          [\"xor_inst0.in1\",\"self.I1\"],\r\n",
      "          [\"xor_inst1.in1\",\"self.I2\"],\r\n",
      "          [\"xor_inst1.out\",\"self.O\"],\r\n",
      "          [\"xor_inst1.in0\",\"xor_inst0.out\"]\r\n",
      "        ]\r\n",
      "      }\r\n",
      "    }\r\n",
      "  }\r\n",
      "}\r\n",
      "}\r\n"
     ]
    }
   ],
   "source": [
    "m.compile(\"build/Add2\", FullAdder, output=\"coreir\")\n",
    "%cat build/Add2.json"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "An instance count of all the primitives\r\n",
      "=======================================\r\n",
      "fold_xor3None | instances in current | instances in children | \r\n",
      "  corebit_xor | 2 | 0\r\n",
      "\r\n",
      "Or3xNone | instances in current | instances in children | \r\n",
      "  coreir_orr__width3 | 1 | 0\r\n",
      "\r\n",
      "FullAdder | instances in current | instances in children | \r\n",
      "  corebit_and | 3 | 0\r\n",
      "  corebit_xor | 0 | 2\r\n",
      "  coreir_orr__width3 | 0 | 1\r\n",
      "\r\n",
      "Add2 | instances in current | instances in children | \r\n",
      "  corebit_and | 0 | 6\r\n",
      "  corebit_xor | 0 | 4\r\n",
      "  coreir_orr__width3 | 0 | 2\r\n",
      "\r\n",
      "=======================================\r\n",
      "{\"top\":\"global.FullAdder\",\r\n",
      "\"namespaces\":{\r\n",
      "  \"global\":{\r\n",
      "    \"modules\":{\r\n",
      "      \"Add2\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"I0\",[\"Array\",2,\"BitIn\"]],\r\n",
      "          [\"I1\",[\"Array\",2,\"BitIn\"]],\r\n",
      "          [\"CIN\",\"BitIn\"],\r\n",
      "          [\"O\",[\"Array\",2,\"Bit\"]],\r\n",
      "          [\"COUT\",\"Bit\"]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"FullAdder_inst0\":{\r\n",
      "            \"modref\":\"global.FullAdder\"\r\n",
      "          },\r\n",
      "          \"FullAdder_inst1\":{\r\n",
      "            \"modref\":\"global.FullAdder\"\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"self.CIN\",\"FullAdder_inst0.CIN\"],\r\n",
      "          [\"FullAdder_inst1.CIN\",\"FullAdder_inst0.COUT\"],\r\n",
      "          [\"self.I0.0\",\"FullAdder_inst0.I0\"],\r\n",
      "          [\"self.I1.0\",\"FullAdder_inst0.I1\"],\r\n",
      "          [\"self.O.0\",\"FullAdder_inst0.O\"],\r\n",
      "          [\"self.COUT\",\"FullAdder_inst1.COUT\"],\r\n",
      "          [\"self.I0.1\",\"FullAdder_inst1.I0\"],\r\n",
      "          [\"self.I1.1\",\"FullAdder_inst1.I1\"],\r\n",
      "          [\"self.O.1\",\"FullAdder_inst1.O\"]\r\n",
      "        ]\r\n",
      "      },\r\n",
      "      \"FullAdder\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"I0\",\"BitIn\"],\r\n",
      "          [\"I1\",\"BitIn\"],\r\n",
      "          [\"CIN\",\"BitIn\"],\r\n",
      "          [\"O\",\"Bit\"],\r\n",
      "          [\"COUT\",\"Bit\"]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"Or3xNone_inst0\":{\r\n",
      "            \"modref\":\"global.Or3xNone\"\r\n",
      "          },\r\n",
      "          \"and_inst0\":{\r\n",
      "            \"modref\":\"corebit.and\"\r\n",
      "          },\r\n",
      "          \"and_inst1\":{\r\n",
      "            \"modref\":\"corebit.and\"\r\n",
      "          },\r\n",
      "          \"and_inst2\":{\r\n",
      "            \"modref\":\"corebit.and\"\r\n",
      "          },\r\n",
      "          \"fold_xor3None_inst0\":{\r\n",
      "            \"modref\":\"global.fold_xor3None\"\r\n",
      "          }\r",
      "\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"and_inst0.out\",\"Or3xNone_inst0.I0\"],\r\n",
      "          [\"and_inst1.out\",\"Or3xNone_inst0.I1\"],\r\n",
      "          [\"and_inst2.out\",\"Or3xNone_inst0.I2\"],\r\n",
      "          [\"self.COUT\",\"Or3xNone_inst0.O\"],\r\n",
      "          [\"self.I0\",\"and_inst0.in0\"],\r\n",
      "          [\"self.I1\",\"and_inst0.in1\"],\r\n",
      "          [\"self.I1\",\"and_inst1.in0\"],\r\n",
      "          [\"self.CIN\",\"and_inst1.in1\"],\r\n",
      "          [\"self.I0\",\"and_inst2.in0\"],\r\n",
      "          [\"self.CIN\",\"and_inst2.in1\"],\r\n",
      "          [\"self.I0\",\"fold_xor3None_inst0.I0\"],\r\n",
      "          [\"self.I1\",\"fold_xor3None_inst0.I1\"],\r\n",
      "          [\"self.CIN\",\"fold_xor3None_inst0.I2\"],\r\n",
      "          [\"self.O\",\"fold_xor3None_inst0.O\"]\r\n",
      "        ]\r\n",
      "      },\r\n",
      "      \"Or3xNone\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"I0\",\"BitIn\"],\r\n",
      "          [\"I1\",\"BitIn\"],\r\n",
      "          [\"I2\",\"BitIn\"],\r\n",
      "          [\"O\",\"Bit\"]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"orr_inst0\":{\r\n",
      "            \"genref\":\"coreir.orr\",\r\n",
      "            \"genargs\":{\"width\":[\"Int\",3]}\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"self.I0\",\"orr_inst0.in.0\"],\r\n",
      "          [\"self.I1\",\"orr_inst0.in.1\"],\r\n",
      "          [\"self.I2\",\"orr_inst0.in.2\"],\r\n",
      "          [\"self.O\",\"orr_inst0.out\"]\r\n",
      "        ]\r\n",
      "      },\r\n",
      "      \"fold_xor3None\":{\r\n",
      "        \"type\":[\"Record\",[\r\n",
      "          [\"I0\",\"BitIn\"],\r\n",
      "          [\"I1\",\"BitIn\"],\r\n",
      "          [\"I2\",\"BitIn\"],\r\n",
      "          [\"O\",\"Bit\"]\r\n",
      "        ]],\r\n",
      "        \"instances\":{\r\n",
      "          \"xor_inst0\":{\r\n",
      "            \"modref\":\"corebit.xor\"\r\n",
      "          },\r\n",
      "          \"xor_inst1\":{\r\n",
      "            \"modref\":\"corebit.xor\"\r\n",
      "          }\r\n",
      "        },\r\n",
      "        \"connections\":[\r\n",
      "          [\"xor_inst0.in0\",\"self.I0\"],\r\n",
      "          [\"xor_inst0.in1\",\"self.I1\"],\r\n",
      "          [\"xor_inst1.in1\",\"self.I2\"],\r\n",
      "          [\"xor_inst1.out\",\"self.O\"],\r\n",
      "          [\"xor_inst1.in0\",\"xor_inst0.out\"]\r\n",
      "        ]\r\n",
      "      }\r\n",
      "    }\r\n",
      "  }\r\n",
      "}\r\n",
      "}\r\n",
      "/Users/hanrahan/git/coreir/src/binary/coreir.cpp:238 Modified?: No\r\n"
     ]
    }
   ],
   "source": [
    "!coreir -i build/Add2.json -p instancecount"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
