<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="2263" height="1338" x="235" y="27" />
 <systemtable
   filter="Tinsel_0.pcie_host_bus"
   showAvalonDomains="1"
   showClockDomains="0"
   showResetDomains="0" />
 <library expandedCategories="Project,Existing IP Variants,Library" />
 <generation path="" clear_previous="1" />
 <hdlexample language="VERILOG" />
</preferences>
