#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Oct 18 11:34:53 2023
# Process ID: 177103
# Current directory: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32
# Command line: vivado ./neorv32.xpr
# Log file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/vivado.log
# Journal file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/vivado.jou
# Running On: binhkieudo, OS: Linux, CPU Frequency: 3300.000 MHz, CPU Physical cores: 10, Host memory: 134739 MB
#-----------------------------------------------------------
start_gui
open_project ./neorv32.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::arty-a7-100:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 7346.332 ; gain = 280.262 ; free physical = 115010 ; free virtual = 124467
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sim_1/new/tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sim_1/new/tb.v
file delete -force /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sim_1/new/tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sim_1/new/tb.sv w ]
add_files -fileset sim_1 /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sim_1/new/tb.sv
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {-all} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/system_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/wb_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sim_1/new/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/system_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/wb_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sim_1/new/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/rv32_cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/system_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/wb_ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sim_1/new/tb.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
INFO: [Vivado 12-12490] The selected simulation model for 'vio_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_fifo_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sources_1/new/ip_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sim_1/new/tb_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ip_fifo_default
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$stop called at time : 1675 ns : File "/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.srcs/sim_1/new/tb_fifo.sv" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for -all
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7713.840 ; gain = 42.793 ; free physical = 114493 ; free virtual = 124101
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property target_simulator Questa [current_project]
set_property -name {questa.simulate.runtime} -value {-all} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/questa'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/questasim/linux_x86_64'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/home/binhkieudo/Public/xil_lib/modelsim.ini' copied to run dir:'/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/questa'
INFO: [SIM-utils-80] Simulation library compiled with '7.4.0' version ('/home/binhkieudo/Public/xil_lib)
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/questa'
** Warning: (vlib-34) Library already exists at "questa_lib/work".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
Errors: 0, Warnings: 1
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:47:59 on Oct 18,2023
vlog -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v 
-- Skipping module ip_fifo

Top level modules:
	ip_fifo
End time: 11:47:59 on Oct 18,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:47:59 on Oct 18,2023
vlog -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sim_1/new/tb_fifo.sv 
-- Compiling module tb_fifo

Top level modules:
	tb_fifo
End time: 11:47:59 on Oct 18,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:47:59 on Oct 18,2023
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:47:59 on Oct 18,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '0' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:47:59 on Oct 18,2023
vopt "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb_fifo xil_defaultlib.glbl -o tb_fifo_opt 

Top level modules:
	tb_fifo
	glbl

Analyzing design...
-- Loading module tb_fifo
-- Loading module glbl
-- Loading module ip_fifo
Optimizing 3 design-units (inlining 0/3 module instances):
-- Optimizing module ip_fifo(fast)
-- Optimizing module glbl(fast)
-- Optimizing module tb_fifo(fast)
Optimized design name is tb_fifo_opt
End time: 11:48:00 on Oct 18,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '1' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/questa'
Program launched (PID=179915)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/questa'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/questasim/linux_x86_64'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/home/binhkieudo/Public/xil_lib/modelsim.ini' copied to run dir:'/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/questa'
INFO: [SIM-utils-80] Simulation library compiled with '7.4.0' version ('/home/binhkieudo/Public/xil_lib)
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/questa'
** Warning: (vlib-34) Library already exists at "questa_lib/work".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
Errors: 0, Warnings: 1
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:56:13 on Oct 18,2023
vlog -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v 
-- Skipping module ip_fifo

Top level modules:
	ip_fifo
End time: 11:56:13 on Oct 18,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:56:13 on Oct 18,2023
vlog -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sim_1/new/tb_fifo.sv 
-- Skipping module tb_fifo

Top level modules:
	tb_fifo
End time: 11:56:14 on Oct 18,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:56:14 on Oct 18,2023
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:56:14 on Oct 18,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:56:14 on Oct 18,2023
vopt "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb_fifo xil_defaultlib.glbl -o tb_fifo_opt 

Top level modules:
	tb_fifo
	glbl

Analyzing design...
-- Loading module tb_fifo
-- Loading module glbl
-- Loading module ip_fifo
Incremental compilation check found no design-units have changed.
Optimized design name is tb_fifo_opt
End time: 11:56:14 on Oct 18,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '0' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/questa'
Program launched (PID=181429)
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/questa'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/questasim/linux_x86_64'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/home/binhkieudo/Public/xil_lib/modelsim.ini' copied to run dir:'/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/questa'
INFO: [SIM-utils-80] Simulation library compiled with '7.4.0' version ('/home/binhkieudo/Public/xil_lib)
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/questa'
** Warning: (vlib-34) Library already exists at "questa_lib/work".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
Errors: 0, Warnings: 1
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:56:44 on Oct 18,2023
vlog -64 -incr -mfcu -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/ip_fifo.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_alu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_control.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_div_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_dsp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_mul_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_ser.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_decompressor.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_lsu.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_pmp.v ../../../../neorv32.srcs/sources_1/new/rv32_cpu_regfile.v ../../../../neorv32.srcs/sources_1/new/system_test.v ../../../../neorv32.srcs/sources_1/new/wb_dpram.v ../../../../neorv32.srcs/sources_1/new/wb_ram.v 
-- Skipping module ip_fifo
-- Compiling module rv32_cpu
-- Compiling module rv32_cpu_alu
-- Compiling module rv32_cpu_control
-- Compiling module rv32_cpu_cp_div_ser
-- Compiling module rv32_cpu_cp_mul_dsp
-- Compiling module rv32_cpu_cp_mul_ser
-- Compiling module rv32_cpu_cp_shifter_ser
-- Compiling module rv32_cpu_decompressor
-- Compiling module rv32_cpu_lsu
-- Compiling module rv32_cpu_pmp
-- Compiling module rv32_cpu_regfile
-- Compiling module system_test
-- Compiling module wb_dpram
-- Compiling module wb_ram

Top level modules:
	system_test
End time: 11:56:45 on Oct 18,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:56:45 on Oct 18,2023
vlog -64 -incr -mfcu -sv -work xil_defaultlib "+incdir+../../../../neorv32.srcs/sources_1/new" ../../../../neorv32.srcs/sources_1/new/rv32_cpu_cp_shifter_barrel.v ../../../../neorv32.srcs/sim_1/new/tb.sv 
-- Compiling module rv32_cpu_cp_shifter_barrel
-- Compiling module tb

Top level modules:
	rv32_cpu_cp_shifter_barrel
	tb
End time: 11:56:45 on Oct 18,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:56:45 on Oct 18,2023
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:56:45 on Oct 18,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:56:45 on Oct 18,2023
vopt "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 

Top level modules:
	tb
	glbl

Analyzing design...
-- Loading module tb
-- Loading module glbl
-- Loading module system_test
-- Loading module rv32_cpu
-- Loading module rv32_cpu_control
-- Loading module ip_fifo
-- Loading module rv32_cpu_regfile
-- Loading module rv32_cpu_alu
-- Loading module rv32_cpu_lsu
-- Loading module wb_ram
-- Loading module wb_dpram
-- Loading module rv32_cpu_cp_shifter_ser
-- Loading module rv32_cpu_cp_mul_ser
Optimizing 13 design-units (inlining 0/14 module instances):
-- Optimizing module rv32_cpu_control(fast)
-- Optimizing module rv32_cpu(fast)
-- Optimizing module ip_fifo(fast)
-- Optimizing module rv32_cpu_lsu(fast)
-- Optimizing module rv32_cpu_alu(fast)
-- Optimizing module rv32_cpu_regfile(fast)
-- Optimizing module rv32_cpu_cp_mul_ser(fast)
-- Optimizing module wb_dpram(fast)
-- Optimizing module wb_ram(fast)
-- Optimizing module system_test(fast)
-- Optimizing module rv32_cpu_cp_shifter_ser(fast)
-- Optimizing module glbl(fast)
-- Optimizing module tb(fast)
Optimized design name is tb_opt
End time: 11:56:45 on Oct 18,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '0' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/neorv32/neorv32.sim/sim_1/behav/questa'
Program launched (PID=181568)
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 18 17:49:59 2023...
