// Seed: 491266224
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output uwire id_2,
    input tri0 id_3,
    input wor id_4#(
        .id_6(1),
        .id_7(1 / 1),
        .id_8(1)
    )
);
endmodule
module module_1 #(
    parameter id_44 = 32'd26
) (
    output tri0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    output tri1 id_3,
    output wor id_4,
    output tri id_5,
    output wand id_6,
    input tri1 id_7,
    input wand id_8,
    input tri0 id_9,
    output wand id_10,
    output tri id_11,
    input wire id_12[-1 : 1],
    input uwire id_13,
    output wor id_14,
    input uwire id_15,
    output wire id_16,
    output uwire id_17,
    input wand id_18,
    output tri0 id_19,
    input tri0 id_20,
    output tri0 id_21,
    output wor id_22,
    input wand id_23,
    input tri0 id_24,
    input wire id_25[1 : -1],
    input wor id_26,
    input wor id_27,
    input supply0 id_28,
    input wor id_29,
    output wor id_30,
    input supply0 id_31,
    output tri1 id_32,
    input supply1 id_33,
    input tri0 id_34,
    input supply0 id_35,
    input tri id_36,
    input tri0 id_37,
    input tri id_38,
    input wor id_39,
    output supply1 id_40,
    output uwire id_41,
    input tri1 id_42,
    input wire id_43,
    output supply1 _id_44,
    output wor id_45,
    input wor id_46,
    output supply1 id_47,
    input tri0 id_48,
    input wor id_49,
    output tri id_50["" : id_44],
    output supply1 id_51,
    input uwire id_52,
    input wor id_53
);
  logic id_55;
  ;
  assign id_41 = 1 - 1;
  module_0 modCall_1 (
      id_34,
      id_18,
      id_4,
      id_9,
      id_43
  );
  assign modCall_1.id_2 = 0;
  assign id_4 = !id_29;
endmodule
