

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5'
================================================================
* Date:           Fri Jun  7 16:44:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.586 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   102409|   102409|  0.512 ms|  0.512 ms|  102409|  102409|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5  |   102407|   102407|         9|          1|          1|  102400|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     493|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|     616|     224|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     616|     825|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_24ns_24_4_1_U170  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_5ns_7ns_7ns_11_4_1_U169   |mac_muladd_5ns_7ns_7ns_11_4_1   |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln145_1_fu_436_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln145_fu_236_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln147_1_fu_286_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln147_fu_449_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln150_1_fu_272_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln150_fu_355_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln152_fu_395_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln153_2_fu_527_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln153_3_fu_552_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln153_5_fu_536_p2     |         +|   0|  0|  17|          11|          11|
    |add_ln153_6_fu_542_p2     |         +|   0|  0|  17|          11|          11|
    |add_ln153_fu_517_p2       |         +|   0|  0|  14|           7|           7|
    |add_ln155_1_fu_558_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln155_2_fu_656_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln155_fu_638_p2       |         +|   0|  0|  24|          17|          17|
    |arrayidx37_sum_fu_593_p2  |         +|   0|  0|  19|          12|          12|
    |empty_160_fu_490_p2       |         +|   0|  0|  18|          11|          11|
    |and_ln145_1_fu_260_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln145_fu_344_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln147_fu_349_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln145_fu_230_p2      |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln147_fu_242_p2      |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln150_1_fu_407_p2    |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln150_fu_254_p2      |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln152_1_fu_401_p2    |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln152_fu_321_p2      |      icmp|   0|  0|  10|           3|           3|
    |or_ln147_1_fu_339_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln147_fu_266_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln148_1_fu_366_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln148_fu_361_p2        |        or|   0|  0|   2|           1|           1|
    |OutConv5_d0               |    select|   0|  0|  16|           1|           1|
    |select_ln145_1_fu_442_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln145_fu_429_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln147_1_fu_455_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln147_2_fu_607_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln147_3_fu_292_p3  |    select|   0|  0|  14|           1|           1|
    |select_ln147_fu_327_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln148_fu_371_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln150_1_fu_278_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln150_fu_379_p3    |    select|   0|  0|   5|           1|           5|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln145_fu_248_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_fu_334_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 493|         248|         209|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |ap_sig_allocacmp_s_load   |   9|          2|   16|         32|
    |indvar_flatten122_fu_126  |   9|          2|   17|         34|
    |indvar_flatten83_fu_110   |   9|          2|    8|         16|
    |indvar_flatten98_fu_118   |   9|          2|   14|         28|
    |j_fu_102                  |   9|          2|    3|          6|
    |k_fu_106                  |   9|          2|    5|         10|
    |n_fu_122                  |   9|          2|    5|         10|
    |s_fu_98                   |   9|          2|   16|         32|
    |y_fu_114                  |   9|          2|    7|         14|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 108|         24|   94|        188|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |Weights_load_reg_853                |  16|   0|   16|          0|
    |add_ln153_3_reg_818                 |  12|   0|   12|          0|
    |add_ln155_1_reg_823                 |  11|   0|   11|          0|
    |and_ln145_1_reg_771                 |   1|   0|    1|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg    |   1|   0|    1|          0|
    |empty_161_reg_795                   |   4|   0|    4|          0|
    |empty_161_reg_795_pp0_iter3_reg     |   4|   0|    4|          0|
    |icmp_ln147_reg_753                  |   1|   0|    1|          0|
    |icmp_ln150_1_reg_804                |   1|   0|    1|          0|
    |icmp_ln150_reg_766                  |   1|   0|    1|          0|
    |icmp_ln152_1_reg_800                |   1|   0|    1|          0|
    |indvar_flatten122_fu_126            |  17|   0|   17|          0|
    |indvar_flatten83_fu_110             |   8|   0|    8|          0|
    |indvar_flatten98_fu_118             |  14|   0|   14|          0|
    |j_fu_102                            |   3|   0|    3|          0|
    |k_fu_106                            |   5|   0|    5|          0|
    |n_fu_122                            |   5|   0|    5|          0|
    |or_ln147_reg_777                    |   1|   0|    1|          0|
    |s_fu_98                             |  16|   0|   16|          0|
    |select_ln145_1_reg_808              |   5|   0|    5|          0|
    |select_ln148_reg_783                |   3|   0|    3|          0|
    |select_ln148_reg_783_pp0_iter3_reg  |   3|   0|    3|          0|
    |xor_ln145_reg_761                   |   1|   0|    1|          0|
    |y_fu_114                            |   7|   0|    7|          0|
    |zext_ln150_reg_789                  |   5|   0|   11|          6|
    |zext_ln150_reg_789_pp0_iter3_reg    |   5|   0|   11|          6|
    |add_ln155_1_reg_823                 |  64|  32|   11|          0|
    |and_ln145_1_reg_771                 |  64|  32|    1|          0|
    |icmp_ln147_reg_753                  |  64|  32|    1|          0|
    |icmp_ln150_1_reg_804                |  64|  32|    1|          0|
    |icmp_ln152_1_reg_800                |  64|  32|    1|          0|
    |or_ln147_reg_777                    |  64|  32|    1|          0|
    |select_ln145_1_reg_808              |  64|  32|    5|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 616| 224|  201|         12|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5|  return value|
|Weights_address0      |  out|   14|   ap_memory|                                                                  Weights|         array|
|Weights_ce0           |  out|    1|   ap_memory|                                                                  Weights|         array|
|Weights_q0            |   in|   16|   ap_memory|                                                                  Weights|         array|
|Weights_address1      |  out|   14|   ap_memory|                                                                  Weights|         array|
|Weights_ce1           |  out|    1|   ap_memory|                                                                  Weights|         array|
|Weights_q1            |   in|   16|   ap_memory|                                                                  Weights|         array|
|OutPadConv5_address0  |  out|   11|   ap_memory|                                                              OutPadConv5|         array|
|OutPadConv5_ce0       |  out|    1|   ap_memory|                                                              OutPadConv5|         array|
|OutPadConv5_q0        |   in|   16|   ap_memory|                                                              OutPadConv5|         array|
|OutConv5_address0     |  out|   11|   ap_memory|                                                                 OutConv5|         array|
|OutConv5_ce0          |  out|    1|   ap_memory|                                                                 OutConv5|         array|
|OutConv5_we0          |  out|    1|   ap_memory|                                                                 OutConv5|         array|
|OutConv5_d0           |  out|   16|   ap_memory|                                                                 OutConv5|         array|
+----------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

