# 2:1 MUX (verilog)

#Description
A 2:1 multiplexer selects one of two inputs based on select line 

#Truth Table
Select Line | input(A) | input(B) | output(Y)
--------------------------------------------
0           | A        | B        | A
1           | A        | B        | B

#when s = 0 : Y = A
#when s = 1 : Y = B
