<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Elua-svn] r500 - branches/lpc24xx/src/platform/lpc24xx
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/elua-svn/2009-October/index.html" >
   <LINK REL="made" HREF="mailto:elua-svn%40lists.berlios.de?Subject=Re%3A%20%5BElua-svn%5D%20r500%20-%20branches/lpc24xx/src/platform/lpc24xx&In-Reply-To=%3C200910291737.n9THblPg014120%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="000455.html">
   <LINK REL="Next"  HREF="000457.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Elua-svn] r500 - branches/lpc24xx/src/platform/lpc24xx</H1>
    <B>bogdanm at BerliOS</B> 
    <A HREF="mailto:elua-svn%40lists.berlios.de?Subject=Re%3A%20%5BElua-svn%5D%20r500%20-%20branches/lpc24xx/src/platform/lpc24xx&In-Reply-To=%3C200910291737.n9THblPg014120%40sheep.berlios.de%3E"
       TITLE="[Elua-svn] r500 - branches/lpc24xx/src/platform/lpc24xx">bogdanm at mail.berlios.de
       </A><BR>
    <I>Thu Oct 29 18:37:47 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="000455.html">[Elua-svn] r499 - trunk/src/platform/lm3s
</A></li>
        <LI>Next message: <A HREF="000457.html">[Elua-svn] r501 - branches/lpc24xx/src/platform/lpc24xx
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#456">[ date ]</a>
              <a href="thread.html#456">[ thread ]</a>
              <a href="subject.html#456">[ subject ]</a>
              <a href="author.html#456">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: bogdanm
Date: 2009-10-29 18:37:46 +0100 (Thu, 29 Oct 2009)
New Revision: 500

Added:
   branches/lpc24xx/src/platform/lpc24xx/uart.h
Modified:
   branches/lpc24xx/src/platform/lpc24xx/irq.h
   branches/lpc24xx/src/platform/lpc24xx/platform.c
   branches/lpc24xx/src/platform/lpc24xx/platform_conf.h
   branches/lpc24xx/src/platform/lpc24xx/target.h
   branches/lpc24xx/src/platform/lpc24xx/type.h
Log:
working on the LPC24xx port

Modified: branches/lpc24xx/src/platform/lpc24xx/irq.h
===================================================================
--- branches/lpc24xx/src/platform/lpc24xx/irq.h	2009-10-28 21:46:47 UTC (rev 499)
+++ branches/lpc24xx/src/platform/lpc24xx/irq.h	2009-10-29 17:37:46 UTC (rev 500)
@@ -72,7 +72,6 @@
 restore registers into the stack in RVD as the compiler does that for you. 
 See RVD ARM compiler Inline and embedded assemblers, &quot;Rules for 
 using __asm and asm keywords. */
-static DWORD sysreg;		/* used as LR register */
 #define IENABLE __asm { MRS sysreg, SPSR; MSR CPSR_c, #SYS32Mode }
 #define IDISABLE __asm { MSR CPSR_c, #(IRQ32Mode|I_Bit); MSR SPSR_cxsf, sysreg }
 

Modified: branches/lpc24xx/src/platform/lpc24xx/platform.c
===================================================================
--- branches/lpc24xx/src/platform/lpc24xx/platform.c	2009-10-28 21:46:47 UTC (rev 499)
+++ branches/lpc24xx/src/platform/lpc24xx/platform.c	2009-10-29 17:37:46 UTC (rev 500)
@@ -15,12 +15,226 @@
 #include &quot;platform_conf.h&quot;
 
 // Platform includes
+#include &quot;LPC23xx.h&quot;                        /* LPC23xx/24xx definitions */
+#include &quot;target.h&quot;
+#include &quot;irq.h&quot;
+#include &quot;uart.h&quot;
 
 // ****************************************************************************
 // Platform initialization
 
 int platform_init()
 {
+  // [TODO] the rest of initialization must go here
+
+  // Initialize UART
+  platform_uart_setup( CON_UART_ID, CON_UART_SPEED, 8, PLATFORM_UART_PARITY_NONE, PLATFORM_UART_STOPBITS_1 );
+
+  // Setup GPIO1 and GPIO1 in fast mode
+  SCS |= 1;
+
+  // Common platform initialiation code
+  cmn_platform_init();
+
   return PLATFORM_OK;
 } 
 
+// ****************************************************************************
+// PIO section
+
+static const u32 pio_fiodir[ NUM_PIO ] = { ( u32 )&amp;FIO0DIR, ( u32 )&amp;FIO1DIR, ( u32 )&amp;FIO2DIR, ( u32 )&amp;FIO3DIR, ( u32 )&amp;FIO4DIR };
+static const u32 pio_fiopin[ NUM_PIO ] = { ( u32 )&amp;FIO0PIN, ( u32 )&amp;FIO1PIN, ( u32 )&amp;FIO2PIN, ( u32 )&amp;FIO3PIN, ( u32 )&amp;FIO4PIN };
+static const u32 pio_fioset[ NUM_PIO ] = { ( u32 )&amp;FIO0SET, ( u32 )&amp;FIO1SET, ( u32 )&amp;FIO2SET, ( u32 )&amp;FIO3SET, ( u32 )&amp;FIO4SET };
+static const u32 pio_fioclr[ NUM_PIO ] = { ( u32 )&amp;FIO0CLR, ( u32 )&amp;FIO1CLR, ( u32 )&amp;FIO2CLR, ( u32 )&amp;FIO3CLR, ( u32 )&amp;FIO4CLR };
+
+// The platform I/O functions
+pio_type platform_pio_op( unsigned port, pio_type pinmask, int op )
+{
+  pio_type retval = 1;
+  PREG FIOxDIR = ( PREG )pio_fiodir[ port ];
+  PREG FIOxPIN = ( PREG )pio_fiopin[ port ];
+  PREG FIOxSET = ( PREG )pio_fioset[ port ];
+  PREG FIOxCLR = ( PREG )pio_fioclr[ port ];
+   
+  switch( op )
+  {
+    case PLATFORM_IO_PORT_SET_VALUE:   
+      *FIOxPIN = pinmask;
+      break;
+      
+    case PLATFORM_IO_PIN_SET:
+      *FIOxSET = pinmask;
+      break;
+      
+    case PLATFORM_IO_PIN_CLEAR:
+      *FIOxCLR = pinmask;
+      break;
+      
+    case PLATFORM_IO_PORT_DIR_OUTPUT:
+      *FIOxDIR = 0xFFFFFFFF;
+      break;    
+
+    case PLATFORM_IO_PIN_DIR_OUTPUT:
+      *FIOxDIR |= pinmask;
+      break;
+      
+    case PLATFORM_IO_PORT_DIR_INPUT:
+      *FIOxDIR = 0;
+      break;
+
+    case PLATFORM_IO_PIN_DIR_INPUT:
+      *FIOxDIR &amp;= ~pinmask;
+      break;    
+            
+    case PLATFORM_IO_PORT_GET_VALUE:
+      retval = *FIOxPIN;
+      break;
+      
+    case PLATFORM_IO_PIN_GET:
+      retval = *FIOxPIN &amp; pinmask ? 1 : 0;
+      break;
+      
+    default:
+      retval = 0;
+      break;
+  }
+  return retval;
+}
+
+
+// ****************************************************************************
+// UART section
+
+// UART0: Rx = P0.3, Tx = P0.2
+// The other UARTs have assignable Rx/Tx pins and thus have to be configured
+// by the user
+static const u32 uart_lcr[ NUM_UART ] = { ( u32 )&amp;U0LCR, ( u32 )&amp;U1LCR, ( u32 )&amp;U2LCR, ( u32 )&amp;U3LCR };
+static const u32 uart_dlm[ NUM_UART ] = { ( u32 )&amp;U0DLM, ( u32 )&amp;U1DLM, ( u32 )&amp;U2DLM, ( u32 )&amp;U3DLM };
+static const u32 uart_dll[ NUM_UART ] = { ( u32 )&amp;U0DLL, ( u32 )&amp;U1DLL, ( u32 )&amp;U2DLL, ( u32 )&amp;U3DLL };
+static const u32 uart_fcr[ NUM_UART ] = { ( u32 )&amp;U0FCR, ( u32 )&amp;U1FCR, ( u32 )&amp;U2FCR, ( u32 )&amp;U3FCR };
+static const u32 uart_thr[ NUM_UART ] = { ( u32 )&amp;U0THR, ( u32 )&amp;U1THR, ( u32 )&amp;U2THR, ( u32 )&amp;U3THR };
+static const u32 uart_lsr[ NUM_UART ] = { ( u32 )&amp;U0LSR, ( u32 )&amp;U1LSR, ( u32 )&amp;U2LSR, ( u32 )&amp;U3LSR };
+static const u32 uart_rbr[ NUM_UART ] = { ( u32 )&amp;U0RBR, ( u32 )&amp;U1RBR, ( u32 )&amp;U2RBR, ( u32 )&amp;U3RBR };
+
+u32 platform_uart_setup( unsigned id, u32 baud, int databits, int parity, int stopbits )
+{
+  u32 temp;
+
+  PREG UxLCR = ( PREG )uart_lcr[ id ];
+  PREG UxDLM = ( PREG )uart_dlm[ id ];
+  PREG UxDLL = ( PREG )uart_dll[ id ];
+  PREG UxFCR = ( PREG )uart_fcr[ id ];
+
+  // Set data bits, parity, stop bit
+  temp = 0;
+  switch( databits )
+  {
+    case 5:
+      temp |= UART_DATABITS_5;
+      break;
+
+    case 6:
+      temp |= UART_DATABITS_6;
+      break;
+
+    case 7:
+      temp |= UART_DATABITS_7;
+      break;
+
+    case 8:
+      temp |= UART_DATABITS_8;
+      break;
+  }
+  if( stopbits == PLATFORM_UART_STOPBITS_2 )
+    temp |= UART_STOPBITS_2;
+  else
+    temp |= UART_STOPBITS_1;
+  if( parity != PLATFORM_UART_PARITY_NONE )
+  {
+    temp |= UART_PARITY_ENABLE;
+    if( parity == PLATFORM_UART_PARITY_ODD )
+      temp |= UART_PARITY_ODD;
+    else
+      temp |= UART_PARITY_EVEN;
+  }
+  *UxLCR = temp;
+
+  // Set baud
+  *UxLCR |= UART_DLAB_ENABLE;
+  temp = ( Fpclk / 16 ) / baud;
+  *UxDLM = temp &gt;&gt; 8;
+  *UxDLL = temp &amp; 0xFF;
+  *UxLCR &amp;= ~UART_DLAB_ENABLE;
+
+  // Enable and reset Tx and Rx FIFOs
+  *UxFCR = UART_FIFO_ENABLE | UART_RXFIFO_RESET | UART_TXFIFO_RESET;
+
+  // Setup PIOs for UART0. For the other ports, the user needs to specify what pin(s)
+  // are allocated for UART Rx/Tx.
+  if( id == 0 )
+    PINSEL0 = ( PINSEL0 &amp; 0xFFFFFF0F ) | 0x00000050;
+
+  // Return the actual baud
+  return ( Fpclk / 16 ) / temp;
+}
+
+void platform_uart_send( unsigned id, u8 data )
+{
+  PREG UxTHR = ( PREG )uart_thr[ id ];
+  PREG UxLSR = ( PREG )uart_lsr[ id ];
+  
+  while( ( *UxLSR &amp; LSR_THRE ) == 0 );
+  *UxTHR = data;
+}
+
+int platform_s_uart_recv( unsigned id, s32 timeout )
+{
+  PREG UxLSR = ( PREG )uart_lsr[ id ];
+  PREG UxRBR = ( PREG )uart_rbr[ id ];
+
+  if( timeout == 0 )
+  {
+    // Return data only if already available
+    if( *UxLSR &amp; LSR_RDR )
+      return *UxRBR;
+    else
+      return -1;
+  }
+  while( ( *UxLSR &amp; LSR_RDR ) == 0 );
+  return *UxRBR;
+}
+
+// ****************************************************************************
+// Timer
+
+void platform_s_timer_delay( unsigned id, u32 delay_us )
+{
+}
+      
+u32 platform_s_timer_op( unsigned id, int op, u32 data )
+{
+  u32 res = 0;
+
+  switch( op )
+  {
+    case PLATFORM_TIMER_OP_START:
+      break;
+      
+    case PLATFORM_TIMER_OP_READ:
+      break;
+      
+    case PLATFORM_TIMER_OP_GET_MAX_DELAY:
+      break;
+      
+    case PLATFORM_TIMER_OP_GET_MIN_DELAY:
+      break;      
+      
+    case PLATFORM_TIMER_OP_SET_CLOCK:
+      break;
+      
+    case PLATFORM_TIMER_OP_GET_CLOCK:
+      break;
+  }
+  return res;
+}
+

Modified: branches/lpc24xx/src/platform/lpc24xx/platform_conf.h
===================================================================
--- branches/lpc24xx/src/platform/lpc24xx/platform_conf.h	2009-10-28 21:46:47 UTC (rev 499)
+++ branches/lpc24xx/src/platform/lpc24xx/platform_conf.h	2009-10-29 17:37:46 UTC (rev 500)
@@ -43,7 +43,7 @@
 #define VTMR_FREQ_HZ          4
 
 // Number of resources (0 if not available/not implemented)
-#define NUM_PIO               0
+#define NUM_PIO               5
 #define NUM_SPI               0
 #define NUM_UART              4
 #define NUM_PWM               0
@@ -52,8 +52,9 @@
 #define NUM_TIMER             0
 
 // Enable RX buffering on UART
-#define BUF_ENABLE_UART
-#define CON_BUF_SIZE          BUF_SIZE_128
+// [TODO] make this happen
+//#define BUF_ENABLE_UART
+//#define CON_BUF_SIZE          BUF_SIZE_128
 
 // CPU frequency (needed by the CPU module, 0 if not used)
 #define CPU_FREQUENCY         Fcclk

Modified: branches/lpc24xx/src/platform/lpc24xx/target.h
===================================================================
--- branches/lpc24xx/src/platform/lpc24xx/target.h	2009-10-28 21:46:47 UTC (rev 499)
+++ branches/lpc24xx/src/platform/lpc24xx/target.h	2009-10-29 17:37:46 UTC (rev 500)
@@ -33,7 +33,6 @@
  
 #define	USE_USB					0
 
-
 /* PLL Setting Table Matrix */
 /* 	
 	Main Osc.	CCLKCFG		Fcco		Fcclk 		M 	N

Modified: branches/lpc24xx/src/platform/lpc24xx/type.h
===================================================================
--- branches/lpc24xx/src/platform/lpc24xx/type.h	2009-10-28 21:46:47 UTC (rev 499)
+++ branches/lpc24xx/src/platform/lpc24xx/type.h	2009-10-29 17:37:46 UTC (rev 500)
@@ -23,5 +23,7 @@
 typedef unsigned long  DWORD;
 typedef unsigned int   BOOL;
 
+typedef volatile unsigned long* PREG;
+
 #endif
 

Added: branches/lpc24xx/src/platform/lpc24xx/uart.h
===================================================================
--- branches/lpc24xx/src/platform/lpc24xx/uart.h	2009-10-28 21:46:47 UTC (rev 499)
+++ branches/lpc24xx/src/platform/lpc24xx/uart.h	2009-10-29 17:37:46 UTC (rev 500)
@@ -0,0 +1,59 @@
+/*****************************************************************************
+ *   uart.h:  Header file for NXP LPC23xx Family Microprocessors
+ *
+ *   Copyright(C) 2006, NXP Semiconductor
+ *   All rights reserved.
+ *
+ *   History
+ *   2006.09.01  ver 1.00    Prelimnary version, first Release
+ *
+ *   Modified by BogdanM for eLua
+******************************************************************************/
+
+#ifndef __UART_H 
+#define __UART_H
+
+#include &quot;type.h&quot;
+
+#define IER_RBR		0x01
+#define IER_THRE	0x02
+#define IER_RLS		0x04
+
+#define IIR_PEND	0x01
+#define IIR_RLS		0x03
+#define IIR_RDA		0x02
+#define IIR_CTI		0x06
+#define IIR_THRE	0x01
+
+#define LSR_RDR		0x01
+#define LSR_OE		0x02
+#define LSR_PE		0x04
+#define LSR_FE		0x08
+#define LSR_BI		0x10
+#define LSR_THRE	0x20
+#define LSR_TEMT	0x40
+#define LSR_RXFE	0x80
+
+// UART setup constants
+enum
+{
+  UART_DATABITS_5 = 0,
+  UART_DATABITS_6 = 1,
+  UART_DATABITS_7 = 2,
+  UART_DATABITS_8 = 3,
+  UART_STOPBITS_1 = 0,
+  UART_STOPBITS_2 = 4,
+  UART_PARITY_ENABLE = 8,
+  UART_PARITY_ODD = 0,
+  UART_PARITY_EVEN = 1 &lt;&lt; 4,
+  UART_DLAB_ENABLE = 1 &lt;&lt; 7,
+  UART_FIFO_ENABLE = 1,
+  UART_RXFIFO_RESET = 2,
+  UART_TXFIFO_RESET = 4
+};
+
+#endif /* end __UART_H */
+/*****************************************************************************
+**                            End Of File
+******************************************************************************/
+


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="000455.html">[Elua-svn] r499 - trunk/src/platform/lm3s
</A></li>
	<LI>Next message: <A HREF="000457.html">[Elua-svn] r501 - branches/lpc24xx/src/platform/lpc24xx
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#456">[ date ]</a>
              <a href="thread.html#456">[ thread ]</a>
              <a href="subject.html#456">[ subject ]</a>
              <a href="author.html#456">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/elua-svn">More information about the eLua-svn
mailing list</a><br>
</body></html>
