Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\Projects\C75\FPGA_board\Rev_PR1\FPGA_Project_c10gxllrf3p0_ethernet_sfp\ip\gxb_phy\gxb_phy_xcvr_native_a10_0.ip --block-symbol-file --output-directory=F:\Projects\C75\FPGA_board\Rev_PR1\FPGA_Project_c10gxllrf3p0_ethernet_sfp\ip\gxb_phy\gxb_phy_xcvr_native_a10_0 --family="Cyclone 10 GX" --part=10CX105YF672E5G
Info: gxb_phy_xcvr_native_a10_0.xcvr_native_a10_0: Simplified data interface has been enabled. The Native PHY will present the data/control interface for the current configuration only. Dynamic reconfiguration of the data interface cannot be supported. The unused_tx_parallel_data and unused_tx_control ports should be connected to 0.
Info: gxb_phy_xcvr_native_a10_0.xcvr_native_a10_0: The "rx_std_bitslip" port must be enabled if Standard PCS RX bitslip capability is desired.
Info: gxb_phy_xcvr_native_a10_0.xcvr_native_a10_0: For the selected device(10CX105YF672E5G), core speed grade is 5.
Info: gxb_phy_xcvr_native_a10_0.xcvr_native_a10_0: Note - The external TX PLL IP must be configured with an output clock frequency of 625.0 MHz.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\Projects\C75\FPGA_board\Rev_PR1\FPGA_Project_c10gxllrf3p0_ethernet_sfp\ip\gxb_phy\gxb_phy_xcvr_native_a10_0.ip --synthesis=VERILOG --output-directory=F:\Projects\C75\FPGA_board\Rev_PR1\FPGA_Project_c10gxllrf3p0_ethernet_sfp\ip\gxb_phy\gxb_phy_xcvr_native_a10_0 --family="Cyclone 10 GX" --part=10CX105YF672E5G
Info: gxb_phy_xcvr_native_a10_0.xcvr_native_a10_0: Simplified data interface has been enabled. The Native PHY will present the data/control interface for the current configuration only. Dynamic reconfiguration of the data interface cannot be supported. The unused_tx_parallel_data and unused_tx_control ports should be connected to 0.
Info: gxb_phy_xcvr_native_a10_0.xcvr_native_a10_0: The "rx_std_bitslip" port must be enabled if Standard PCS RX bitslip capability is desired.
Info: gxb_phy_xcvr_native_a10_0.xcvr_native_a10_0: For the selected device(10CX105YF672E5G), core speed grade is 5.
Info: gxb_phy_xcvr_native_a10_0.xcvr_native_a10_0: Note - The external TX PLL IP must be configured with an output clock frequency of 625.0 MHz.
Info: gxb_phy_xcvr_native_a10_0: "Transforming system: gxb_phy_xcvr_native_a10_0"
Info: gxb_phy_xcvr_native_a10_0: "Naming system components in system: gxb_phy_xcvr_native_a10_0"
Info: gxb_phy_xcvr_native_a10_0: "Processing generation queue"
Info: gxb_phy_xcvr_native_a10_0: "Generating: gxb_phy_xcvr_native_a10_0"
Info: gxb_phy_xcvr_native_a10_0: "Generating: gxb_phy_xcvr_native_a10_0_altera_xcvr_native_a10_181_6bvqfha"
Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: xcvr_native_a10_0: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info: xcvr_native_a10_0: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info: xcvr_native_a10_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: xcvr_native_a10_0: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info: xcvr_native_a10_0: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info: xcvr_native_a10_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info: xcvr_native_a10_0: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info: xcvr_native_a10_0: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
Info: xcvr_native_a10_0: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
Info: xcvr_native_a10_0: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
Info: xcvr_native_a10_0: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
Info: gxb_phy_xcvr_native_a10_0: Done "gxb_phy_xcvr_native_a10_0" with 2 modules, 25 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
