

================================================================
== Vivado HLS Report for 'yuv_scale'
================================================================
* Date:           Sun Aug  2 15:34:19 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        yuv_filter.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.804 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40004|  2457604| 0.400 ms | 24.576 ms |  40004|  2457604|   none  |
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y  |    40001|  2457601|         3|          1|          1| 40000 ~ 2457600 |    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%Y_scale_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %Y_scale)" [yuv_filter.c:113]   --->   Operation 7 'read' 'Y_scale_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%U_scale_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %U_scale)" [yuv_filter.c:114]   --->   Operation 8 'read' 'U_scale_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%V_scale_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %V_scale)" [yuv_filter.c:115]   --->   Operation 9 'read' 'V_scale_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%width = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %in_width)" [yuv_filter.c:123->yuv_filter.c:9]   --->   Operation 10 'read' 'width' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%height = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %in_height)" [yuv_filter.c:124->yuv_filter.c:9]   --->   Operation 11 'read' 'height' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %out_width, i16 %width)" [yuv_filter.c:125->yuv_filter.c:9]   --->   Operation 12 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %out_height, i16 %height)" [yuv_filter.c:126->yuv_filter.c:9]   --->   Operation 13 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %V_scale, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %U_scale, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 25 'specinterface' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %Y_scale, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 26 'specinterface' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i8 %Y_scale_read to i15" [yuv_filter.c:138->yuv_filter.c:9]   --->   Operation 27 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %U_scale_read to i15" [yuv_filter.c:139->yuv_filter.c:9]   --->   Operation 28 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i8 %V_scale_read to i15" [yuv_filter.c:129->yuv_filter.c:9]   --->   Operation 29 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%cast = zext i16 %width to i32" [yuv_filter.c:123->yuv_filter.c:9]   --->   Operation 30 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%cast1 = zext i16 %height to i32" [yuv_filter.c:124->yuv_filter.c:9]   --->   Operation 31 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (6.38ns) (root node of the DSP)   --->   "%bound = mul i32 %cast1, %cast" [yuv_filter.c:124->yuv_filter.c:9]   --->   Operation 32 'mul' 'bound' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %0" [yuv_filter.c:129->yuv_filter.c:9]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i32 [ 0, %entry ], [ %add_ln129, %YUV_SCALE_LOOP_Y ]" [yuv_filter.c:129->yuv_filter.c:9]   --->   Operation 34 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln129 = icmp eq i32 %indvar_flatten, %bound" [yuv_filter.c:129->yuv_filter.c:9]   --->   Operation 35 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (2.55ns)   --->   "%add_ln129 = add i32 %indvar_flatten, 1" [yuv_filter.c:129->yuv_filter.c:9]   --->   Operation 36 'add' 'add_ln129' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %.exit, label %YUV_SCALE_LOOP_Y" [yuv_filter.c:129->yuv_filter.c:9]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.80>
ST_4 : Operation 38 [1/1] (3.63ns)   --->   "%Y = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch1)" [yuv_filter.c:134->yuv_filter.c:9]   --->   Operation 38 'read' 'Y' <Predicate = (!icmp_ln129)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 39 [1/1] (3.63ns)   --->   "%U = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch2)" [yuv_filter.c:135->yuv_filter.c:9]   --->   Operation 39 'read' 'U' <Predicate = (!icmp_ln129)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 40 [1/1] (3.63ns)   --->   "%V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch3)" [yuv_filter.c:136->yuv_filter.c:9]   --->   Operation 40 'read' 'V' <Predicate = (!icmp_ln129)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i8 %Y to i15" [yuv_filter.c:137->yuv_filter.c:9]   --->   Operation 41 'zext' 'zext_ln137' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (4.17ns)   --->   "%mul_ln137 = mul i15 %zext_ln137, %zext_ln138" [yuv_filter.c:137->yuv_filter.c:9]   --->   Operation 42 'mul' 'mul_ln137' <Predicate = (!icmp_ln129)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i8 %U to i15" [yuv_filter.c:138->yuv_filter.c:9]   --->   Operation 43 'zext' 'zext_ln138_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (4.17ns)   --->   "%mul_ln138 = mul i15 %zext_ln138_1, %zext_ln139" [yuv_filter.c:138->yuv_filter.c:9]   --->   Operation 44 'mul' 'mul_ln138' <Predicate = (!icmp_ln129)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i8 %V to i15" [yuv_filter.c:139->yuv_filter.c:9]   --->   Operation 45 'zext' 'zext_ln139_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (4.17ns)   --->   "%mul_ln139 = mul i15 %zext_ln139_1, %zext_ln129" [yuv_filter.c:139->yuv_filter.c:9]   --->   Operation 46 'mul' 'mul_ln139' <Predicate = (!icmp_ln129)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %mul_ln137, i32 7, i32 14)" [yuv_filter.c:140->yuv_filter.c:9]   --->   Operation 47 'partselect' 'trunc_ln' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %mul_ln138, i32 7, i32 14)" [yuv_filter.c:141->yuv_filter.c:9]   --->   Operation 48 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %mul_ln139, i32 7, i32 14)" [yuv_filter.c:142->yuv_filter.c:9]   --->   Operation 49 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @YUV_SCALE_LOOP_X_YUV)"   --->   Operation 50 'specloopname' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)"   --->   Operation 51 'speclooptripcount' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str6) nounwind" [yuv_filter.c:132->yuv_filter.c:9]   --->   Operation 52 'specloopname' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str6)" [yuv_filter.c:132->yuv_filter.c:9]   --->   Operation 53 'specregionbegin' 'tmp_1_i' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [yuv_filter.c:133->yuv_filter.c:9]   --->   Operation 54 'specpipeline' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch1, i8 %trunc_ln)" [yuv_filter.c:140->yuv_filter.c:9]   --->   Operation 55 'write' <Predicate = (!icmp_ln129)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 56 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch2, i8 %trunc_ln1)" [yuv_filter.c:141->yuv_filter.c:9]   --->   Operation 56 'write' <Predicate = (!icmp_ln129)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 57 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch3, i8 %trunc_ln2)" [yuv_filter.c:142->yuv_filter.c:9]   --->   Operation 57 'write' <Predicate = (!icmp_ln129)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str6, i32 %tmp_1_i)" [yuv_filter.c:143->yuv_filter.c:9]   --->   Operation 58 'specregionend' 'empty_29' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br label %0" [yuv_filter.c:132->yuv_filter.c:9]   --->   Operation 59 'br' <Predicate = (!icmp_ln129)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [yuv_filter.c:9]   --->   Operation 60 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_width' (yuv_filter.c:123->yuv_filter.c:9) [30]  (3.63 ns)
	fifo write on port 'out_width' (yuv_filter.c:125->yuv_filter.c:9) [32]  (3.63 ns)

 <State 2>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[39] ('bound', yuv_filter.c:124->yuv_filter.c:9) [39]  (6.38 ns)

 <State 3>: 2.55ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', yuv_filter.c:129->yuv_filter.c:9) with incoming values : ('add_ln129', yuv_filter.c:129->yuv_filter.c:9) [42]  (0 ns)
	'add' operation ('add_ln129', yuv_filter.c:129->yuv_filter.c:9) [44]  (2.55 ns)

 <State 4>: 7.8ns
The critical path consists of the following:
	fifo read on port 'in_channels_ch1' (yuv_filter.c:134->yuv_filter.c:9) [52]  (3.63 ns)
	'mul' operation ('mul_ln137', yuv_filter.c:137->yuv_filter.c:9) [56]  (4.17 ns)

 <State 5>: 3.63ns
The critical path consists of the following:
	fifo write on port 'out_channels_ch1' (yuv_filter.c:140->yuv_filter.c:9) [62]  (3.63 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
