// Auto-generated by LibreLane
module bfloat16_spi_top(
`ifdef USE_POWER_PINS
  inout VPWR,
  inout VGND,
`endif
  input clk,
  input ss,
  input rst,
  input mosi,
  output miso
);
endmodule
