
---------- Begin Simulation Statistics ----------
final_tick                                 2575595500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142615                       # Simulator instruction rate (inst/s)
host_mem_usage                                 865212                       # Number of bytes of host memory used
host_op_rate                                   158018                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    70.12                       # Real time elapsed on the host
host_tick_rate                               36731688                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000005                       # Number of instructions simulated
sim_ops                                      11080069                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002576                       # Number of seconds simulated
sim_ticks                                  2575595500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.741934                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1140168                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1143118                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             30877                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1836426                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30795                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           31352                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              557                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2340143                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  105667                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          126                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4090209                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4021420                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             30408                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2158599                       # Number of branches committed
system.cpu.commit.bw_lim_events                612033                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            4140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          491539                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10019045                       # Number of instructions committed
system.cpu.commit.committedOps               11099109                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5017876                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.211914                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.733916                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1700378     33.89%     33.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1358646     27.08%     60.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       500775      9.98%     70.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       320947      6.40%     77.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       184292      3.67%     81.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        72897      1.45%     82.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        97201      1.94%     84.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       170707      3.40%     87.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       612033     12.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5017876                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                98924                       # Number of function calls committed.
system.cpu.commit.int_insts                   9757362                       # Number of committed integer instructions.
system.cpu.commit.loads                       1803847                       # Number of loads committed
system.cpu.commit.membars                        4121                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          185      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7895311     71.13%     71.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           38813      0.35%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            10452      0.09%     71.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5112      0.05%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            15      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           21      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              9      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         18270      0.16%     71.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             433      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             647      0.01%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             598      0.01%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            526      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1803847     16.25%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1324864     11.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11099109                       # Class of committed instruction
system.cpu.commit.refs                        3128711                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     80890                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000005                       # Number of Instructions Simulated
system.cpu.committedOps                      11080069                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.515119                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.515119                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                904608                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   478                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1133399                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11840356                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1744355                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2361339                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  30631                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1704                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 50642                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2340143                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1844549                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3182477                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 12464                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10781997                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   62200                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.454291                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1877975                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1276630                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.093107                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5091575                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.343233                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.001414                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2578584     50.64%     50.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   352960      6.93%     57.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   337376      6.63%     64.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   292769      5.75%     69.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   257868      5.06%     75.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   217080      4.26%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   196143      3.85%     83.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   139361      2.74%     85.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   719434     14.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5091575                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         1257                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         1316                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage           125                       # number of prefetches that crossed the page
system.cpu.idleCycles                           59618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31767                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2223399                       # Number of branches executed
system.cpu.iew.exec_nop                         20148                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.230385                       # Inst execution rate
system.cpu.iew.exec_refs                      3314811                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1344299                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   49921                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1893878                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4170                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             48504                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1359139                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11591008                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1970512                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             55259                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11489143                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    121                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1084                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  30631                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1279                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            64                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           143924                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         2122                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          171                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       112576                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        90025                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        34275                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            171                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17090                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          14677                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10280540                       # num instructions consuming a value
system.cpu.iew.wb_count                      11353747                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.560595                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5763219                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.204100                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11358633                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 12989897                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8129775                       # number of integer regfile writes
system.cpu.ipc                               1.941299                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.941299                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               214      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8130684     70.43%     70.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                39324      0.34%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10456      0.09%     70.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5113      0.04%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   7      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              22      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   9      0.00%     70.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              21620      0.19%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  518      0.00%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  765      0.01%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  686      0.01%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 575      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1986338     17.21%     88.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1348058     11.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11544406                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      191269                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016568                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   74095     38.74%     38.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   2790      1.46%     40.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     40.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     40.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.01%     40.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 1      0.00%     40.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    37      0.02%     40.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.00%     40.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     40.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     40.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     29      0.02%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     40.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  37798     19.76%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 76500     40.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11636800                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28191174                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11270619                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11966790                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11566690                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11544406                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4170                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          490763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4333                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             30                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       309223                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5091575                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.267355                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.123149                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1348290     26.48%     26.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              973573     19.12%     45.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              747246     14.68%     60.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              662183     13.01%     73.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              540586     10.62%     83.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              337769      6.63%     90.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              259995      5.11%     95.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               96831      1.90%     97.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              125102      2.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5091575                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.241113                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  98661                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             184811                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        83128                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             94998                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             95656                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            73690                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1893878                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1359139                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7909740                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  21648                       # number of misc regfile writes
system.cpu.numCycles                          5151193                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   51636                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11881572                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1141                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1765516                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3045                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17862652                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11763648                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12677212                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2391954                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 367902                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  30631                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                395259                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   795587                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13267547                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         456579                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              22521                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    100285                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           4192                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            68850                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     15995464                       # The number of ROB reads
system.cpu.rob.rob_writes                    23255073                       # The number of ROB writes
system.cpu.timesIdled                             568                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    64469                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   35565                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3238                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         5450                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1047                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2178                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2178                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1047                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       206400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  206400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3238                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3238    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3238                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3792000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17277750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2575595500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1344                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1375                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          244                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             259                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2215                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2215                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           914                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          430                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           13                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           13                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         6950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  9022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        74112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       257280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 331392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3572                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000280                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016732                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3571     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3572                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            4364399                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3974000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1371000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2575595500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   94                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  198                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher           42                       # number of demand (read+write) hits
system.l2.demand_hits::total                      334                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  94                       # number of overall hits
system.l2.overall_hits::.cpu.data                 198                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher           42                       # number of overall hits
system.l2.overall_hits::total                     334                       # number of overall hits
system.l2.demand_misses::.cpu.inst                778                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2447                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3225                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               778                       # number of overall misses
system.l2.overall_misses::.cpu.data              2447                       # number of overall misses
system.l2.overall_misses::total                  3225                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     60985000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    202893000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        263878000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60985000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    202893000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       263878000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              872                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2645                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3559                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             872                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2645                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3559                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.892202                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.925142                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.906153                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.892202                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.925142                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.906153                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78386.889460                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82914.997957                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81822.635659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78386.889460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82914.997957                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81822.635659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3225                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3225                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53205000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    178423000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    231628000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53205000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    178423000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    231628000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.892202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.925142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.906153                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.892202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.925142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.906153                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68386.889460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72914.997957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71822.635659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68386.889460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72914.997957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71822.635659                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1375                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1375                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          244                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              244                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          244                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          244                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    37                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2178                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    180333500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     180333500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.983296                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983296                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82797.750230                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82797.750230                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2178                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2178                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    158553500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    158553500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.983296                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983296                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72797.750230                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72797.750230                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             94                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher           42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                136                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          778                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              778                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60985000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60985000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          872                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher           42                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.892202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.851204                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78386.889460                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78386.889460                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          778                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          778                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53205000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53205000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.892202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.851204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68386.889460                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68386.889460                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          269                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             269                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22559500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22559500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          430                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           430                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.625581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.625581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83864.312268                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83864.312268                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          269                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          269                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19869500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19869500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.625581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.625581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73864.312268                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73864.312268                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       247000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       247000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2575595500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2194.256957                       # Cycle average of tags in use
system.l2.tags.total_refs                        5436                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3236                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.679852                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.834658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       770.339013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1418.083287                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.023509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.043276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.066963                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          711                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2448                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.098755                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     46828                       # Number of tag accesses
system.l2.tags.data_accesses                    46828                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2575595500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          49792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         156608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             206400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49792                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3225                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          19332228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          60804579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              80136807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     19332228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19332228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         19332228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         60804579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             80136807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000571500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7064                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3225                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3225                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     38662500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                99131250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11988.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30738.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1856                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3225                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    150.800293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.594444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   152.476752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          605     44.26%     44.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          604     44.18%     88.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           91      6.66%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      1.17%     96.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      0.80%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.66%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.59%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.29%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      1.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1367                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 206400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  206400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        80.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     80.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2573455500                       # Total gap between requests
system.mem_ctrls.avgGap                     797970.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       156608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 19332228.216736670583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 60804578.979890279472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2447                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21215250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     77916000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27268.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31841.44                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    57.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3719940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1973400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8325240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     202831200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        651807540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        440138400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1308795720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.152666                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1138395000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     85800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1351400500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6054720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3214365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            14701260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     202831200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        913569780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        219707040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1360078365                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        528.063652                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    562835500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     85800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1926960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2575595500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1843418                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1843418                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1843418                       # number of overall hits
system.cpu.icache.overall_hits::total         1843418                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1130                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1130                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1130                       # number of overall misses
system.cpu.icache.overall_misses::total          1130                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     79597500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     79597500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     79597500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     79597500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1844548                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1844548                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1844548                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1844548                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000613                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000613                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000613                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000613                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70440.265487                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70440.265487                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70440.265487                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70440.265487                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1109                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   100.818182                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches                16                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks          244                       # number of writebacks
system.cpu.icache.writebacks::total               244                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          258                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          258                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          258                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          258                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          872                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          872                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          872                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher           42                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63371500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63371500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63371500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher       570393                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63941893                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000473                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000473                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000473                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000496                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72673.738532                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72673.738532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72673.738532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 13580.785714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69958.307440                       # average overall mshr miss latency
system.cpu.icache.replacements                    244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1843418                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1843418                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1130                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1130                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     79597500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     79597500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1844548                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1844548                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000613                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000613                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70440.265487                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70440.265487                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          258                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          258                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          872                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          872                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63371500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63371500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000473                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000473                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72673.738532                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72673.738532                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher           42                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total           42                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher       570393                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total       570393                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 13580.785714                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 13580.785714                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2575595500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2575595500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           663.936494                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1844332                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               914                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2017.868709                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   652.175043                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    11.761451                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.636890                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.011486                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.648375                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          658                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          657                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.011719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.642578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3690010                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3690010                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2575595500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2575595500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2575595500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2575595500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2575595500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3015296                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3015296                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3028555                       # number of overall hits
system.cpu.dcache.overall_hits::total         3028555                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11889                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11889                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11892                       # number of overall misses
system.cpu.dcache.overall_misses::total         11892                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    954763457                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    954763457                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    954763457                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    954763457                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3027185                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3027185                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3040447                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3040447                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003927                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003927                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003911                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003911                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80306.456136                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80306.456136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80286.197191                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80286.197191                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4723                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                76                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.144737                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1375                       # number of writebacks
system.cpu.dcache.writebacks::total              1375                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9234                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9234                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9234                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9234                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2655                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2655                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2658                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2658                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    209120993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    209120993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    209351493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    209351493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000877                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000877                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000874                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000874                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78764.969115                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78764.969115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78762.788939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78762.788939                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1634                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1703554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1703554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2889                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2889                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    208912000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    208912000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1706443                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1706443                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001693                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001693                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72312.911042                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72312.911042                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2462                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2462                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          427                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          427                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24670500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24670500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57776.346604                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57776.346604                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1311735                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1311735                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         8992                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8992                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    745597959                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    745597959                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1320727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1320727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82917.922487                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82917.922487                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6772                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6772                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2220                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2220                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    184204995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    184204995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82975.222973                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82975.222973                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        13259                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13259                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        13262                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        13262                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000226                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000226                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       230500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       230500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000226                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       253498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       253498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31687.250000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31687.250000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       245498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       245498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30687.250000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30687.250000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4135                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4135                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2575595500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           859.553718                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3039469                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2658                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1143.517306                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   859.553718                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.839408                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.839408                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          559                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6100064                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6100064                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2575595500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2575595500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
