//Author: Elliott Villars
//
//Name: Full Adder
//
//Date: 31/7/2020
//
//Format: Verilog
//
//Description: A formally verified full adder logic primative.
//Not really useful by itself. Intended as a basic building block for more
//complicated adder designs. Not registered.
//
//Estimated Logic Usage:  The following resource usage is determined by
//Yosys when running the "synth_ice40" command on the design. All estimations
//are liberal with resource usage.
//
//2 SB_LUT4s (Lattice)
//
//Ports:
//i_INPUT_A: A 1-bit wide input for the "A" operand.
//
//i_INPUT_B: A 1-bit wide input for the "B" operand.
//
//i_CIN: A 1-bit wide input for a carry in value from an adjacent FA slice.
//
//o_SUM: A 1-bit wide output for the result of "A xor B xor CIN"
//
//o_COUT: A 1-bit wide output for the possible carry generation from the above
//operation
//
-----------------------------------------------------------------------------
//Author: Elliott Villars
//
//Name: Accumulator
//
//Date: 3/8/2020
//
//Format: Verilog
//
//Description: A logical right shift module. Not registered.
//
//Parameters: 
//
//p_DATA_WIDTH: Length of the input/output word length. It is recommended to
//use a power of two when defining this parameter.
//
//Local Parameters:
//
//lp_SFT_AMT_WIDTH: Log 2 of the incoming word. This dictates how much can be
//shifted. Maximum shift (assuming base two input) would be a shift of
//N - 1 where N is the length of the incoming word (i.e An input width of
//4 bits could at most be shifted by 3 bits).
//
//Ports: 
//
//i_INPUT: A variable width input that carries the incoming word to be
//shifted.
//
//i_SHIFT_AMOUNT: A variable width input that depends on the
//"lp_SFT_AMT_WIDTH" local parameter. Determines how much to shift by.
//
//o_RESULT: A variable width output that contains the shifted word.
//
//Estimated Logic Usage:  The following resource usage is determined by
//Yosys when running the "synth_ice40" command on the design. All estimations
//are liberal with resource usage. Assumes 4 bit input.
//
//(Lattice)
//7 SB_LUT4s  
//
