$date
	Sun May 25 20:15:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module MEM_WB_Register_tb $end
$scope module mem_wb_register $end
$var wire 32 ! MEM_alu_result [31:0] $end
$var wire 32 " MEM_byte_enable_logic_register_file_write_data [31:0] $end
$var wire 32 # MEM_csr_read_data [31:0] $end
$var wire 1 $ MEM_csr_write_enable $end
$var wire 32 % MEM_imm [31:0] $end
$var wire 32 & MEM_pc_plus_4 [31:0] $end
$var wire 5 ' MEM_rd [4:0] $end
$var wire 3 ( MEM_register_file_write_data_select [2:0] $end
$var wire 1 ) MEM_register_write_enable $end
$var wire 1 * clk $end
$var wire 1 + flush $end
$var wire 1 , reset $end
$var parameter 32 - XLEN $end
$var reg 32 . WB_alu_result [31:0] $end
$var reg 32 / WB_byte_enable_logic_register_file_write_data [31:0] $end
$var reg 32 0 WB_csr_read_data [31:0] $end
$var reg 1 1 WB_csr_write_enable $end
$var reg 32 2 WB_imm [31:0] $end
$var reg 32 3 WB_pc_plus_4 [31:0] $end
$var reg 5 4 WB_rd [4:0] $end
$var reg 3 5 WB_register_file_write_data_select [2:0] $end
$var reg 1 6 WB_register_write_enable $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 -
$end
#0
$dumpvars
06
b0 5
b0 4
b0 3
b0 2
01
b0 0
b0 /
b0 .
1,
0+
0*
x)
bx (
bx '
bx &
bx %
x$
bx #
bx "
bx !
$end
#5000
1*
#10000
0*
#15000
1*
#20000
0*
#25000
1*
#30000
0*
0,
#35000
bx /
bx 4
x1
x6
bx .
bx 0
bx 2
bx 5
bx 3
1*
#40000
0*
#45000
1*
#50000
b1010 "
b110 '
0$
1)
b1011 !
b0 #
b0 %
b10 (
b100 &
0*
#55000
b1010 /
b110 4
01
16
b1011 .
b0 0
b0 2
b10 5
b100 3
1*
#60000
0*
#65000
1*
#70000
b11011110101011011011111011101111 "
b111 '
b10000000000000000000000100000 !
b100000 %
b1 (
b1000 &
0*
#75000
b11011110101011011011111011101111 /
b111 4
b10000000000000000000000100000 .
b100000 2
b1 5
b1000 3
1*
#76000
1+
#80000
0*
#85000
b0 /
b0 4
06
b0 .
b0 2
b0 5
b0 3
1*
#86000
b11001010111111101011101010111110 "
b10001 '
1$
b0 !
b11001010111111101011101010111110 #
b0 %
b11 (
b1100 &
0+
#90000
0*
#95000
b11001010111111101011101010111110 /
b10001 4
11
16
b11001010111111101011101010111110 0
b11 5
b1100 3
1*
#96000
