len_fifo.v,verilog,xil_defaultlib,../../../../eth_test.srcs/sources_1/ip/len_fifo/sim/len_fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
