# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z020clg484-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir E:/Ubuntu_source_code_data/ECE_527_MP/mp4/Xilly_test/Xilly_test/xillytest_sol/impl/verilog/project.cache/wt [current_project]
set_property parent.project_path E:/Ubuntu_source_code_data/ECE_527_MP/mp4/Xilly_test/Xilly_test/xillytest_sol/impl/verilog/project.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_verilog -library xil_defaultlib E:/Ubuntu_source_code_data/ECE_527_MP/mp4/Xilly_test/Xilly_test/xillytest_sol/impl/verilog/xillybus_wrapper.v
read_xdc E:/Ubuntu_source_code_data/ECE_527_MP/mp4/Xilly_test/Xilly_test/xillytest_sol/impl/verilog/xillybus_wrapper.xdc
set_property used_in_implementation false [get_files E:/Ubuntu_source_code_data/ECE_527_MP/mp4/Xilly_test/Xilly_test/xillytest_sol/impl/verilog/xillybus_wrapper.xdc]

synth_design -top xillybus_wrapper -part xc7z020clg484-1 -no_iobuf -mode out_of_context
write_checkpoint -noxdef xillybus_wrapper.dcp
catch { report_utilization -file xillybus_wrapper_utilization_synth.rpt -pb xillybus_wrapper_utilization_synth.pb }
