ARM GAS  /tmp/ccFZtiGI.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"systick.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.systick_config,"ax",%progbits
  16              		.align	1
  17              		.global	systick_config
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	systick_config:
  25              	.LFB56:
  26              		.file 1 "Src/systick.c"
   1:Src/systick.c **** /*!
   2:Src/systick.c ****     \file  systick.c
   3:Src/systick.c ****     \brief the systick configuration file
   4:Src/systick.c **** 
   5:Src/systick.c ****     \version 2016-01-15, V1.0.0, demo for GD32F1x0
   6:Src/systick.c ****     \version 2016-05-13, V2.0.0, demo for GD32F1x0
   7:Src/systick.c ****     \version 2019-11-20, V3.0.0, demo for GD32F1x0
   8:Src/systick.c **** */
   9:Src/systick.c **** 
  10:Src/systick.c **** /*
  11:Src/systick.c ****     Copyright (c) 2019, GigaDevice Semiconductor Inc.
  12:Src/systick.c **** 
  13:Src/systick.c ****     Redistribution and use in source and binary forms, with or without modification, 
  14:Src/systick.c **** are permitted provided that the following conditions are met:
  15:Src/systick.c **** 
  16:Src/systick.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  17:Src/systick.c ****        list of conditions and the following disclaimer.
  18:Src/systick.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  19:Src/systick.c ****        this list of conditions and the following disclaimer in the documentation 
  20:Src/systick.c ****        and/or other materials provided with the distribution.
  21:Src/systick.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  22:Src/systick.c ****        may be used to endorse or promote products derived from this software without 
  23:Src/systick.c ****        specific prior written permission.
  24:Src/systick.c **** 
  25:Src/systick.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  26:Src/systick.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  27:Src/systick.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  28:Src/systick.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  29:Src/systick.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  30:Src/systick.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  31:Src/systick.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  32:Src/systick.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
ARM GAS  /tmp/ccFZtiGI.s 			page 2


  33:Src/systick.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  34:Src/systick.c **** OF SUCH DAMAGE.
  35:Src/systick.c **** */
  36:Src/systick.c **** 
  37:Src/systick.c **** #include "gd32f1x0.h"
  38:Src/systick.c **** #include "systick.h"
  39:Src/systick.c **** 
  40:Src/systick.c **** volatile static uint32_t delay;
  41:Src/systick.c **** volatile static unsigned long tick_count_ms = 0;
  42:Src/systick.c **** 
  43:Src/systick.c **** /*!
  44:Src/systick.c ****     \brief      configure systick
  45:Src/systick.c ****     \param[in]  none
  46:Src/systick.c ****     \param[out] none
  47:Src/systick.c ****     \retval     none
  48:Src/systick.c **** */
  49:Src/systick.c **** void systick_config(void)
  50:Src/systick.c **** {
  27              		.loc 1 50 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  51:Src/systick.c ****     /* setup systick timer for 1000Hz interrupts  */
  52:Src/systick.c ****     if (SysTick_Config(SystemCoreClock / 1000)){
  32              		.loc 1 52 5 view .LVU1
  33              	.LVL0:
  34              	.LBB12:
  35              	.LBI12:
  36              		.file 2 "Drivers/CMSIS/core_cm3.h"
   1:Drivers/CMSIS/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/core_cm3.h ****  * @version  V3.30
   5:Drivers/CMSIS/core_cm3.h ****  * @date     17. February 2014
   6:Drivers/CMSIS/core_cm3.h ****  *
   7:Drivers/CMSIS/core_cm3.h ****  * @note
   8:Drivers/CMSIS/core_cm3.h ****  *
   9:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
  10:Drivers/CMSIS/core_cm3.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:Drivers/CMSIS/core_cm3.h **** 
  12:Drivers/CMSIS/core_cm3.h ****    All rights reserved.
  13:Drivers/CMSIS/core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  14:Drivers/CMSIS/core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  15:Drivers/CMSIS/core_cm3.h ****    - Redistributions of source code must retain the above copyright
  16:Drivers/CMSIS/core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  17:Drivers/CMSIS/core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  18:Drivers/CMSIS/core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  19:Drivers/CMSIS/core_cm3.h ****      documentation and/or other materials provided with the distribution.
  20:Drivers/CMSIS/core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:Drivers/CMSIS/core_cm3.h ****      to endorse or promote products derived from this software without
  22:Drivers/CMSIS/core_cm3.h ****      specific prior written permission.
  23:Drivers/CMSIS/core_cm3.h ****    *
  24:Drivers/CMSIS/core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:Drivers/CMSIS/core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:Drivers/CMSIS/core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:Drivers/CMSIS/core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
ARM GAS  /tmp/ccFZtiGI.s 			page 3


  28:Drivers/CMSIS/core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:Drivers/CMSIS/core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:Drivers/CMSIS/core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:Drivers/CMSIS/core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:Drivers/CMSIS/core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:Drivers/CMSIS/core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:Drivers/CMSIS/core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:Drivers/CMSIS/core_cm3.h ****    ---------------------------------------------------------------------------*/
  36:Drivers/CMSIS/core_cm3.h **** 
  37:Drivers/CMSIS/core_cm3.h **** 
  38:Drivers/CMSIS/core_cm3.h **** #if defined ( __ICCARM__ )
  39:Drivers/CMSIS/core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:Drivers/CMSIS/core_cm3.h **** #endif
  41:Drivers/CMSIS/core_cm3.h **** 
  42:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
  43:Drivers/CMSIS/core_cm3.h ****  extern "C" {
  44:Drivers/CMSIS/core_cm3.h **** #endif
  45:Drivers/CMSIS/core_cm3.h **** 
  46:Drivers/CMSIS/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  47:Drivers/CMSIS/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  48:Drivers/CMSIS/core_cm3.h **** 
  49:Drivers/CMSIS/core_cm3.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:Drivers/CMSIS/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:Drivers/CMSIS/core_cm3.h **** 
  52:Drivers/CMSIS/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:Drivers/CMSIS/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  54:Drivers/CMSIS/core_cm3.h **** 
  55:Drivers/CMSIS/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:Drivers/CMSIS/core_cm3.h ****      Unions are used for effective representation of core registers.
  57:Drivers/CMSIS/core_cm3.h **** 
  58:Drivers/CMSIS/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:Drivers/CMSIS/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  60:Drivers/CMSIS/core_cm3.h ****  */
  61:Drivers/CMSIS/core_cm3.h **** 
  62:Drivers/CMSIS/core_cm3.h **** 
  63:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
  64:Drivers/CMSIS/core_cm3.h ****  *                 CMSIS definitions
  65:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
  66:Drivers/CMSIS/core_cm3.h **** /** \ingroup Cortex_M3
  67:Drivers/CMSIS/core_cm3.h ****   @{
  68:Drivers/CMSIS/core_cm3.h ****  */
  69:Drivers/CMSIS/core_cm3.h **** 
  70:Drivers/CMSIS/core_cm3.h **** /*  CMSIS CM3 definitions */
  71:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  72:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x20)                                   /*!< [15:0]  CMSIS HAL s
  73:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | \
  74:Drivers/CMSIS/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:Drivers/CMSIS/core_cm3.h **** 
  76:Drivers/CMSIS/core_cm3.h **** #define __CORTEX_M                (0x03)                                   /*!< Cortex-M Core      
  77:Drivers/CMSIS/core_cm3.h **** 
  78:Drivers/CMSIS/core_cm3.h **** 
  79:Drivers/CMSIS/core_cm3.h **** #if   defined ( __CC_ARM )
  80:Drivers/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:Drivers/CMSIS/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:Drivers/CMSIS/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  83:Drivers/CMSIS/core_cm3.h **** 
  84:Drivers/CMSIS/core_cm3.h **** #elif defined ( __GNUC__ )
ARM GAS  /tmp/ccFZtiGI.s 			page 4


  85:Drivers/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  86:Drivers/CMSIS/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  87:Drivers/CMSIS/core_cm3.h ****   #define __STATIC_INLINE  static inline
  88:Drivers/CMSIS/core_cm3.h **** 
  89:Drivers/CMSIS/core_cm3.h **** #elif defined ( __ICCARM__ )
  90:Drivers/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  91:Drivers/CMSIS/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  92:Drivers/CMSIS/core_cm3.h ****   #define __STATIC_INLINE  static inline
  93:Drivers/CMSIS/core_cm3.h **** 
  94:Drivers/CMSIS/core_cm3.h **** #elif defined ( __TMS470__ )
  95:Drivers/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  96:Drivers/CMSIS/core_cm3.h ****   #define __STATIC_INLINE  static inline
  97:Drivers/CMSIS/core_cm3.h **** 
  98:Drivers/CMSIS/core_cm3.h **** #elif defined ( __TASKING__ )
  99:Drivers/CMSIS/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:Drivers/CMSIS/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:Drivers/CMSIS/core_cm3.h ****   #define __STATIC_INLINE  static inline
 102:Drivers/CMSIS/core_cm3.h **** 
 103:Drivers/CMSIS/core_cm3.h **** #elif defined ( __CSMC__ )  /* Cosmic */
 104:Drivers/CMSIS/core_cm3.h ****   #define __packed
 105:Drivers/CMSIS/core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 106:Drivers/CMSIS/core_cm3.h ****   #define __INLINE         inline                                    /*use -pc99 on compile line !<
 107:Drivers/CMSIS/core_cm3.h ****   #define __STATIC_INLINE  static inline
 108:Drivers/CMSIS/core_cm3.h **** 
 109:Drivers/CMSIS/core_cm3.h **** #endif
 110:Drivers/CMSIS/core_cm3.h **** 
 111:Drivers/CMSIS/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all
 112:Drivers/CMSIS/core_cm3.h **** */
 113:Drivers/CMSIS/core_cm3.h **** #define __FPU_USED       0
 114:Drivers/CMSIS/core_cm3.h **** 
 115:Drivers/CMSIS/core_cm3.h **** #if defined ( __CC_ARM )
 116:Drivers/CMSIS/core_cm3.h ****   #if defined __TARGET_FPU_VFP
 117:Drivers/CMSIS/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/core_cm3.h ****   #endif
 119:Drivers/CMSIS/core_cm3.h **** 
 120:Drivers/CMSIS/core_cm3.h **** #elif defined ( __GNUC__ )
 121:Drivers/CMSIS/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 122:Drivers/CMSIS/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 123:Drivers/CMSIS/core_cm3.h ****   #endif
 124:Drivers/CMSIS/core_cm3.h **** 
 125:Drivers/CMSIS/core_cm3.h **** #elif defined ( __ICCARM__ )
 126:Drivers/CMSIS/core_cm3.h ****   #if defined __ARMVFP__
 127:Drivers/CMSIS/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:Drivers/CMSIS/core_cm3.h ****   #endif
 129:Drivers/CMSIS/core_cm3.h **** 
 130:Drivers/CMSIS/core_cm3.h **** #elif defined ( __TMS470__ )
 131:Drivers/CMSIS/core_cm3.h ****   #if defined __TI__VFP_SUPPORT____
 132:Drivers/CMSIS/core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 133:Drivers/CMSIS/core_cm3.h ****   #endif
 134:Drivers/CMSIS/core_cm3.h **** 
 135:Drivers/CMSIS/core_cm3.h **** #elif defined ( __TASKING__ )
 136:Drivers/CMSIS/core_cm3.h ****   #if defined __FPU_VFP__
 137:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 138:Drivers/CMSIS/core_cm3.h ****   #endif
 139:Drivers/CMSIS/core_cm3.h **** 
 140:Drivers/CMSIS/core_cm3.h **** #elif defined ( __CSMC__ )    /* Cosmic */
 141:Drivers/CMSIS/core_cm3.h ****   #if ( __CSMC__ & 0x400)    // FPU present for parser
ARM GAS  /tmp/ccFZtiGI.s 			page 5


 142:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 143:Drivers/CMSIS/core_cm3.h ****   #endif
 144:Drivers/CMSIS/core_cm3.h **** #endif
 145:Drivers/CMSIS/core_cm3.h **** 
 146:Drivers/CMSIS/core_cm3.h **** #include <stdint.h>                      /* standard types definitions                      */
 147:Drivers/CMSIS/core_cm3.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 148:Drivers/CMSIS/core_cm3.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 149:Drivers/CMSIS/core_cm3.h **** 
 150:Drivers/CMSIS/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 151:Drivers/CMSIS/core_cm3.h **** 
 152:Drivers/CMSIS/core_cm3.h **** #ifndef __CMSIS_GENERIC
 153:Drivers/CMSIS/core_cm3.h **** 
 154:Drivers/CMSIS/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 155:Drivers/CMSIS/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 156:Drivers/CMSIS/core_cm3.h **** 
 157:Drivers/CMSIS/core_cm3.h **** /* check device defines and use defaults */
 158:Drivers/CMSIS/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 159:Drivers/CMSIS/core_cm3.h ****   #ifndef __CM3_REV
 160:Drivers/CMSIS/core_cm3.h ****     #define __CM3_REV               0x0200
 161:Drivers/CMSIS/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 162:Drivers/CMSIS/core_cm3.h ****   #endif
 163:Drivers/CMSIS/core_cm3.h **** 
 164:Drivers/CMSIS/core_cm3.h ****   #ifndef __MPU_PRESENT
 165:Drivers/CMSIS/core_cm3.h ****     #define __MPU_PRESENT             0
 166:Drivers/CMSIS/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 167:Drivers/CMSIS/core_cm3.h ****   #endif
 168:Drivers/CMSIS/core_cm3.h **** 
 169:Drivers/CMSIS/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 170:Drivers/CMSIS/core_cm3.h ****     #define __NVIC_PRIO_BITS          4
 171:Drivers/CMSIS/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 172:Drivers/CMSIS/core_cm3.h ****   #endif
 173:Drivers/CMSIS/core_cm3.h **** 
 174:Drivers/CMSIS/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 175:Drivers/CMSIS/core_cm3.h ****     #define __Vendor_SysTickConfig    0
 176:Drivers/CMSIS/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 177:Drivers/CMSIS/core_cm3.h ****   #endif
 178:Drivers/CMSIS/core_cm3.h **** #endif
 179:Drivers/CMSIS/core_cm3.h **** 
 180:Drivers/CMSIS/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 181:Drivers/CMSIS/core_cm3.h **** /**
 182:Drivers/CMSIS/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 183:Drivers/CMSIS/core_cm3.h **** 
 184:Drivers/CMSIS/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 185:Drivers/CMSIS/core_cm3.h ****     \li to specify the access to peripheral variables.
 186:Drivers/CMSIS/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 187:Drivers/CMSIS/core_cm3.h **** */
 188:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 189:Drivers/CMSIS/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 190:Drivers/CMSIS/core_cm3.h **** #else
 191:Drivers/CMSIS/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 192:Drivers/CMSIS/core_cm3.h **** #endif
 193:Drivers/CMSIS/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 194:Drivers/CMSIS/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 195:Drivers/CMSIS/core_cm3.h **** 
 196:Drivers/CMSIS/core_cm3.h **** /*@} end of group Cortex_M3 */
 197:Drivers/CMSIS/core_cm3.h **** 
 198:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  /tmp/ccFZtiGI.s 			page 6


 199:Drivers/CMSIS/core_cm3.h **** 
 200:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
 201:Drivers/CMSIS/core_cm3.h ****  *                 Register Abstraction
 202:Drivers/CMSIS/core_cm3.h ****   Core Register contain:
 203:Drivers/CMSIS/core_cm3.h ****   - Core Register
 204:Drivers/CMSIS/core_cm3.h ****   - Core NVIC Register
 205:Drivers/CMSIS/core_cm3.h ****   - Core SCB Register
 206:Drivers/CMSIS/core_cm3.h ****   - Core SysTick Register
 207:Drivers/CMSIS/core_cm3.h ****   - Core Debug Register
 208:Drivers/CMSIS/core_cm3.h ****   - Core MPU Register
 209:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
 210:Drivers/CMSIS/core_cm3.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 211:Drivers/CMSIS/core_cm3.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 212:Drivers/CMSIS/core_cm3.h **** */
 213:Drivers/CMSIS/core_cm3.h **** 
 214:Drivers/CMSIS/core_cm3.h **** /** \ingroup    CMSIS_core_register
 215:Drivers/CMSIS/core_cm3.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 216:Drivers/CMSIS/core_cm3.h ****     \brief  Core Register type definitions.
 217:Drivers/CMSIS/core_cm3.h ****   @{
 218:Drivers/CMSIS/core_cm3.h ****  */
 219:Drivers/CMSIS/core_cm3.h **** 
 220:Drivers/CMSIS/core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 221:Drivers/CMSIS/core_cm3.h ****  */
 222:Drivers/CMSIS/core_cm3.h **** typedef union
 223:Drivers/CMSIS/core_cm3.h **** {
 224:Drivers/CMSIS/core_cm3.h ****   struct
 225:Drivers/CMSIS/core_cm3.h ****   {
 226:Drivers/CMSIS/core_cm3.h **** #if (__CORTEX_M != 0x04)
 227:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 228:Drivers/CMSIS/core_cm3.h **** #else
 229:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 230:Drivers/CMSIS/core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 231:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 232:Drivers/CMSIS/core_cm3.h **** #endif
 233:Drivers/CMSIS/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 234:Drivers/CMSIS/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 235:Drivers/CMSIS/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 236:Drivers/CMSIS/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 237:Drivers/CMSIS/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 238:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 239:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 240:Drivers/CMSIS/core_cm3.h **** } APSR_Type;
 241:Drivers/CMSIS/core_cm3.h **** 
 242:Drivers/CMSIS/core_cm3.h **** 
 243:Drivers/CMSIS/core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 244:Drivers/CMSIS/core_cm3.h ****  */
 245:Drivers/CMSIS/core_cm3.h **** typedef union
 246:Drivers/CMSIS/core_cm3.h **** {
 247:Drivers/CMSIS/core_cm3.h ****   struct
 248:Drivers/CMSIS/core_cm3.h ****   {
 249:Drivers/CMSIS/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 250:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 251:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 252:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 253:Drivers/CMSIS/core_cm3.h **** } IPSR_Type;
 254:Drivers/CMSIS/core_cm3.h **** 
 255:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  /tmp/ccFZtiGI.s 			page 7


 256:Drivers/CMSIS/core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/core_cm3.h ****  */
 258:Drivers/CMSIS/core_cm3.h **** typedef union
 259:Drivers/CMSIS/core_cm3.h **** {
 260:Drivers/CMSIS/core_cm3.h ****   struct
 261:Drivers/CMSIS/core_cm3.h ****   {
 262:Drivers/CMSIS/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 263:Drivers/CMSIS/core_cm3.h **** #if (__CORTEX_M != 0x04)
 264:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 265:Drivers/CMSIS/core_cm3.h **** #else
 266:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 267:Drivers/CMSIS/core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 268:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 269:Drivers/CMSIS/core_cm3.h **** #endif
 270:Drivers/CMSIS/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 271:Drivers/CMSIS/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 272:Drivers/CMSIS/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 273:Drivers/CMSIS/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 274:Drivers/CMSIS/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 275:Drivers/CMSIS/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 276:Drivers/CMSIS/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 277:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 278:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 279:Drivers/CMSIS/core_cm3.h **** } xPSR_Type;
 280:Drivers/CMSIS/core_cm3.h **** 
 281:Drivers/CMSIS/core_cm3.h **** 
 282:Drivers/CMSIS/core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 283:Drivers/CMSIS/core_cm3.h ****  */
 284:Drivers/CMSIS/core_cm3.h **** typedef union
 285:Drivers/CMSIS/core_cm3.h **** {
 286:Drivers/CMSIS/core_cm3.h ****   struct
 287:Drivers/CMSIS/core_cm3.h ****   {
 288:Drivers/CMSIS/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 289:Drivers/CMSIS/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 290:Drivers/CMSIS/core_cm3.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 291:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 292:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 293:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 294:Drivers/CMSIS/core_cm3.h **** } CONTROL_Type;
 295:Drivers/CMSIS/core_cm3.h **** 
 296:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_CORE */
 297:Drivers/CMSIS/core_cm3.h **** 
 298:Drivers/CMSIS/core_cm3.h **** 
 299:Drivers/CMSIS/core_cm3.h **** /** \ingroup    CMSIS_core_register
 300:Drivers/CMSIS/core_cm3.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 301:Drivers/CMSIS/core_cm3.h ****     \brief      Type definitions for the NVIC Registers
 302:Drivers/CMSIS/core_cm3.h ****   @{
 303:Drivers/CMSIS/core_cm3.h ****  */
 304:Drivers/CMSIS/core_cm3.h **** 
 305:Drivers/CMSIS/core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 306:Drivers/CMSIS/core_cm3.h ****  */
 307:Drivers/CMSIS/core_cm3.h **** typedef struct
 308:Drivers/CMSIS/core_cm3.h **** {
 309:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 310:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED0[24];
 311:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 312:Drivers/CMSIS/core_cm3.h ****        uint32_t RSERVED1[24];
ARM GAS  /tmp/ccFZtiGI.s 			page 8


 313:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 314:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED2[24];
 315:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 316:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED3[24];
 317:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 318:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED4[56];
 319:Drivers/CMSIS/core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 320:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED5[644];
 321:Drivers/CMSIS/core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 322:Drivers/CMSIS/core_cm3.h **** }  NVIC_Type;
 323:Drivers/CMSIS/core_cm3.h **** 
 324:Drivers/CMSIS/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 325:Drivers/CMSIS/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 326:Drivers/CMSIS/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 327:Drivers/CMSIS/core_cm3.h **** 
 328:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 329:Drivers/CMSIS/core_cm3.h **** 
 330:Drivers/CMSIS/core_cm3.h **** 
 331:Drivers/CMSIS/core_cm3.h **** /** \ingroup  CMSIS_core_register
 332:Drivers/CMSIS/core_cm3.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 333:Drivers/CMSIS/core_cm3.h ****     \brief      Type definitions for the System Control Block Registers
 334:Drivers/CMSIS/core_cm3.h ****   @{
 335:Drivers/CMSIS/core_cm3.h ****  */
 336:Drivers/CMSIS/core_cm3.h **** 
 337:Drivers/CMSIS/core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 338:Drivers/CMSIS/core_cm3.h ****  */
 339:Drivers/CMSIS/core_cm3.h **** typedef struct
 340:Drivers/CMSIS/core_cm3.h **** {
 341:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 342:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 343:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 344:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 345:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 346:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 347:Drivers/CMSIS/core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 348:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 349:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 350:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 351:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 352:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 353:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 354:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 355:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 356:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 357:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 358:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 359:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 360:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED0[5];
 361:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 362:Drivers/CMSIS/core_cm3.h **** } SCB_Type;
 363:Drivers/CMSIS/core_cm3.h **** 
 364:Drivers/CMSIS/core_cm3.h **** /* SCB CPUID Register Definitions */
 365:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 366:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 367:Drivers/CMSIS/core_cm3.h **** 
 368:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 369:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
ARM GAS  /tmp/ccFZtiGI.s 			page 9


 370:Drivers/CMSIS/core_cm3.h **** 
 371:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 372:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 373:Drivers/CMSIS/core_cm3.h **** 
 374:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 375:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 376:Drivers/CMSIS/core_cm3.h **** 
 377:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 378:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 379:Drivers/CMSIS/core_cm3.h **** 
 380:Drivers/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 381:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 382:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 383:Drivers/CMSIS/core_cm3.h **** 
 384:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 385:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 386:Drivers/CMSIS/core_cm3.h **** 
 387:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 388:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 389:Drivers/CMSIS/core_cm3.h **** 
 390:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 391:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 392:Drivers/CMSIS/core_cm3.h **** 
 393:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 394:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 395:Drivers/CMSIS/core_cm3.h **** 
 396:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 397:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 398:Drivers/CMSIS/core_cm3.h **** 
 399:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 400:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 401:Drivers/CMSIS/core_cm3.h **** 
 402:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 403:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 404:Drivers/CMSIS/core_cm3.h **** 
 405:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 406:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 407:Drivers/CMSIS/core_cm3.h **** 
 408:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 409:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 410:Drivers/CMSIS/core_cm3.h **** 
 411:Drivers/CMSIS/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 412:Drivers/CMSIS/core_cm3.h **** #if (__CM3_REV < 0x0201)                   /* core r2p1 */
 413:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 414:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 415:Drivers/CMSIS/core_cm3.h **** 
 416:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 417:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 418:Drivers/CMSIS/core_cm3.h **** #else
 419:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 420:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 421:Drivers/CMSIS/core_cm3.h **** #endif
 422:Drivers/CMSIS/core_cm3.h **** 
 423:Drivers/CMSIS/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 424:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 425:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 426:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  /tmp/ccFZtiGI.s 			page 10


 427:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 428:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 429:Drivers/CMSIS/core_cm3.h **** 
 430:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 431:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 432:Drivers/CMSIS/core_cm3.h **** 
 433:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 434:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 435:Drivers/CMSIS/core_cm3.h **** 
 436:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 437:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 438:Drivers/CMSIS/core_cm3.h **** 
 439:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 440:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 441:Drivers/CMSIS/core_cm3.h **** 
 442:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 443:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 444:Drivers/CMSIS/core_cm3.h **** 
 445:Drivers/CMSIS/core_cm3.h **** /* SCB System Control Register Definitions */
 446:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 447:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 448:Drivers/CMSIS/core_cm3.h **** 
 449:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 450:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 451:Drivers/CMSIS/core_cm3.h **** 
 452:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 453:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 454:Drivers/CMSIS/core_cm3.h **** 
 455:Drivers/CMSIS/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 456:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 457:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 458:Drivers/CMSIS/core_cm3.h **** 
 459:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 460:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 461:Drivers/CMSIS/core_cm3.h **** 
 462:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 463:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 464:Drivers/CMSIS/core_cm3.h **** 
 465:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 466:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 467:Drivers/CMSIS/core_cm3.h **** 
 468:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 469:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 470:Drivers/CMSIS/core_cm3.h **** 
 471:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 472:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 473:Drivers/CMSIS/core_cm3.h **** 
 474:Drivers/CMSIS/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 475:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 476:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 477:Drivers/CMSIS/core_cm3.h **** 
 478:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 479:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 480:Drivers/CMSIS/core_cm3.h **** 
 481:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 482:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 483:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  /tmp/ccFZtiGI.s 			page 11


 484:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 485:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 486:Drivers/CMSIS/core_cm3.h **** 
 487:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 488:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 489:Drivers/CMSIS/core_cm3.h **** 
 490:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 491:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 492:Drivers/CMSIS/core_cm3.h **** 
 493:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 494:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 495:Drivers/CMSIS/core_cm3.h **** 
 496:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 497:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 498:Drivers/CMSIS/core_cm3.h **** 
 499:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 500:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 501:Drivers/CMSIS/core_cm3.h **** 
 502:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 503:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 504:Drivers/CMSIS/core_cm3.h **** 
 505:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 506:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 507:Drivers/CMSIS/core_cm3.h **** 
 508:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 509:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 510:Drivers/CMSIS/core_cm3.h **** 
 511:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 512:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 513:Drivers/CMSIS/core_cm3.h **** 
 514:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 515:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 516:Drivers/CMSIS/core_cm3.h **** 
 517:Drivers/CMSIS/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 518:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 519:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 520:Drivers/CMSIS/core_cm3.h **** 
 521:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 522:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 523:Drivers/CMSIS/core_cm3.h **** 
 524:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 525:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 526:Drivers/CMSIS/core_cm3.h **** 
 527:Drivers/CMSIS/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 528:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 529:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 530:Drivers/CMSIS/core_cm3.h **** 
 531:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 532:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 533:Drivers/CMSIS/core_cm3.h **** 
 534:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 535:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 536:Drivers/CMSIS/core_cm3.h **** 
 537:Drivers/CMSIS/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 538:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 539:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 540:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  /tmp/ccFZtiGI.s 			page 12


 541:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 542:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 543:Drivers/CMSIS/core_cm3.h **** 
 544:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 545:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 546:Drivers/CMSIS/core_cm3.h **** 
 547:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 548:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 549:Drivers/CMSIS/core_cm3.h **** 
 550:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 551:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 552:Drivers/CMSIS/core_cm3.h **** 
 553:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SCB */
 554:Drivers/CMSIS/core_cm3.h **** 
 555:Drivers/CMSIS/core_cm3.h **** 
 556:Drivers/CMSIS/core_cm3.h **** /** \ingroup  CMSIS_core_register
 557:Drivers/CMSIS/core_cm3.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 558:Drivers/CMSIS/core_cm3.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 559:Drivers/CMSIS/core_cm3.h ****   @{
 560:Drivers/CMSIS/core_cm3.h ****  */
 561:Drivers/CMSIS/core_cm3.h **** 
 562:Drivers/CMSIS/core_cm3.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 563:Drivers/CMSIS/core_cm3.h ****  */
 564:Drivers/CMSIS/core_cm3.h **** typedef struct
 565:Drivers/CMSIS/core_cm3.h **** {
 566:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED0[1];
 567:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 568:Drivers/CMSIS/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 569:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 570:Drivers/CMSIS/core_cm3.h **** #else
 571:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED1[1];
 572:Drivers/CMSIS/core_cm3.h **** #endif
 573:Drivers/CMSIS/core_cm3.h **** } SCnSCB_Type;
 574:Drivers/CMSIS/core_cm3.h **** 
 575:Drivers/CMSIS/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 576:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 577:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 578:Drivers/CMSIS/core_cm3.h **** 
 579:Drivers/CMSIS/core_cm3.h **** /* Auxiliary Control Register Definitions */
 580:Drivers/CMSIS/core_cm3.h **** 
 581:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 582:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 583:Drivers/CMSIS/core_cm3.h **** 
 584:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 585:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 586:Drivers/CMSIS/core_cm3.h **** 
 587:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 588:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 589:Drivers/CMSIS/core_cm3.h **** 
 590:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 591:Drivers/CMSIS/core_cm3.h **** 
 592:Drivers/CMSIS/core_cm3.h **** 
 593:Drivers/CMSIS/core_cm3.h **** /** \ingroup  CMSIS_core_register
 594:Drivers/CMSIS/core_cm3.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 595:Drivers/CMSIS/core_cm3.h ****     \brief      Type definitions for the System Timer Registers.
 596:Drivers/CMSIS/core_cm3.h ****   @{
 597:Drivers/CMSIS/core_cm3.h ****  */
ARM GAS  /tmp/ccFZtiGI.s 			page 13


 598:Drivers/CMSIS/core_cm3.h **** 
 599:Drivers/CMSIS/core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 600:Drivers/CMSIS/core_cm3.h ****  */
 601:Drivers/CMSIS/core_cm3.h **** typedef struct
 602:Drivers/CMSIS/core_cm3.h **** {
 603:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 604:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 605:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 606:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 607:Drivers/CMSIS/core_cm3.h **** } SysTick_Type;
 608:Drivers/CMSIS/core_cm3.h **** 
 609:Drivers/CMSIS/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 610:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 611:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 612:Drivers/CMSIS/core_cm3.h **** 
 613:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 614:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 615:Drivers/CMSIS/core_cm3.h **** 
 616:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 617:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 618:Drivers/CMSIS/core_cm3.h **** 
 619:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 620:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 621:Drivers/CMSIS/core_cm3.h **** 
 622:Drivers/CMSIS/core_cm3.h **** /* SysTick Reload Register Definitions */
 623:Drivers/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 624:Drivers/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 625:Drivers/CMSIS/core_cm3.h **** 
 626:Drivers/CMSIS/core_cm3.h **** /* SysTick Current Register Definitions */
 627:Drivers/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 628:Drivers/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 629:Drivers/CMSIS/core_cm3.h **** 
 630:Drivers/CMSIS/core_cm3.h **** /* SysTick Calibration Register Definitions */
 631:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 632:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 633:Drivers/CMSIS/core_cm3.h **** 
 634:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 635:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 636:Drivers/CMSIS/core_cm3.h **** 
 637:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 638:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 639:Drivers/CMSIS/core_cm3.h **** 
 640:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 641:Drivers/CMSIS/core_cm3.h **** 
 642:Drivers/CMSIS/core_cm3.h **** 
 643:Drivers/CMSIS/core_cm3.h **** /** \ingroup  CMSIS_core_register
 644:Drivers/CMSIS/core_cm3.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 645:Drivers/CMSIS/core_cm3.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 646:Drivers/CMSIS/core_cm3.h ****   @{
 647:Drivers/CMSIS/core_cm3.h ****  */
 648:Drivers/CMSIS/core_cm3.h **** 
 649:Drivers/CMSIS/core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 650:Drivers/CMSIS/core_cm3.h ****  */
 651:Drivers/CMSIS/core_cm3.h **** typedef struct
 652:Drivers/CMSIS/core_cm3.h **** {
 653:Drivers/CMSIS/core_cm3.h ****   __O  union
 654:Drivers/CMSIS/core_cm3.h ****   {
ARM GAS  /tmp/ccFZtiGI.s 			page 14


 655:Drivers/CMSIS/core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 656:Drivers/CMSIS/core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 657:Drivers/CMSIS/core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 658:Drivers/CMSIS/core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 659:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED0[864];
 660:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 661:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED1[15];
 662:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 663:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED2[15];
 664:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 665:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED3[29];
 666:Drivers/CMSIS/core_cm3.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 667:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 668:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 669:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED4[43];
 670:Drivers/CMSIS/core_cm3.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 671:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 672:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED5[6];
 673:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 674:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 675:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 676:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 677:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 678:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 679:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 680:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 681:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 682:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 683:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 684:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 685:Drivers/CMSIS/core_cm3.h **** } ITM_Type;
 686:Drivers/CMSIS/core_cm3.h **** 
 687:Drivers/CMSIS/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 688:Drivers/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 689:Drivers/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 690:Drivers/CMSIS/core_cm3.h **** 
 691:Drivers/CMSIS/core_cm3.h **** /* ITM Trace Control Register Definitions */
 692:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 693:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 694:Drivers/CMSIS/core_cm3.h **** 
 695:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 696:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 697:Drivers/CMSIS/core_cm3.h **** 
 698:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 699:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 700:Drivers/CMSIS/core_cm3.h **** 
 701:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 702:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 703:Drivers/CMSIS/core_cm3.h **** 
 704:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 705:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 706:Drivers/CMSIS/core_cm3.h **** 
 707:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 708:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 709:Drivers/CMSIS/core_cm3.h **** 
 710:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 711:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
ARM GAS  /tmp/ccFZtiGI.s 			page 15


 712:Drivers/CMSIS/core_cm3.h **** 
 713:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 714:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 715:Drivers/CMSIS/core_cm3.h **** 
 716:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 717:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 718:Drivers/CMSIS/core_cm3.h **** 
 719:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Write Register Definitions */
 720:Drivers/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 721:Drivers/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 722:Drivers/CMSIS/core_cm3.h **** 
 723:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Read Register Definitions */
 724:Drivers/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 725:Drivers/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 726:Drivers/CMSIS/core_cm3.h **** 
 727:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 728:Drivers/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 729:Drivers/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 730:Drivers/CMSIS/core_cm3.h **** 
 731:Drivers/CMSIS/core_cm3.h **** /* ITM Lock Status Register Definitions */
 732:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 733:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 734:Drivers/CMSIS/core_cm3.h **** 
 735:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 736:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 737:Drivers/CMSIS/core_cm3.h **** 
 738:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 739:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 740:Drivers/CMSIS/core_cm3.h **** 
 741:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 742:Drivers/CMSIS/core_cm3.h **** 
 743:Drivers/CMSIS/core_cm3.h **** 
 744:Drivers/CMSIS/core_cm3.h **** /** \ingroup  CMSIS_core_register
 745:Drivers/CMSIS/core_cm3.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 746:Drivers/CMSIS/core_cm3.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 747:Drivers/CMSIS/core_cm3.h ****   @{
 748:Drivers/CMSIS/core_cm3.h ****  */
 749:Drivers/CMSIS/core_cm3.h **** 
 750:Drivers/CMSIS/core_cm3.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 751:Drivers/CMSIS/core_cm3.h ****  */
 752:Drivers/CMSIS/core_cm3.h **** typedef struct
 753:Drivers/CMSIS/core_cm3.h **** {
 754:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 755:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 756:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 757:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 758:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 759:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 760:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 761:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 762:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 763:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 764:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 765:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED0[1];
 766:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 767:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 768:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
ARM GAS  /tmp/ccFZtiGI.s 			page 16


 769:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED1[1];
 770:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 771:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 772:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 773:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED2[1];
 774:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 775:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 776:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 777:Drivers/CMSIS/core_cm3.h **** } DWT_Type;
 778:Drivers/CMSIS/core_cm3.h **** 
 779:Drivers/CMSIS/core_cm3.h **** /* DWT Control Register Definitions */
 780:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 781:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 782:Drivers/CMSIS/core_cm3.h **** 
 783:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 784:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 785:Drivers/CMSIS/core_cm3.h **** 
 786:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 787:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 788:Drivers/CMSIS/core_cm3.h **** 
 789:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 790:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 791:Drivers/CMSIS/core_cm3.h **** 
 792:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 793:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 794:Drivers/CMSIS/core_cm3.h **** 
 795:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 796:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 797:Drivers/CMSIS/core_cm3.h **** 
 798:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 799:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 800:Drivers/CMSIS/core_cm3.h **** 
 801:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 802:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 803:Drivers/CMSIS/core_cm3.h **** 
 804:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 805:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 806:Drivers/CMSIS/core_cm3.h **** 
 807:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 808:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 809:Drivers/CMSIS/core_cm3.h **** 
 810:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 811:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 812:Drivers/CMSIS/core_cm3.h **** 
 813:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 814:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 815:Drivers/CMSIS/core_cm3.h **** 
 816:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 817:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 818:Drivers/CMSIS/core_cm3.h **** 
 819:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 820:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 821:Drivers/CMSIS/core_cm3.h **** 
 822:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 823:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 824:Drivers/CMSIS/core_cm3.h **** 
 825:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
ARM GAS  /tmp/ccFZtiGI.s 			page 17


 826:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 827:Drivers/CMSIS/core_cm3.h **** 
 828:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 829:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 830:Drivers/CMSIS/core_cm3.h **** 
 831:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 832:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 833:Drivers/CMSIS/core_cm3.h **** 
 834:Drivers/CMSIS/core_cm3.h **** /* DWT CPI Count Register Definitions */
 835:Drivers/CMSIS/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 836:Drivers/CMSIS/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 837:Drivers/CMSIS/core_cm3.h **** 
 838:Drivers/CMSIS/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 839:Drivers/CMSIS/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 840:Drivers/CMSIS/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 841:Drivers/CMSIS/core_cm3.h **** 
 842:Drivers/CMSIS/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 843:Drivers/CMSIS/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 844:Drivers/CMSIS/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 845:Drivers/CMSIS/core_cm3.h **** 
 846:Drivers/CMSIS/core_cm3.h **** /* DWT LSU Count Register Definitions */
 847:Drivers/CMSIS/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 848:Drivers/CMSIS/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 849:Drivers/CMSIS/core_cm3.h **** 
 850:Drivers/CMSIS/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 851:Drivers/CMSIS/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 852:Drivers/CMSIS/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 853:Drivers/CMSIS/core_cm3.h **** 
 854:Drivers/CMSIS/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 855:Drivers/CMSIS/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 856:Drivers/CMSIS/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 857:Drivers/CMSIS/core_cm3.h **** 
 858:Drivers/CMSIS/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 859:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 860:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 861:Drivers/CMSIS/core_cm3.h **** 
 862:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 863:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 864:Drivers/CMSIS/core_cm3.h **** 
 865:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 866:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 867:Drivers/CMSIS/core_cm3.h **** 
 868:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 869:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 870:Drivers/CMSIS/core_cm3.h **** 
 871:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 872:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 873:Drivers/CMSIS/core_cm3.h **** 
 874:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 875:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 876:Drivers/CMSIS/core_cm3.h **** 
 877:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 878:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 879:Drivers/CMSIS/core_cm3.h **** 
 880:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 881:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 882:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  /tmp/ccFZtiGI.s 			page 18


 883:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 884:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 885:Drivers/CMSIS/core_cm3.h **** 
 886:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 887:Drivers/CMSIS/core_cm3.h **** 
 888:Drivers/CMSIS/core_cm3.h **** 
 889:Drivers/CMSIS/core_cm3.h **** /** \ingroup  CMSIS_core_register
 890:Drivers/CMSIS/core_cm3.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 891:Drivers/CMSIS/core_cm3.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 892:Drivers/CMSIS/core_cm3.h ****   @{
 893:Drivers/CMSIS/core_cm3.h ****  */
 894:Drivers/CMSIS/core_cm3.h **** 
 895:Drivers/CMSIS/core_cm3.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 896:Drivers/CMSIS/core_cm3.h ****  */
 897:Drivers/CMSIS/core_cm3.h **** typedef struct
 898:Drivers/CMSIS/core_cm3.h **** {
 899:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 900:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 901:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED0[2];
 902:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 903:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED1[55];
 904:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 905:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED2[131];
 906:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 907:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 908:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 909:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED3[759];
 910:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 911:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 912:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 913:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED4[1];
 914:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 915:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 916:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 917:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED5[39];
 918:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 919:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 920:Drivers/CMSIS/core_cm3.h ****        uint32_t RESERVED7[8];
 921:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 922:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 923:Drivers/CMSIS/core_cm3.h **** } TPI_Type;
 924:Drivers/CMSIS/core_cm3.h **** 
 925:Drivers/CMSIS/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 926:Drivers/CMSIS/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 927:Drivers/CMSIS/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 928:Drivers/CMSIS/core_cm3.h **** 
 929:Drivers/CMSIS/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
 930:Drivers/CMSIS/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 931:Drivers/CMSIS/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 932:Drivers/CMSIS/core_cm3.h **** 
 933:Drivers/CMSIS/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
 934:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 935:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 936:Drivers/CMSIS/core_cm3.h **** 
 937:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 938:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 939:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  /tmp/ccFZtiGI.s 			page 19


 940:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 941:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 942:Drivers/CMSIS/core_cm3.h **** 
 943:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 944:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 945:Drivers/CMSIS/core_cm3.h **** 
 946:Drivers/CMSIS/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
 947:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 948:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 949:Drivers/CMSIS/core_cm3.h **** 
 950:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 951:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 952:Drivers/CMSIS/core_cm3.h **** 
 953:Drivers/CMSIS/core_cm3.h **** /* TPI TRIGGER Register Definitions */
 954:Drivers/CMSIS/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 955:Drivers/CMSIS/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 956:Drivers/CMSIS/core_cm3.h **** 
 957:Drivers/CMSIS/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 958:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 959:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 960:Drivers/CMSIS/core_cm3.h **** 
 961:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 962:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 963:Drivers/CMSIS/core_cm3.h **** 
 964:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 965:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 966:Drivers/CMSIS/core_cm3.h **** 
 967:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 968:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 969:Drivers/CMSIS/core_cm3.h **** 
 970:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 971:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 972:Drivers/CMSIS/core_cm3.h **** 
 973:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 974:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 975:Drivers/CMSIS/core_cm3.h **** 
 976:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 977:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
 978:Drivers/CMSIS/core_cm3.h **** 
 979:Drivers/CMSIS/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
 980:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
 981:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
 982:Drivers/CMSIS/core_cm3.h **** 
 983:Drivers/CMSIS/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
 984:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 985:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
 986:Drivers/CMSIS/core_cm3.h **** 
 987:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 988:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
 989:Drivers/CMSIS/core_cm3.h **** 
 990:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 991:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
 992:Drivers/CMSIS/core_cm3.h **** 
 993:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 994:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
 995:Drivers/CMSIS/core_cm3.h **** 
 996:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
ARM GAS  /tmp/ccFZtiGI.s 			page 20


 997:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
 998:Drivers/CMSIS/core_cm3.h **** 
 999:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1000:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1001:Drivers/CMSIS/core_cm3.h **** 
1002:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1003:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1004:Drivers/CMSIS/core_cm3.h **** 
1005:Drivers/CMSIS/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1006:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1007:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1008:Drivers/CMSIS/core_cm3.h **** 
1009:Drivers/CMSIS/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1010:Drivers/CMSIS/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1011:Drivers/CMSIS/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1012:Drivers/CMSIS/core_cm3.h **** 
1013:Drivers/CMSIS/core_cm3.h **** /* TPI DEVID Register Definitions */
1014:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1015:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1016:Drivers/CMSIS/core_cm3.h **** 
1017:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1018:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1019:Drivers/CMSIS/core_cm3.h **** 
1020:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1021:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1022:Drivers/CMSIS/core_cm3.h **** 
1023:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1024:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1025:Drivers/CMSIS/core_cm3.h **** 
1026:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1027:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1028:Drivers/CMSIS/core_cm3.h **** 
1029:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1030:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1031:Drivers/CMSIS/core_cm3.h **** 
1032:Drivers/CMSIS/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1033:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1034:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1035:Drivers/CMSIS/core_cm3.h **** 
1036:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1037:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1038:Drivers/CMSIS/core_cm3.h **** 
1039:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1040:Drivers/CMSIS/core_cm3.h **** 
1041:Drivers/CMSIS/core_cm3.h **** 
1042:Drivers/CMSIS/core_cm3.h **** #if (__MPU_PRESENT == 1)
1043:Drivers/CMSIS/core_cm3.h **** /** \ingroup  CMSIS_core_register
1044:Drivers/CMSIS/core_cm3.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1045:Drivers/CMSIS/core_cm3.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1046:Drivers/CMSIS/core_cm3.h ****   @{
1047:Drivers/CMSIS/core_cm3.h ****  */
1048:Drivers/CMSIS/core_cm3.h **** 
1049:Drivers/CMSIS/core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1050:Drivers/CMSIS/core_cm3.h ****  */
1051:Drivers/CMSIS/core_cm3.h **** typedef struct
1052:Drivers/CMSIS/core_cm3.h **** {
1053:Drivers/CMSIS/core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
ARM GAS  /tmp/ccFZtiGI.s 			page 21


1054:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1055:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1056:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1057:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1058:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1059:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1060:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1061:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1062:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1063:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1064:Drivers/CMSIS/core_cm3.h **** } MPU_Type;
1065:Drivers/CMSIS/core_cm3.h **** 
1066:Drivers/CMSIS/core_cm3.h **** /* MPU Type Register */
1067:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1068:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1069:Drivers/CMSIS/core_cm3.h **** 
1070:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1071:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1072:Drivers/CMSIS/core_cm3.h **** 
1073:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1074:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1075:Drivers/CMSIS/core_cm3.h **** 
1076:Drivers/CMSIS/core_cm3.h **** /* MPU Control Register */
1077:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1078:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1079:Drivers/CMSIS/core_cm3.h **** 
1080:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1081:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1082:Drivers/CMSIS/core_cm3.h **** 
1083:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1084:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1085:Drivers/CMSIS/core_cm3.h **** 
1086:Drivers/CMSIS/core_cm3.h **** /* MPU Region Number Register */
1087:Drivers/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1088:Drivers/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1089:Drivers/CMSIS/core_cm3.h **** 
1090:Drivers/CMSIS/core_cm3.h **** /* MPU Region Base Address Register */
1091:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1092:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1093:Drivers/CMSIS/core_cm3.h **** 
1094:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1095:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1096:Drivers/CMSIS/core_cm3.h **** 
1097:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1098:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1099:Drivers/CMSIS/core_cm3.h **** 
1100:Drivers/CMSIS/core_cm3.h **** /* MPU Region Attribute and Size Register */
1101:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1102:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1103:Drivers/CMSIS/core_cm3.h **** 
1104:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1105:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1106:Drivers/CMSIS/core_cm3.h **** 
1107:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1108:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1109:Drivers/CMSIS/core_cm3.h **** 
1110:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
ARM GAS  /tmp/ccFZtiGI.s 			page 22


1111:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1112:Drivers/CMSIS/core_cm3.h **** 
1113:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1114:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1115:Drivers/CMSIS/core_cm3.h **** 
1116:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1117:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1118:Drivers/CMSIS/core_cm3.h **** 
1119:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1120:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1121:Drivers/CMSIS/core_cm3.h **** 
1122:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1123:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1124:Drivers/CMSIS/core_cm3.h **** 
1125:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1126:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1127:Drivers/CMSIS/core_cm3.h **** 
1128:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1129:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1130:Drivers/CMSIS/core_cm3.h **** 
1131:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_MPU */
1132:Drivers/CMSIS/core_cm3.h **** #endif
1133:Drivers/CMSIS/core_cm3.h **** 
1134:Drivers/CMSIS/core_cm3.h **** 
1135:Drivers/CMSIS/core_cm3.h **** /** \ingroup  CMSIS_core_register
1136:Drivers/CMSIS/core_cm3.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1137:Drivers/CMSIS/core_cm3.h ****     \brief      Type definitions for the Core Debug Registers
1138:Drivers/CMSIS/core_cm3.h ****   @{
1139:Drivers/CMSIS/core_cm3.h ****  */
1140:Drivers/CMSIS/core_cm3.h **** 
1141:Drivers/CMSIS/core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1142:Drivers/CMSIS/core_cm3.h ****  */
1143:Drivers/CMSIS/core_cm3.h **** typedef struct
1144:Drivers/CMSIS/core_cm3.h **** {
1145:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1146:Drivers/CMSIS/core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1147:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1148:Drivers/CMSIS/core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1149:Drivers/CMSIS/core_cm3.h **** } CoreDebug_Type;
1150:Drivers/CMSIS/core_cm3.h **** 
1151:Drivers/CMSIS/core_cm3.h **** /* Debug Halting Control and Status Register */
1152:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1153:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1154:Drivers/CMSIS/core_cm3.h **** 
1155:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1156:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1157:Drivers/CMSIS/core_cm3.h **** 
1158:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1159:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1160:Drivers/CMSIS/core_cm3.h **** 
1161:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1162:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1163:Drivers/CMSIS/core_cm3.h **** 
1164:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1165:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1166:Drivers/CMSIS/core_cm3.h **** 
1167:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
ARM GAS  /tmp/ccFZtiGI.s 			page 23


1168:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1169:Drivers/CMSIS/core_cm3.h **** 
1170:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1171:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1172:Drivers/CMSIS/core_cm3.h **** 
1173:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1174:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1175:Drivers/CMSIS/core_cm3.h **** 
1176:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1177:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1178:Drivers/CMSIS/core_cm3.h **** 
1179:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1180:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1181:Drivers/CMSIS/core_cm3.h **** 
1182:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1183:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1184:Drivers/CMSIS/core_cm3.h **** 
1185:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1186:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1187:Drivers/CMSIS/core_cm3.h **** 
1188:Drivers/CMSIS/core_cm3.h **** /* Debug Core Register Selector Register */
1189:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1190:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1191:Drivers/CMSIS/core_cm3.h **** 
1192:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1193:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1194:Drivers/CMSIS/core_cm3.h **** 
1195:Drivers/CMSIS/core_cm3.h **** /* Debug Exception and Monitor Control Register */
1196:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1197:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1198:Drivers/CMSIS/core_cm3.h **** 
1199:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1200:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1201:Drivers/CMSIS/core_cm3.h **** 
1202:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1203:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1204:Drivers/CMSIS/core_cm3.h **** 
1205:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1206:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1207:Drivers/CMSIS/core_cm3.h **** 
1208:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1209:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1210:Drivers/CMSIS/core_cm3.h **** 
1211:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1212:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1213:Drivers/CMSIS/core_cm3.h **** 
1214:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1215:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1216:Drivers/CMSIS/core_cm3.h **** 
1217:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1218:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1219:Drivers/CMSIS/core_cm3.h **** 
1220:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1221:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1222:Drivers/CMSIS/core_cm3.h **** 
1223:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1224:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
ARM GAS  /tmp/ccFZtiGI.s 			page 24


1225:Drivers/CMSIS/core_cm3.h **** 
1226:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1227:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1228:Drivers/CMSIS/core_cm3.h **** 
1229:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1230:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1231:Drivers/CMSIS/core_cm3.h **** 
1232:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1233:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1234:Drivers/CMSIS/core_cm3.h **** 
1235:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1236:Drivers/CMSIS/core_cm3.h **** 
1237:Drivers/CMSIS/core_cm3.h **** 
1238:Drivers/CMSIS/core_cm3.h **** /** \ingroup    CMSIS_core_register
1239:Drivers/CMSIS/core_cm3.h ****     \defgroup   CMSIS_core_base     Core Definitions
1240:Drivers/CMSIS/core_cm3.h ****     \brief      Definitions for base addresses, unions, and structures.
1241:Drivers/CMSIS/core_cm3.h ****   @{
1242:Drivers/CMSIS/core_cm3.h ****  */
1243:Drivers/CMSIS/core_cm3.h **** 
1244:Drivers/CMSIS/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1245:Drivers/CMSIS/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1246:Drivers/CMSIS/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1247:Drivers/CMSIS/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1248:Drivers/CMSIS/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1249:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1250:Drivers/CMSIS/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1251:Drivers/CMSIS/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1252:Drivers/CMSIS/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1253:Drivers/CMSIS/core_cm3.h **** 
1254:Drivers/CMSIS/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1255:Drivers/CMSIS/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1256:Drivers/CMSIS/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1257:Drivers/CMSIS/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1258:Drivers/CMSIS/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1259:Drivers/CMSIS/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1260:Drivers/CMSIS/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1261:Drivers/CMSIS/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1262:Drivers/CMSIS/core_cm3.h **** 
1263:Drivers/CMSIS/core_cm3.h **** #if (__MPU_PRESENT == 1)
1264:Drivers/CMSIS/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1265:Drivers/CMSIS/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1266:Drivers/CMSIS/core_cm3.h **** #endif
1267:Drivers/CMSIS/core_cm3.h **** 
1268:Drivers/CMSIS/core_cm3.h **** /*@} */
1269:Drivers/CMSIS/core_cm3.h **** 
1270:Drivers/CMSIS/core_cm3.h **** 
1271:Drivers/CMSIS/core_cm3.h **** 
1272:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
1273:Drivers/CMSIS/core_cm3.h ****  *                Hardware Abstraction Layer
1274:Drivers/CMSIS/core_cm3.h ****   Core Function Interface contains:
1275:Drivers/CMSIS/core_cm3.h ****   - Core NVIC Functions
1276:Drivers/CMSIS/core_cm3.h ****   - Core SysTick Functions
1277:Drivers/CMSIS/core_cm3.h ****   - Core Debug Functions
1278:Drivers/CMSIS/core_cm3.h ****   - Core Register Access Functions
1279:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
1280:Drivers/CMSIS/core_cm3.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1281:Drivers/CMSIS/core_cm3.h **** */
ARM GAS  /tmp/ccFZtiGI.s 			page 25


1282:Drivers/CMSIS/core_cm3.h **** 
1283:Drivers/CMSIS/core_cm3.h **** 
1284:Drivers/CMSIS/core_cm3.h **** 
1285:Drivers/CMSIS/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1286:Drivers/CMSIS/core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1287:Drivers/CMSIS/core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1288:Drivers/CMSIS/core_cm3.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1289:Drivers/CMSIS/core_cm3.h ****     @{
1290:Drivers/CMSIS/core_cm3.h ****  */
1291:Drivers/CMSIS/core_cm3.h **** 
1292:Drivers/CMSIS/core_cm3.h **** /** \brief  Set Priority Grouping
1293:Drivers/CMSIS/core_cm3.h **** 
1294:Drivers/CMSIS/core_cm3.h ****   The function sets the priority grouping field using the required unlock sequence.
1295:Drivers/CMSIS/core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1296:Drivers/CMSIS/core_cm3.h ****   Only values from 0..7 are used.
1297:Drivers/CMSIS/core_cm3.h ****   In case of a conflict between priority grouping and available
1298:Drivers/CMSIS/core_cm3.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1299:Drivers/CMSIS/core_cm3.h **** 
1300:Drivers/CMSIS/core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field.
1301:Drivers/CMSIS/core_cm3.h ****  */
1302:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1303:Drivers/CMSIS/core_cm3.h **** {
1304:Drivers/CMSIS/core_cm3.h ****   uint32_t reg_value;
1305:Drivers/CMSIS/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1306:Drivers/CMSIS/core_cm3.h **** 
1307:Drivers/CMSIS/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1308:Drivers/CMSIS/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1309:Drivers/CMSIS/core_cm3.h ****   reg_value  =  (reg_value                                 |
1310:Drivers/CMSIS/core_cm3.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1311:Drivers/CMSIS/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1312:Drivers/CMSIS/core_cm3.h ****   SCB->AIRCR =  reg_value;
1313:Drivers/CMSIS/core_cm3.h **** }
1314:Drivers/CMSIS/core_cm3.h **** 
1315:Drivers/CMSIS/core_cm3.h **** 
1316:Drivers/CMSIS/core_cm3.h **** /** \brief  Get Priority Grouping
1317:Drivers/CMSIS/core_cm3.h **** 
1318:Drivers/CMSIS/core_cm3.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1319:Drivers/CMSIS/core_cm3.h **** 
1320:Drivers/CMSIS/core_cm3.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1321:Drivers/CMSIS/core_cm3.h ****  */
1322:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1323:Drivers/CMSIS/core_cm3.h **** {
1324:Drivers/CMSIS/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1325:Drivers/CMSIS/core_cm3.h **** }
1326:Drivers/CMSIS/core_cm3.h **** 
1327:Drivers/CMSIS/core_cm3.h **** 
1328:Drivers/CMSIS/core_cm3.h **** /** \brief  Enable External Interrupt
1329:Drivers/CMSIS/core_cm3.h **** 
1330:Drivers/CMSIS/core_cm3.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1331:Drivers/CMSIS/core_cm3.h **** 
1332:Drivers/CMSIS/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1333:Drivers/CMSIS/core_cm3.h ****  */
1334:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1335:Drivers/CMSIS/core_cm3.h **** {
1336:Drivers/CMSIS/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
1337:Drivers/CMSIS/core_cm3.h **** }
1338:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  /tmp/ccFZtiGI.s 			page 26


1339:Drivers/CMSIS/core_cm3.h **** 
1340:Drivers/CMSIS/core_cm3.h **** /** \brief  Disable External Interrupt
1341:Drivers/CMSIS/core_cm3.h **** 
1342:Drivers/CMSIS/core_cm3.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1343:Drivers/CMSIS/core_cm3.h **** 
1344:Drivers/CMSIS/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1345:Drivers/CMSIS/core_cm3.h ****  */
1346:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1347:Drivers/CMSIS/core_cm3.h **** {
1348:Drivers/CMSIS/core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1349:Drivers/CMSIS/core_cm3.h **** }
1350:Drivers/CMSIS/core_cm3.h **** 
1351:Drivers/CMSIS/core_cm3.h **** 
1352:Drivers/CMSIS/core_cm3.h **** /** \brief  Get Pending Interrupt
1353:Drivers/CMSIS/core_cm3.h **** 
1354:Drivers/CMSIS/core_cm3.h ****     The function reads the pending register in the NVIC and returns the pending bit
1355:Drivers/CMSIS/core_cm3.h ****     for the specified interrupt.
1356:Drivers/CMSIS/core_cm3.h **** 
1357:Drivers/CMSIS/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1358:Drivers/CMSIS/core_cm3.h **** 
1359:Drivers/CMSIS/core_cm3.h ****     \return             0  Interrupt status is not pending.
1360:Drivers/CMSIS/core_cm3.h ****     \return             1  Interrupt status is pending.
1361:Drivers/CMSIS/core_cm3.h ****  */
1362:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1363:Drivers/CMSIS/core_cm3.h **** {
1364:Drivers/CMSIS/core_cm3.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1365:Drivers/CMSIS/core_cm3.h **** }
1366:Drivers/CMSIS/core_cm3.h **** 
1367:Drivers/CMSIS/core_cm3.h **** 
1368:Drivers/CMSIS/core_cm3.h **** /** \brief  Set Pending Interrupt
1369:Drivers/CMSIS/core_cm3.h **** 
1370:Drivers/CMSIS/core_cm3.h ****     The function sets the pending bit of an external interrupt.
1371:Drivers/CMSIS/core_cm3.h **** 
1372:Drivers/CMSIS/core_cm3.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1373:Drivers/CMSIS/core_cm3.h ****  */
1374:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1375:Drivers/CMSIS/core_cm3.h **** {
1376:Drivers/CMSIS/core_cm3.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1377:Drivers/CMSIS/core_cm3.h **** }
1378:Drivers/CMSIS/core_cm3.h **** 
1379:Drivers/CMSIS/core_cm3.h **** 
1380:Drivers/CMSIS/core_cm3.h **** /** \brief  Clear Pending Interrupt
1381:Drivers/CMSIS/core_cm3.h **** 
1382:Drivers/CMSIS/core_cm3.h ****     The function clears the pending bit of an external interrupt.
1383:Drivers/CMSIS/core_cm3.h **** 
1384:Drivers/CMSIS/core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1385:Drivers/CMSIS/core_cm3.h ****  */
1386:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1387:Drivers/CMSIS/core_cm3.h **** {
1388:Drivers/CMSIS/core_cm3.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1389:Drivers/CMSIS/core_cm3.h **** }
1390:Drivers/CMSIS/core_cm3.h **** 
1391:Drivers/CMSIS/core_cm3.h **** 
1392:Drivers/CMSIS/core_cm3.h **** /** \brief  Get Active Interrupt
1393:Drivers/CMSIS/core_cm3.h **** 
1394:Drivers/CMSIS/core_cm3.h ****     The function reads the active register in NVIC and returns the active bit.
1395:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  /tmp/ccFZtiGI.s 			page 27


1396:Drivers/CMSIS/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1397:Drivers/CMSIS/core_cm3.h **** 
1398:Drivers/CMSIS/core_cm3.h ****     \return             0  Interrupt status is not active.
1399:Drivers/CMSIS/core_cm3.h ****     \return             1  Interrupt status is active.
1400:Drivers/CMSIS/core_cm3.h ****  */
1401:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1402:Drivers/CMSIS/core_cm3.h **** {
1403:Drivers/CMSIS/core_cm3.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1404:Drivers/CMSIS/core_cm3.h **** }
1405:Drivers/CMSIS/core_cm3.h **** 
1406:Drivers/CMSIS/core_cm3.h **** 
1407:Drivers/CMSIS/core_cm3.h **** /** \brief  Set Interrupt Priority
1408:Drivers/CMSIS/core_cm3.h **** 
1409:Drivers/CMSIS/core_cm3.h ****     The function sets the priority of an interrupt.
1410:Drivers/CMSIS/core_cm3.h **** 
1411:Drivers/CMSIS/core_cm3.h ****     \note The priority cannot be set for every core interrupt.
1412:Drivers/CMSIS/core_cm3.h **** 
1413:Drivers/CMSIS/core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1414:Drivers/CMSIS/core_cm3.h ****     \param [in]  priority  Priority to set.
1415:Drivers/CMSIS/core_cm3.h ****  */
1416:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1417:Drivers/CMSIS/core_cm3.h **** {
1418:Drivers/CMSIS/core_cm3.h ****   if(IRQn < 0) {
1419:Drivers/CMSIS/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
1420:Drivers/CMSIS/core_cm3.h ****   else {
1421:Drivers/CMSIS/core_cm3.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
1422:Drivers/CMSIS/core_cm3.h **** }
1423:Drivers/CMSIS/core_cm3.h **** 
1424:Drivers/CMSIS/core_cm3.h **** 
1425:Drivers/CMSIS/core_cm3.h **** /** \brief  Get Interrupt Priority
1426:Drivers/CMSIS/core_cm3.h **** 
1427:Drivers/CMSIS/core_cm3.h ****     The function reads the priority of an interrupt. The interrupt
1428:Drivers/CMSIS/core_cm3.h ****     number can be positive to specify an external (device specific)
1429:Drivers/CMSIS/core_cm3.h ****     interrupt, or negative to specify an internal (core) interrupt.
1430:Drivers/CMSIS/core_cm3.h **** 
1431:Drivers/CMSIS/core_cm3.h **** 
1432:Drivers/CMSIS/core_cm3.h ****     \param [in]   IRQn  Interrupt number.
1433:Drivers/CMSIS/core_cm3.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1434:Drivers/CMSIS/core_cm3.h ****                         priority bits of the microcontroller.
1435:Drivers/CMSIS/core_cm3.h ****  */
1436:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1437:Drivers/CMSIS/core_cm3.h **** {
1438:Drivers/CMSIS/core_cm3.h **** 
1439:Drivers/CMSIS/core_cm3.h ****   if(IRQn < 0) {
1440:Drivers/CMSIS/core_cm3.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1441:Drivers/CMSIS/core_cm3.h ****   else {
1442:Drivers/CMSIS/core_cm3.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1443:Drivers/CMSIS/core_cm3.h **** }
1444:Drivers/CMSIS/core_cm3.h **** 
1445:Drivers/CMSIS/core_cm3.h **** 
1446:Drivers/CMSIS/core_cm3.h **** /** \brief  Encode Priority
1447:Drivers/CMSIS/core_cm3.h **** 
1448:Drivers/CMSIS/core_cm3.h ****     The function encodes the priority for an interrupt with the given priority group,
1449:Drivers/CMSIS/core_cm3.h ****     preemptive priority value, and subpriority value.
1450:Drivers/CMSIS/core_cm3.h ****     In case of a conflict between priority grouping and available
1451:Drivers/CMSIS/core_cm3.h ****     priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
1452:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  /tmp/ccFZtiGI.s 			page 28


1453:Drivers/CMSIS/core_cm3.h ****     \param [in]     PriorityGroup  Used priority group.
1454:Drivers/CMSIS/core_cm3.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1455:Drivers/CMSIS/core_cm3.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1456:Drivers/CMSIS/core_cm3.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1457:Drivers/CMSIS/core_cm3.h ****  */
1458:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1459:Drivers/CMSIS/core_cm3.h **** {
1460:Drivers/CMSIS/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1461:Drivers/CMSIS/core_cm3.h ****   uint32_t PreemptPriorityBits;
1462:Drivers/CMSIS/core_cm3.h ****   uint32_t SubPriorityBits;
1463:Drivers/CMSIS/core_cm3.h **** 
1464:Drivers/CMSIS/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1465:Drivers/CMSIS/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1466:Drivers/CMSIS/core_cm3.h **** 
1467:Drivers/CMSIS/core_cm3.h ****   return (
1468:Drivers/CMSIS/core_cm3.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1469:Drivers/CMSIS/core_cm3.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1470:Drivers/CMSIS/core_cm3.h ****          );
1471:Drivers/CMSIS/core_cm3.h **** }
1472:Drivers/CMSIS/core_cm3.h **** 
1473:Drivers/CMSIS/core_cm3.h **** 
1474:Drivers/CMSIS/core_cm3.h **** /** \brief  Decode Priority
1475:Drivers/CMSIS/core_cm3.h **** 
1476:Drivers/CMSIS/core_cm3.h ****     The function decodes an interrupt priority value with a given priority group to
1477:Drivers/CMSIS/core_cm3.h ****     preemptive priority value and subpriority value.
1478:Drivers/CMSIS/core_cm3.h ****     In case of a conflict between priority grouping and available
1479:Drivers/CMSIS/core_cm3.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1480:Drivers/CMSIS/core_cm3.h **** 
1481:Drivers/CMSIS/core_cm3.h ****     \param [in]         Priority   Priority value, which can be retrieved with the function \ref NV
1482:Drivers/CMSIS/core_cm3.h ****     \param [in]     PriorityGroup  Used priority group.
1483:Drivers/CMSIS/core_cm3.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1484:Drivers/CMSIS/core_cm3.h ****     \param [out]     pSubPriority  Subpriority value (starting from 0).
1485:Drivers/CMSIS/core_cm3.h ****  */
1486:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1487:Drivers/CMSIS/core_cm3.h **** {
1488:Drivers/CMSIS/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1489:Drivers/CMSIS/core_cm3.h ****   uint32_t PreemptPriorityBits;
1490:Drivers/CMSIS/core_cm3.h ****   uint32_t SubPriorityBits;
1491:Drivers/CMSIS/core_cm3.h **** 
1492:Drivers/CMSIS/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1493:Drivers/CMSIS/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1494:Drivers/CMSIS/core_cm3.h **** 
1495:Drivers/CMSIS/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1496:Drivers/CMSIS/core_cm3.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1497:Drivers/CMSIS/core_cm3.h **** }
1498:Drivers/CMSIS/core_cm3.h **** 
1499:Drivers/CMSIS/core_cm3.h **** 
1500:Drivers/CMSIS/core_cm3.h **** /** \brief  System Reset
1501:Drivers/CMSIS/core_cm3.h **** 
1502:Drivers/CMSIS/core_cm3.h ****     The function initiates a system reset request to reset the MCU.
1503:Drivers/CMSIS/core_cm3.h ****  */
1504:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1505:Drivers/CMSIS/core_cm3.h **** {
1506:Drivers/CMSIS/core_cm3.h ****   __DSB();                                                     /* Ensure all outstanding memory acc
1507:Drivers/CMSIS/core_cm3.h ****                                                                   buffered write are completed befo
1508:Drivers/CMSIS/core_cm3.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
1509:Drivers/CMSIS/core_cm3.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
ARM GAS  /tmp/ccFZtiGI.s 			page 29


1510:Drivers/CMSIS/core_cm3.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1511:Drivers/CMSIS/core_cm3.h ****   __DSB();                                                     /* Ensure completion of memory acces
1512:Drivers/CMSIS/core_cm3.h ****   while(1);                                                    /* wait until reset */
1513:Drivers/CMSIS/core_cm3.h **** }
1514:Drivers/CMSIS/core_cm3.h **** 
1515:Drivers/CMSIS/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1516:Drivers/CMSIS/core_cm3.h **** 
1517:Drivers/CMSIS/core_cm3.h **** 
1518:Drivers/CMSIS/core_cm3.h **** 
1519:Drivers/CMSIS/core_cm3.h **** /* ##################################    SysTick function  ########################################
1520:Drivers/CMSIS/core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1521:Drivers/CMSIS/core_cm3.h ****     \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1522:Drivers/CMSIS/core_cm3.h ****     \brief      Functions that configure the System.
1523:Drivers/CMSIS/core_cm3.h ****   @{
1524:Drivers/CMSIS/core_cm3.h ****  */
1525:Drivers/CMSIS/core_cm3.h **** 
1526:Drivers/CMSIS/core_cm3.h **** #if (__Vendor_SysTickConfig == 0)
1527:Drivers/CMSIS/core_cm3.h **** 
1528:Drivers/CMSIS/core_cm3.h **** /** \brief  System Tick Configuration
1529:Drivers/CMSIS/core_cm3.h **** 
1530:Drivers/CMSIS/core_cm3.h ****     The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
1531:Drivers/CMSIS/core_cm3.h ****     Counter is in free running mode to generate periodic interrupts.
1532:Drivers/CMSIS/core_cm3.h **** 
1533:Drivers/CMSIS/core_cm3.h ****     \param [in]  ticks  Number of ticks between two interrupts.
1534:Drivers/CMSIS/core_cm3.h **** 
1535:Drivers/CMSIS/core_cm3.h ****     \return          0  Function succeeded.
1536:Drivers/CMSIS/core_cm3.h ****     \return          1  Function failed.
1537:Drivers/CMSIS/core_cm3.h **** 
1538:Drivers/CMSIS/core_cm3.h ****     \note     When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1539:Drivers/CMSIS/core_cm3.h ****     function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
1540:Drivers/CMSIS/core_cm3.h ****     must contain a vendor-specific implementation of this function.
1541:Drivers/CMSIS/core_cm3.h **** 
1542:Drivers/CMSIS/core_cm3.h ****  */
1543:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
  37              		.loc 2 1543 26 view .LVU2
  38              	.LBB13:
1544:Drivers/CMSIS/core_cm3.h **** {
1545:Drivers/CMSIS/core_cm3.h ****   if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
  39              		.loc 2 1545 3 view .LVU3
  40              	.LBE13:
  41              	.LBE12:
  42              		.loc 1 52 9 is_stmt 0 view .LVU4
  43 0000 4FF47A72 		mov	r2, #1000
  44 0004 0B4B     		ldr	r3, .L6
  45              	.LVL1:
  46              		.loc 1 52 9 view .LVU5
  47 0006 1B68     		ldr	r3, [r3]
  48              	.LVL2:
  49              		.loc 1 52 9 view .LVU6
  50 0008 B3FBF2F3 		udiv	r3, r3, r2
  51              	.LVL3:
  52              	.LBB21:
  53              	.LBB20:
  54              		.loc 2 1545 14 view .LVU7
  55 000c 013B     		subs	r3, r3, #1
  56              	.LVL4:
  57              		.loc 2 1545 6 view .LVU8
ARM GAS  /tmp/ccFZtiGI.s 			page 30


  58 000e B3F1807F 		cmp	r3, #16777216
  59 0012 0DD2     		bcs	.L2
1546:Drivers/CMSIS/core_cm3.h **** 
1547:Drivers/CMSIS/core_cm3.h ****   SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  60              		.loc 2 1547 3 is_stmt 1 view .LVU9
  61              		.loc 2 1547 18 is_stmt 0 view .LVU10
  62 0014 4FF0E022 		mov	r2, #-536813568
  63              	.LBB14:
  64              	.LBB15:
1419:Drivers/CMSIS/core_cm3.h ****   else {
  65              		.loc 2 1419 42 view .LVU11
  66 0018 F021     		movs	r1, #240
  67              	.LBE15:
  68              	.LBE14:
  69              		.loc 2 1547 18 view .LVU12
  70 001a 5361     		str	r3, [r2, #20]
1548:Drivers/CMSIS/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrup
  71              		.loc 2 1548 3 is_stmt 1 view .LVU13
  72              	.LVL5:
  73              	.LBB18:
  74              	.LBI14:
1416:Drivers/CMSIS/core_cm3.h **** {
  75              		.loc 2 1416 22 view .LVU14
  76              	.LBB16:
1418:Drivers/CMSIS/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
  77              		.loc 2 1418 3 view .LVU15
1419:Drivers/CMSIS/core_cm3.h ****   else {
  78              		.loc 2 1419 5 view .LVU16
1419:Drivers/CMSIS/core_cm3.h ****   else {
  79              		.loc 2 1419 42 is_stmt 0 view .LVU17
  80 001c 064B     		ldr	r3, .L6+4
  81              	.LVL6:
1419:Drivers/CMSIS/core_cm3.h ****   else {
  82              		.loc 2 1419 42 view .LVU18
  83              	.LBE16:
  84              	.LBE18:
1549:Drivers/CMSIS/core_cm3.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
1550:Drivers/CMSIS/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  85              		.loc 2 1550 18 view .LVU19
  86 001e 0720     		movs	r0, #7
  87              	.LBB19:
  88              	.LBB17:
1419:Drivers/CMSIS/core_cm3.h ****   else {
  89              		.loc 2 1419 42 view .LVU20
  90 0020 83F82310 		strb	r1, [r3, #35]
  91              	.LVL7:
1419:Drivers/CMSIS/core_cm3.h ****   else {
  92              		.loc 2 1419 42 view .LVU21
  93              	.LBE17:
  94              	.LBE19:
1549:Drivers/CMSIS/core_cm3.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  95              		.loc 2 1549 3 is_stmt 1 view .LVU22
1549:Drivers/CMSIS/core_cm3.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  96              		.loc 2 1549 18 is_stmt 0 view .LVU23
  97 0024 0021     		movs	r1, #0
  98 0026 9161     		str	r1, [r2, #24]
  99              		.loc 2 1550 3 is_stmt 1 view .LVU24
ARM GAS  /tmp/ccFZtiGI.s 			page 31


 100              		.loc 2 1550 18 is_stmt 0 view .LVU25
 101 0028 1061     		str	r0, [r2, #16]
1551:Drivers/CMSIS/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   |
1552:Drivers/CMSIS/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1553:Drivers/CMSIS/core_cm3.h ****   return (0);                                                  /* Function successful */
 102              		.loc 2 1553 3 is_stmt 1 view .LVU26
 103              		.loc 2 1553 3 is_stmt 0 view .LVU27
 104              	.LBE20:
 105              	.LBE21:
  53:Src/systick.c ****         /* capture error */
  54:Src/systick.c ****         while (1){
  55:Src/systick.c ****         }
  56:Src/systick.c ****     }
  57:Src/systick.c ****     /* configure the systick handler priority */
  58:Src/systick.c ****     NVIC_SetPriority(SysTick_IRQn, 0x00);
 106              		.loc 1 58 5 is_stmt 1 view .LVU28
 107              	.LVL8:
 108              	.LBB22:
 109              	.LBI22:
1416:Drivers/CMSIS/core_cm3.h **** {
 110              		.loc 2 1416 22 view .LVU29
 111              	.LBB23:
1418:Drivers/CMSIS/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 112              		.loc 2 1418 3 view .LVU30
1419:Drivers/CMSIS/core_cm3.h ****   else {
 113              		.loc 2 1419 5 view .LVU31
1419:Drivers/CMSIS/core_cm3.h ****   else {
 114              		.loc 2 1419 42 is_stmt 0 view .LVU32
 115 002a 83F82310 		strb	r1, [r3, #35]
 116              	.LVL9:
1419:Drivers/CMSIS/core_cm3.h ****   else {
 117              		.loc 2 1419 42 view .LVU33
 118              	.LBE23:
 119              	.LBE22:
  59:Src/systick.c **** }
 120              		.loc 1 59 1 view .LVU34
 121 002e 7047     		bx	lr
 122              	.L2:
  54:Src/systick.c ****         }
 123              		.loc 1 54 9 is_stmt 1 discriminator 1 view .LVU35
  55:Src/systick.c ****     }
 124              		.loc 1 55 9 discriminator 1 view .LVU36
  54:Src/systick.c ****         }
 125              		.loc 1 54 15 discriminator 1 view .LVU37
 126 0030 FEE7     		b	.L2
 127              	.L7:
 128 0032 00BF     		.align	2
 129              	.L6:
 130 0034 00000000 		.word	SystemCoreClock
 131 0038 00ED00E0 		.word	-536810240
 132              		.cfi_endproc
 133              	.LFE56:
 135              		.section	.text.delay_1ms,"ax",%progbits
 136              		.align	1
 137              		.global	delay_1ms
 138              		.syntax unified
 139              		.thumb
ARM GAS  /tmp/ccFZtiGI.s 			page 32


 140              		.thumb_func
 141              		.fpu softvfp
 143              	delay_1ms:
 144              	.LVL10:
 145              	.LFB57:
  60:Src/systick.c **** 
  61:Src/systick.c **** /*!
  62:Src/systick.c ****     \brief      delay a time in milliseconds
  63:Src/systick.c ****     \param[in]  count: count in milliseconds
  64:Src/systick.c ****     \param[out] none
  65:Src/systick.c ****     \retval     none
  66:Src/systick.c **** */
  67:Src/systick.c **** void delay_1ms(uint32_t count)
  68:Src/systick.c **** {
 146              		.loc 1 68 1 view -0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 0
 149              		@ frame_needed = 0, uses_anonymous_args = 0
 150              		@ link register save eliminated.
  69:Src/systick.c ****     delay = count;
 151              		.loc 1 69 5 view .LVU39
 152              		.loc 1 69 11 is_stmt 0 view .LVU40
 153 0000 024B     		ldr	r3, .L11
 154 0002 1860     		str	r0, [r3]
  70:Src/systick.c **** 
  71:Src/systick.c ****     while(0 != delay){
 155              		.loc 1 71 5 is_stmt 1 view .LVU41
 156              	.L9:
  72:Src/systick.c ****     }
 157              		.loc 1 72 5 discriminator 1 view .LVU42
  71:Src/systick.c ****     }
 158              		.loc 1 71 10 discriminator 1 view .LVU43
  71:Src/systick.c ****     }
 159              		.loc 1 71 13 is_stmt 0 discriminator 1 view .LVU44
 160 0004 1A68     		ldr	r2, [r3]
  71:Src/systick.c ****     }
 161              		.loc 1 71 10 discriminator 1 view .LVU45
 162 0006 002A     		cmp	r2, #0
 163 0008 FCD1     		bne	.L9
  73:Src/systick.c **** }
 164              		.loc 1 73 1 view .LVU46
 165 000a 7047     		bx	lr
 166              	.L12:
 167              		.align	2
 168              	.L11:
 169 000c 00000000 		.word	.LANCHOR0
 170              		.cfi_endproc
 171              	.LFE57:
 173              		.section	.text.delay_decrement,"ax",%progbits
 174              		.align	1
 175              		.global	delay_decrement
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 179              		.fpu softvfp
 181              	delay_decrement:
 182              	.LFB58:
ARM GAS  /tmp/ccFZtiGI.s 			page 33


  74:Src/systick.c **** 
  75:Src/systick.c **** /*!
  76:Src/systick.c ****     \brief      delay decrement
  77:Src/systick.c ****     \param[in]  none
  78:Src/systick.c ****     \param[out] none
  79:Src/systick.c ****     \retval     none
  80:Src/systick.c **** */
  81:Src/systick.c **** void delay_decrement(void)
  82:Src/systick.c **** {
 183              		.loc 1 82 1 is_stmt 1 view -0
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 0
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187              		@ link register save eliminated.
  83:Src/systick.c ****     if (0 != delay){ 
 188              		.loc 1 83 5 view .LVU48
 189              		.loc 1 83 11 is_stmt 0 view .LVU49
 190 0000 034B     		ldr	r3, .L18
 191 0002 1A68     		ldr	r2, [r3]
 192              		.loc 1 83 8 view .LVU50
 193 0004 12B1     		cbz	r2, .L13
  84:Src/systick.c ****         delay--;
 194              		.loc 1 84 9 is_stmt 1 view .LVU51
 195              		.loc 1 84 14 is_stmt 0 view .LVU52
 196 0006 1A68     		ldr	r2, [r3]
 197 0008 013A     		subs	r2, r2, #1
 198 000a 1A60     		str	r2, [r3]
 199              	.L13:
  85:Src/systick.c ****     }
  86:Src/systick.c **** }
 200              		.loc 1 86 1 view .LVU53
 201 000c 7047     		bx	lr
 202              	.L19:
 203 000e 00BF     		.align	2
 204              	.L18:
 205 0010 00000000 		.word	.LANCHOR0
 206              		.cfi_endproc
 207              	.LFE58:
 209              		.section	.text.tick_count_increment,"ax",%progbits
 210              		.align	1
 211              		.global	tick_count_increment
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 215              		.fpu softvfp
 217              	tick_count_increment:
 218              	.LFB59:
  87:Src/systick.c **** 
  88:Src/systick.c **** /*!
  89:Src/systick.c ****     \brief      tick count increment in ms
  90:Src/systick.c ****     \param[in]  none
  91:Src/systick.c ****     \param[out] none
  92:Src/systick.c ****     \retval     none
  93:Src/systick.c **** */
  94:Src/systick.c **** void tick_count_increment()
  95:Src/systick.c **** {
 219              		.loc 1 95 1 is_stmt 1 view -0
ARM GAS  /tmp/ccFZtiGI.s 			page 34


 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		@ link register save eliminated.
  96:Src/systick.c ****     tick_count_ms++;
 224              		.loc 1 96 5 view .LVU55
 225              		.loc 1 96 18 is_stmt 0 view .LVU56
 226 0000 024A     		ldr	r2, .L21
 227 0002 1368     		ldr	r3, [r2]
 228 0004 0133     		adds	r3, r3, #1
 229 0006 1360     		str	r3, [r2]
  97:Src/systick.c **** }
 230              		.loc 1 97 1 view .LVU57
 231 0008 7047     		bx	lr
 232              	.L22:
 233 000a 00BF     		.align	2
 234              	.L21:
 235 000c 00000000 		.word	.LANCHOR1
 236              		.cfi_endproc
 237              	.LFE59:
 239              		.section	.text.get_tick_count_ms,"ax",%progbits
 240              		.align	1
 241              		.global	get_tick_count_ms
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 245              		.fpu softvfp
 247              	get_tick_count_ms:
 248              	.LVL11:
 249              	.LFB60:
  98:Src/systick.c **** 
  99:Src/systick.c **** /*!
 100:Src/systick.c ****     \brief      get tick count in ms
 101:Src/systick.c ****     \param[in]  *count: pointer to count
 102:Src/systick.c ****     \param[out] none
 103:Src/systick.c ****     \retval     none
 104:Src/systick.c **** */
 105:Src/systick.c **** void get_tick_count_ms(unsigned long *count)
 106:Src/systick.c **** {
 250              		.loc 1 106 1 is_stmt 1 view -0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254              		@ link register save eliminated.
 107:Src/systick.c ****     *count = tick_count_ms;
 255              		.loc 1 107 5 view .LVU59
 256              		.loc 1 107 12 is_stmt 0 view .LVU60
 257 0000 014B     		ldr	r3, .L24
 258 0002 1B68     		ldr	r3, [r3]
 259 0004 0360     		str	r3, [r0]
 108:Src/systick.c **** }
 260              		.loc 1 108 1 view .LVU61
 261 0006 7047     		bx	lr
 262              	.L25:
 263              		.align	2
 264              	.L24:
 265 0008 00000000 		.word	.LANCHOR1
ARM GAS  /tmp/ccFZtiGI.s 			page 35


 266              		.cfi_endproc
 267              	.LFE60:
 269              		.section	.bss.delay,"aw",%nobits
 270              		.align	2
 271              		.set	.LANCHOR0,. + 0
 274              	delay:
 275 0000 00000000 		.space	4
 276              		.section	.bss.tick_count_ms,"aw",%nobits
 277              		.align	2
 278              		.set	.LANCHOR1,. + 0
 281              	tick_count_ms:
 282 0000 00000000 		.space	4
 283              		.text
 284              	.Letext0:
 285              		.file 3 "Drivers/CMSIS/Include/gd32f1x0.h"
 286              		.file 4 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 287              		.file 5 "Drivers/GD32F1x0_standard_peripheral/Include/gd32f1x0_dbg.h"
 288              		.file 6 "Drivers/GD32F1x0_standard_peripheral/Include/gd32f1x0_rcu.h"
 289              		.file 7 "Drivers/CMSIS/Include/system_gd32f1x0.h"
ARM GAS  /tmp/ccFZtiGI.s 			page 36


DEFINED SYMBOLS
                            *ABS*:0000000000000000 systick.c
     /tmp/ccFZtiGI.s:16     .text.systick_config:0000000000000000 $t
     /tmp/ccFZtiGI.s:24     .text.systick_config:0000000000000000 systick_config
     /tmp/ccFZtiGI.s:130    .text.systick_config:0000000000000034 $d
     /tmp/ccFZtiGI.s:136    .text.delay_1ms:0000000000000000 $t
     /tmp/ccFZtiGI.s:143    .text.delay_1ms:0000000000000000 delay_1ms
     /tmp/ccFZtiGI.s:169    .text.delay_1ms:000000000000000c $d
     /tmp/ccFZtiGI.s:174    .text.delay_decrement:0000000000000000 $t
     /tmp/ccFZtiGI.s:181    .text.delay_decrement:0000000000000000 delay_decrement
     /tmp/ccFZtiGI.s:205    .text.delay_decrement:0000000000000010 $d
     /tmp/ccFZtiGI.s:210    .text.tick_count_increment:0000000000000000 $t
     /tmp/ccFZtiGI.s:217    .text.tick_count_increment:0000000000000000 tick_count_increment
     /tmp/ccFZtiGI.s:235    .text.tick_count_increment:000000000000000c $d
     /tmp/ccFZtiGI.s:240    .text.get_tick_count_ms:0000000000000000 $t
     /tmp/ccFZtiGI.s:247    .text.get_tick_count_ms:0000000000000000 get_tick_count_ms
     /tmp/ccFZtiGI.s:265    .text.get_tick_count_ms:0000000000000008 $d
     /tmp/ccFZtiGI.s:270    .bss.delay:0000000000000000 $d
     /tmp/ccFZtiGI.s:274    .bss.delay:0000000000000000 delay
     /tmp/ccFZtiGI.s:277    .bss.tick_count_ms:0000000000000000 $d
     /tmp/ccFZtiGI.s:281    .bss.tick_count_ms:0000000000000000 tick_count_ms

UNDEFINED SYMBOLS
SystemCoreClock
