{
  "module_name": "gf117.c",
  "hash_id": "908bedccecff050890d0027418b72fed336bb0b4e9ab6a1c3aa5d7c5bf5a39c3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/gr/gf117.c",
  "human_readable_source": " \n#include \"gf100.h\"\n#include \"ctxgf100.h\"\n\n#include <nvif/class.h>\n\n \n\nstatic const struct gf100_gr_init\ngf117_gr_init_pe_0[] = {\n\t{ 0x41980c,   1, 0x04, 0x00000010 },\n\t{ 0x419844,   1, 0x04, 0x00000000 },\n\t{ 0x41984c,   1, 0x04, 0x00005bc8 },\n\t{ 0x419850,   3, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf117_gr_init_pes_0[] = {\n\t{ 0x41be04,   1, 0x04, 0x00000000 },\n\t{ 0x41be08,   1, 0x04, 0x00000004 },\n\t{ 0x41be0c,   1, 0x04, 0x00000000 },\n\t{ 0x41be10,   1, 0x04, 0x003b8bc7 },\n\t{ 0x41be14,   2, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf117_gr_init_wwdx_0[] = {\n\t{ 0x41bfd4,   1, 0x04, 0x00800000 },\n\t{ 0x41bfdc,   1, 0x04, 0x00000000 },\n\t{ 0x41bff8,   2, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngf117_gr_init_cbm_0[] = {\n\t{ 0x41becc,   1, 0x04, 0x00000000 },\n\t{ 0x41bee8,   2, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_pack\ngf117_gr_pack_mmio[] = {\n\t{ gf100_gr_init_main_0 },\n\t{ gf100_gr_init_fe_0 },\n\t{ gf100_gr_init_pri_0 },\n\t{ gf100_gr_init_rstr2d_0 },\n\t{ gf119_gr_init_pd_0 },\n\t{ gf119_gr_init_ds_0 },\n\t{ gf100_gr_init_scc_0 },\n\t{ gf119_gr_init_prop_0 },\n\t{ gf108_gr_init_gpc_unk_0 },\n\t{ gf100_gr_init_setup_0 },\n\t{ gf100_gr_init_crstr_0 },\n\t{ gf108_gr_init_setup_1 },\n\t{ gf100_gr_init_zcull_0 },\n\t{ gf119_gr_init_gpm_0 },\n\t{ gf119_gr_init_gpc_unk_1 },\n\t{ gf100_gr_init_gcc_0 },\n\t{ gf100_gr_init_tpccs_0 },\n\t{ gf119_gr_init_tex_0 },\n\t{ gf117_gr_init_pe_0 },\n\t{ gf100_gr_init_l1c_0 },\n\t{ gf100_gr_init_mpc_0 },\n\t{ gf119_gr_init_sm_0 },\n\t{ gf117_gr_init_pes_0 },\n\t{ gf117_gr_init_wwdx_0 },\n\t{ gf117_gr_init_cbm_0 },\n\t{ gf100_gr_init_be_0 },\n\t{ gf119_gr_init_fe_1 },\n\t{}\n};\n\n \n\n#include \"fuc/hubgf117.fuc3.h\"\n\nstatic struct gf100_gr_ucode\ngf117_gr_fecs_ucode = {\n\t.code.data = gf117_grhub_code,\n\t.code.size = sizeof(gf117_grhub_code),\n\t.data.data = gf117_grhub_data,\n\t.data.size = sizeof(gf117_grhub_data),\n};\n\n#include \"fuc/gpcgf117.fuc3.h\"\n\nstatic struct gf100_gr_ucode\ngf117_gr_gpccs_ucode = {\n\t.code.data = gf117_grgpc_code,\n\t.code.size = sizeof(gf117_grgpc_code),\n\t.data.data = gf117_grgpc_data,\n\t.data.size = sizeof(gf117_grgpc_data),\n};\n\nvoid\ngf117_gr_init_zcull(struct gf100_gr *gr)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tconst u32 magicgpc918 = DIV_ROUND_UP(0x00800000, gr->tpc_total);\n\t \n\tconst u8 tile_nr = !gr->func->gpc_nr ? ALIGN(gr->tpc_total, 32) :\n\t\t\t   (gr->func->gpc_nr * gr->func->tpc_nr);\n\tu8 bank[GPC_MAX] = {}, gpc, i, j;\n\tu32 data;\n\n\tfor (i = 0; i < tile_nr; i += 8) {\n\t\tfor (data = 0, j = 0; j < 8 && i + j < gr->tpc_total; j++) {\n\t\t\tdata |= bank[gr->tile[i + j]] << (j * 4);\n\t\t\tbank[gr->tile[i + j]]++;\n\t\t}\n\t\tnvkm_wr32(device, GPC_BCAST(0x0980 + ((i / 8) * 4)), data);\n\t}\n\n\tfor (gpc = 0; gpc < gr->gpc_nr; gpc++) {\n\t\tnvkm_wr32(device, GPC_UNIT(gpc, 0x0914),\n\t\t\t  gr->screen_tile_row_offset << 8 | gr->tpc_nr[gpc]);\n\t\tnvkm_wr32(device, GPC_UNIT(gpc, 0x0910), 0x00040000 |\n\t\t\t\t\t\t\t gr->tpc_total);\n\t\tnvkm_wr32(device, GPC_UNIT(gpc, 0x0918), magicgpc918);\n\t}\n\n\tnvkm_wr32(device, GPC_BCAST(0x3fd4), magicgpc918);\n}\n\nstatic const struct gf100_gr_func\ngf117_gr = {\n\t.oneinit_tiles = gf100_gr_oneinit_tiles,\n\t.oneinit_sm_id = gf100_gr_oneinit_sm_id,\n\t.init = gf100_gr_init,\n\t.init_gpc_mmu = gf100_gr_init_gpc_mmu,\n\t.init_vsc_stream_master = gf100_gr_init_vsc_stream_master,\n\t.init_zcull = gf117_gr_init_zcull,\n\t.init_num_active_ltcs = gf100_gr_init_num_active_ltcs,\n\t.init_fecs_exceptions = gf100_gr_init_fecs_exceptions,\n\t.init_40601c = gf100_gr_init_40601c,\n\t.init_419cc0 = gf100_gr_init_419cc0,\n\t.init_419eb4 = gf100_gr_init_419eb4,\n\t.init_tex_hww_esr = gf100_gr_init_tex_hww_esr,\n\t.init_shader_exceptions = gf100_gr_init_shader_exceptions,\n\t.init_rop_exceptions = gf100_gr_init_rop_exceptions,\n\t.init_exception2 = gf100_gr_init_exception2,\n\t.init_400054 = gf100_gr_init_400054,\n\t.trap_mp = gf100_gr_trap_mp,\n\t.mmio = gf117_gr_pack_mmio,\n\t.fecs.ucode = &gf117_gr_fecs_ucode,\n\t.fecs.reset = gf100_gr_fecs_reset,\n\t.gpccs.ucode = &gf117_gr_gpccs_ucode,\n\t.rops = gf100_gr_rops,\n\t.ppc_nr = 1,\n\t.grctx = &gf117_grctx,\n\t.zbc = &gf100_gr_zbc,\n\t.sclass = {\n\t\t{ -1, -1, FERMI_TWOD_A },\n\t\t{ -1, -1, FERMI_MEMORY_TO_MEMORY_FORMAT_A },\n\t\t{ -1, -1, FERMI_A, &gf100_fermi },\n\t\t{ -1, -1, FERMI_B, &gf100_fermi },\n\t\t{ -1, -1, FERMI_C, &gf100_fermi },\n\t\t{ -1, -1, FERMI_COMPUTE_A },\n\t\t{ -1, -1, FERMI_COMPUTE_B },\n\t\t{}\n\t}\n};\n\nstatic const struct gf100_gr_fwif\ngf117_gr_fwif[] = {\n\t{ -1, gf100_gr_load, &gf117_gr },\n\t{ -1, gf100_gr_nofw, &gf117_gr },\n\t{}\n};\n\nint\ngf117_gr_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_gr **pgr)\n{\n\treturn gf100_gr_new_(gf117_gr_fwif, device, type, inst, pgr);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}