
*** Running vivado
    with args -log histogram_median_unit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source histogram_median_unit.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source histogram_median_unit.tcl -notrace
Command: synth_design -top histogram_median_unit -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8976 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 717.648 ; gain = 233.898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'histogram_median_unit' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:48]
WARNING: [Synth 8-3848] Net hist_ready in module/entity histogram_median_unit does not have driver. [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:41]
WARNING: [Synth 8-3848] Net hist_value in module/entity histogram_median_unit does not have driver. [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:42]
WARNING: [Synth 8-3848] Net value_amount in module/entity histogram_median_unit does not have driver. [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:43]
WARNING: [Synth 8-3848] Net median_number in module/entity histogram_median_unit does not have driver. [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'histogram_median_unit' (1#1) [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd:48]
WARNING: [Synth 8-3330] design histogram_median_unit has an empty top module
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_ready
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_value[7]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_value[6]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_value[5]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_value[4]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_value[3]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_value[2]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_value[1]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_value[0]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[9]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[8]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[7]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[6]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[5]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[4]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[3]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[2]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[1]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[0]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[9]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[8]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[7]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[6]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[5]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[4]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[3]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[2]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[1]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[0]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port clk
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port rst
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[9]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[8]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[7]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[6]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[5]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[4]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[3]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[2]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[1]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 790.707 ; gain = 306.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 790.707 ; gain = 306.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 790.707 ; gain = 306.957
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 790.707 ; gain = 306.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design histogram_median_unit has an empty top module
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_ready
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_value[7]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_value[6]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_value[5]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_value[4]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_value[3]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_value[2]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_value[1]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port hist_value[0]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[9]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[8]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[7]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[6]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[5]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[4]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[3]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[2]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[1]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port value_amount[0]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[9]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[8]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[7]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[6]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[5]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[4]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[3]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[2]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[1]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port median_number[0]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port clk
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port rst
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[9]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[8]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[7]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[6]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[5]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[4]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[3]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[2]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[1]
WARNING: [Synth 8-3331] design histogram_median_unit has unconnected port data_in[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 955.992 ; gain = 472.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 955.992 ; gain = 472.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 955.992 ; gain = 472.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 955.992 ; gain = 472.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 955.992 ; gain = 472.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 955.992 ; gain = 472.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 955.992 ; gain = 472.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 955.992 ; gain = 472.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 955.992 ; gain = 472.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    29|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    29|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 955.992 ; gain = 472.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 88 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 955.992 ; gain = 472.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 955.992 ; gain = 472.242
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 961.004 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1063.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1063.949 ; gain = 605.043
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1063.949 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.runs/synth_1/histogram_median_unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file histogram_median_unit_utilization_synth.rpt -pb histogram_median_unit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 13:54:19 2025...
