Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Aug 31 11:52:05 2024
| Host         : cadence33 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.669        0.000                      0                  358        0.122        0.000                      0                  358        3.000        0.000                       0                   223  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        5.669        0.000                      0                  350        0.122        0.000                      0                  350        4.500        0.000                       0                   207  
  clk40MHz_clk_wiz_0        23.153        0.000                      0                    8        0.160        0.000                      0                    8       12.000        0.000                       0                    12  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk100MHz_clk_wiz_0                       
(none)               clk40MHz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100MHz_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.952ns (22.099%)  route 3.356ns (77.901%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.618    -0.894    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X7Y86          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/rx_data_reg[6]/Q
                         net (fo=3, routed)           1.055     0.617    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/p_0_in__0
    SLICE_X7Y86          LUT4 (Prop_lut4_I0_O)        0.124     0.741 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/FSM_onehot_state[3]_i_3/O
                         net (fo=1, routed)           0.665     1.407    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/FSM_onehot_state[3]_i_3_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124     1.531 f  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/FSM_onehot_state[3]_i_2/O
                         net (fo=2, routed)           0.805     2.336    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/FSM_onehot_state[3]_i_2_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124     2.460 f  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/FSM_onehot_state[0]_i_3__0/O
                         net (fo=1, routed)           0.830     3.290    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/FSM_onehot_state[0]_i_3__0_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I1_O)        0.124     3.414 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.414    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface_n_39
    SLICE_X6Y84          FDPE                                         r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.501     8.505    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X6Y84          FDPE                                         r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.575     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X6Y84          FDPE (Setup_fdpe_C_D)        0.077     9.083    u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -3.414    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 2.240ns (53.054%)  route 1.982ns (46.946%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.603    -0.909    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y75          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[2]/Q
                         net (fo=2, routed)           0.853     0.400    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg_n_0_[2]
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.057 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.057    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[4]_i_2_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.174 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.174    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[8]_i_2_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.291 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.291    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[12]_i_2_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.408 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.408    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[16]_i_2_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.525 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.525    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[20]_i_2_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.642 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.642    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[24]_i_2_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.861 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[25]_i_2/O[0]
                         net (fo=1, routed)           1.129     2.990    u_top_vga/u_mouse_ctl1/data0[25]
    SLICE_X7Y80          LUT2 (Prop_lut2_I0_O)        0.323     3.313 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     3.313    u_top_vga/u_mouse_ctl1/periodic_check_cnt[25]
    SLICE_X7Y80          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.496     8.500    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y80          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[25]/C
                         clock pessimism              0.575     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X7Y80          FDRE (Setup_fdre_C_D)        0.075     9.076    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -3.313    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 2.006ns (50.287%)  route 1.983ns (49.713%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.603    -0.909    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y75          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[2]/Q
                         net (fo=2, routed)           0.853     0.400    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg_n_0_[2]
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.057 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.057    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[4]_i_2_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.174 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.174    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[8]_i_2_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.291 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.291    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[12]_i_2_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.408 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.408    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[16]_i_2_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.627 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[20]_i_2/O[0]
                         net (fo=1, routed)           1.130     2.757    u_top_vga/u_mouse_ctl1/data0[17]
    SLICE_X7Y78          LUT2 (Prop_lut2_I0_O)        0.323     3.080 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     3.080    u_top_vga/u_mouse_ctl1/periodic_check_cnt[17]
    SLICE_X7Y78          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.495     8.499    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y78          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[17]/C
                         clock pessimism              0.575     9.074    
                         clock uncertainty           -0.074     9.000    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)        0.075     9.075    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -3.080    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.952ns (24.350%)  route 2.958ns (75.650%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.606    -0.906    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y77          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.450 f  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[6]/Q
                         net (fo=2, routed)           1.108     0.658    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg_n_0_[6]
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.263     1.045    u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_6_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     1.169 r  u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.645     1.814    u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_4_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124     1.938 f  u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.942     2.880    u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_2_n_0
    SLICE_X7Y80          LUT2 (Prop_lut2_I1_O)        0.124     3.004 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     3.004    u_top_vga/u_mouse_ctl1/periodic_check_cnt[18]
    SLICE_X7Y80          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.496     8.500    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y80          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[18]/C
                         clock pessimism              0.575     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X7Y80          FDRE (Setup_fdre_C_D)        0.029     9.030    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          9.030    
                         arrival time                          -3.004    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.952ns (24.363%)  route 2.956ns (75.637%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.606    -0.906    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y77          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.450 f  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[6]/Q
                         net (fo=2, routed)           1.108     0.658    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg_n_0_[6]
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.263     1.045    u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_6_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     1.169 r  u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.645     1.814    u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_4_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124     1.938 f  u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.940     2.878    u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_2_n_0
    SLICE_X7Y80          LUT2 (Prop_lut2_I1_O)        0.124     3.002 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.002    u_top_vga/u_mouse_ctl1/periodic_check_cnt[22]
    SLICE_X7Y80          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.496     8.500    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y80          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[22]/C
                         clock pessimism              0.575     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X7Y80          FDRE (Setup_fdre_C_D)        0.031     9.032    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                          -3.002    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.952ns (24.356%)  route 2.957ns (75.644%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.606    -0.906    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y77          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.450 f  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[6]/Q
                         net (fo=2, routed)           1.108     0.658    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg_n_0_[6]
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.263     1.045    u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_6_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     1.169 r  u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.645     1.814    u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_4_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124     1.938 f  u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.941     2.879    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.124     3.003 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/FSM_onehot_state[32]_i_1/O
                         net (fo=1, routed)           0.000     3.003    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface_n_7
    SLICE_X4Y84          FDCE                                         r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.501     8.505    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X4Y84          FDCE                                         r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[32]/C
                         clock pessimism              0.575     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X4Y84          FDCE (Setup_fdce_C_D)        0.031     9.037    u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[32]
  -------------------------------------------------------------------
                         required time                          9.037    
                         arrival time                          -3.003    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.978ns (24.850%)  route 2.958ns (75.150%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.606    -0.906    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y77          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.450 f  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[6]/Q
                         net (fo=2, routed)           1.108     0.658    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg_n_0_[6]
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.263     1.045    u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_6_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     1.169 r  u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.645     1.814    u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_4_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124     1.938 f  u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.942     2.880    u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_2_n_0
    SLICE_X7Y80          LUT2 (Prop_lut2_I1_O)        0.150     3.030 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     3.030    u_top_vga/u_mouse_ctl1/periodic_check_cnt[21]
    SLICE_X7Y80          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.496     8.500    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y80          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[21]/C
                         clock pessimism              0.575     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X7Y80          FDRE (Setup_fdre_C_D)        0.075     9.076    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.889ns (48.784%)  route 1.983ns (51.216%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.603    -0.909    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y75          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[2]/Q
                         net (fo=2, routed)           0.853     0.400    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg_n_0_[2]
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.057 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.057    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[4]_i_2_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.174 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.174    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[8]_i_2_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.291 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.291    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[12]_i_2_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.510 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[16]_i_2/O[0]
                         net (fo=1, routed)           1.130     2.640    u_top_vga/u_mouse_ctl1/data0[13]
    SLICE_X7Y77          LUT2 (Prop_lut2_I0_O)        0.323     2.963 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     2.963    u_top_vga/u_mouse_ctl1/periodic_check_cnt[13]
    SLICE_X7Y77          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.493     8.497    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y77          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[13]/C
                         clock pessimism              0.575     9.072    
                         clock uncertainty           -0.074     8.998    
    SLICE_X7Y77          FDRE (Setup_fdre_C_D)        0.075     9.073    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.952ns (25.388%)  route 2.798ns (74.612%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.606    -0.906    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y77          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.450 f  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[6]/Q
                         net (fo=2, routed)           1.108     0.658    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg_n_0_[6]
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.263     1.045    u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_6_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     1.169 r  u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.645     1.814    u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_4_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124     1.938 f  u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.782     2.720    u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_2_n_0
    SLICE_X7Y80          LUT2 (Prop_lut2_I1_O)        0.124     2.844 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     2.844    u_top_vga/u_mouse_ctl1/periodic_check_cnt[23]
    SLICE_X7Y80          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.496     8.500    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y80          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[23]/C
                         clock pessimism              0.575     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X7Y80          FDRE (Setup_fdre_C_D)        0.031     9.032    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          9.032    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.981ns (25.960%)  route 2.798ns (74.040%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.606    -0.906    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y77          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.450 f  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[6]/Q
                         net (fo=2, routed)           1.108     0.658    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg_n_0_[6]
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     0.782 r  u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.263     1.045    u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_6_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     1.169 r  u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.645     1.814    u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_4_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.124     1.938 f  u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.782     2.720    u_top_vga/u_mouse_ctl1/FSM_onehot_state[34]_i_2_n_0
    SLICE_X7Y80          LUT2 (Prop_lut2_I1_O)        0.153     2.873 r  u_top_vga/u_mouse_ctl1/periodic_check_cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.873    u_top_vga/u_mouse_ctl1/periodic_check_cnt[24]
    SLICE_X7Y80          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.496     8.500    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y80          FDRE                                         r  u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[24]/C
                         clock pessimism              0.575     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X7Y80          FDRE (Setup_fdre_C_D)        0.075     9.076    u_top_vga/u_mouse_ctl1/periodic_check_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -2.873    
  -------------------------------------------------------------------
                         slack                                  6.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk/inst/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/reset_timeout_cnt_reg/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.587    -0.594    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y84          FDCE                                         r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[36]/Q
                         net (fo=4, routed)           0.076    -0.377    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/Q[36]
    SLICE_X6Y84          LUT6 (Prop_lut6_I1_O)        0.045    -0.332 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/reset_timeout_cnt_i_1/O
                         net (fo=1, routed)           0.000    -0.332    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface_n_41
    SLICE_X6Y84          FDPE                                         r  u_top_vga/u_mouse_ctl1/reset_timeout_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.855    -0.834    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X6Y84          FDPE                                         r  u_top_vga/u_mouse_ctl1/reset_timeout_cnt_reg/C
                         clock pessimism              0.253    -0.581    
    SLICE_X6Y84          FDPE (Hold_fdpe_C_D)         0.121    -0.460    u_top_vga/u_mouse_ctl1/reset_timeout_cnt_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.587    -0.594    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y85          FDCE                                         r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.078    -0.375    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/Q[3]
    SLICE_X6Y85          LUT2 (Prop_lut2_I0_O)        0.045    -0.330 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/FSM_onehot_state[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.330    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface_n_35
    SLICE_X6Y85          FDCE                                         r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.856    -0.833    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X6Y85          FDCE                                         r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X6Y85          FDCE (Hold_fdce_C_D)         0.120    -0.461    u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl1/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.589    -0.592    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X3Y86          FDRE                                         r  u_top_vga/u_mouse_ctl1/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_top_vga/u_mouse_ctl1/tx_data_reg[2]/Q
                         net (fo=2, routed)           0.103    -0.348    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/frame_reg[8]_0[2]
    SLICE_X2Y86          LUT5 (Prop_lut5_I0_O)        0.045    -0.303 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.303    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.858    -0.831    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X2Y86          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism              0.252    -0.579    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.121    -0.458    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/haswheel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.561%)  route 0.113ns (37.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.587    -0.594    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y84          FDCE                                         r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[18]/Q
                         net (fo=4, routed)           0.113    -0.340    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/Q[18]
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.048    -0.292 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/haswheel_i_1/O
                         net (fo=1, routed)           0.000    -0.292    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface_n_40
    SLICE_X6Y84          FDCE                                         r  u_top_vga/u_mouse_ctl1/haswheel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.855    -0.834    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X6Y84          FDCE                                         r  u_top_vga/u_mouse_ctl1/haswheel_reg/C
                         clock pessimism              0.253    -0.581    
    SLICE_X6Y84          FDCE (Hold_fdce_C_D)         0.131    -0.450    u_top_vga/u_mouse_ctl1/haswheel_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.837%)  route 0.080ns (30.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.587    -0.594    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X5Y84          FDCE                                         r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[31]/Q
                         net (fo=5, routed)           0.080    -0.373    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/Q[31]
    SLICE_X4Y84          LUT6 (Prop_lut6_I4_O)        0.045    -0.328 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/FSM_onehot_state[32]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface_n_7
    SLICE_X4Y84          FDCE                                         r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.855    -0.834    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X4Y84          FDCE                                         r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[32]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X4Y84          FDCE (Hold_fdce_C_D)         0.092    -0.489    u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[32]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.536%)  route 0.081ns (30.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.587    -0.594    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X5Y84          FDCE                                         r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[31]/Q
                         net (fo=5, routed)           0.081    -0.372    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/Q[31]
    SLICE_X4Y84          LUT4 (Prop_lut4_I2_O)        0.045    -0.327 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/FSM_onehot_state[33]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface_n_6
    SLICE_X4Y84          FDCE                                         r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.855    -0.834    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X4Y84          FDCE                                         r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[33]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X4Y84          FDCE (Hold_fdce_C_D)         0.092    -0.489    u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[33]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.587    -0.594    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X7Y84          FDCE                                         r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[18]/Q
                         net (fo=4, routed)           0.113    -0.340    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/Q[18]
    SLICE_X6Y84          LUT2 (Prop_lut2_I0_O)        0.045    -0.295 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/FSM_onehot_state[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface_n_20
    SLICE_X6Y84          FDCE                                         r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.855    -0.834    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X6Y84          FDCE                                         r  u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[19]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X6Y84          FDCE (Hold_fdce_C_D)         0.121    -0.460    u_top_vga/u_mouse_ctl1/FSM_onehot_state_reg[19]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.590    -0.591    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X0Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.095    -0.355    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count_reg[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.045    -0.310 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000    -0.310    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.859    -0.830    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X1Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism              0.252    -0.578    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.092    -0.486    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.000%)  route 0.125ns (47.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.587    -0.594    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X5Y86          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.125    -0.328    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X6Y86          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.856    -0.833    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X6Y86          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/rx_data_reg[3]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.063    -0.516    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.153ns  (required time - arrival time)
  Source:                 u_clk/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.518ns (48.782%)  route 0.544ns (51.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.086ns = ( 21.914 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.040    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.631 r  u_clk/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.544    -1.087    u_clk/inst/seq_reg2[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_clk/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_clk/inst/clkout2_buf/I0
                         clock pessimism              0.398    22.312    
                         clock uncertainty           -0.087    22.225    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    22.066    u_clk/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         22.066    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                 23.153    

Slack (MET) :             23.600ns  (required time - arrival time)
  Source:                 u_clk/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.478ns (43.601%)  route 0.618ns (56.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 22.289 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.040    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.671 r  u_clk/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.618    -1.053    u_clk/inst/seq_reg2[4]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    21.484    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    21.565 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    22.289    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.561    22.851    
                         clock uncertainty           -0.087    22.763    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.217    22.546    u_clk/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         22.546    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                 23.600    

Slack (MET) :             23.671ns  (required time - arrival time)
  Source:                 u_clk/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.478ns (46.760%)  route 0.544ns (53.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 22.289 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.040    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.671 r  u_clk/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.544    -1.127    u_clk/inst/seq_reg2[2]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    21.484    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    21.565 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    22.289    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.561    22.851    
                         clock uncertainty           -0.087    22.763    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.220    22.543    u_clk/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         22.543    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                 23.671    

Slack (MET) :             23.740ns  (required time - arrival time)
  Source:                 u_clk/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.518ns (44.669%)  route 0.642ns (55.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 22.289 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.040    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.631 r  u_clk/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.642    -0.990    u_clk/inst/seq_reg2[3]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    21.484    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    21.565 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    22.289    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.561    22.851    
                         clock uncertainty           -0.087    22.763    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013    22.750    u_clk/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         22.750    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                 23.740    

Slack (MET) :             23.741ns  (required time - arrival time)
  Source:                 u_clk/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.518ns (44.703%)  route 0.641ns (55.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 22.289 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.040    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.631 r  u_clk/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.641    -0.991    u_clk/inst/seq_reg2[5]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    21.484    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    21.565 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    22.289    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.561    22.851    
                         clock uncertainty           -0.087    22.763    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013    22.750    u_clk/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         22.750    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                 23.741    

Slack (MET) :             23.852ns  (required time - arrival time)
  Source:                 u_clk/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 22.289 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.040    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.671 r  u_clk/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.289    u_clk/inst/seq_reg2[1]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    21.484    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    21.565 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    22.289    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.561    22.851    
                         clock uncertainty           -0.087    22.763    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.201    22.562    u_clk/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         22.562    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                 23.852    

Slack (MET) :             24.041ns  (required time - arrival time)
  Source:                 u_clk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.478ns (73.261%)  route 0.174ns (26.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 22.289 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.040    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.671 r  u_clk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.174    -1.497    u_clk/inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    21.484    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    21.565 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    22.289    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.561    22.851    
                         clock uncertainty           -0.087    22.763    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.219    22.544    u_clk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         22.544    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                 24.041    

Slack (MET) :             24.189ns  (required time - arrival time)
  Source:                 u_clk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 22.289 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.040    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.631 r  u_clk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.441    u_clk/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    21.484    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    21.565 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    22.289    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.561    22.851    
                         clock uncertainty           -0.087    22.763    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.016    22.747    u_clk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         22.747    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                 24.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    u_clk/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    u_clk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    u_clk/inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    u_clk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.768    u_clk/inst/seq_reg2[1]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.000    -1.035    u_clk/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.035    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.365%)  route 0.178ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.178    -0.709    u_clk/inst/seq_reg2[2]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.022    -1.013    u_clk/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          1.013    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.451%)  route 0.232ns (58.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.639    u_clk/inst/seq_reg2[3]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064    -0.971    u_clk/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.971    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.440%)  route 0.232ns (58.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.639    u_clk/inst/seq_reg2[5]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064    -0.971    u_clk/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.971    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.948%)  route 0.218ns (57.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.718ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.218    -0.653    u_clk/inst/seq_reg2[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_clk/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_clk/inst/clkout2_buf/I0
                         clock pessimism              0.555    -1.163    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.004    u_clk/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          1.004    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.815%)  route 0.233ns (61.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.233    -0.654    u_clk/inst/seq_reg2[4]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    u_clk/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  0.358    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    u_clk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      u_clk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk40_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.952ns  (logic 3.975ns (57.171%)  route 2.978ns (42.829%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.893    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X4Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.437 f  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           2.978     2.541    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     6.059 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.059    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.795ns  (logic 3.978ns (58.542%)  route 2.817ns (41.458%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.619    -0.893    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X4Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.437 f  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           2.817     2.380    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     5.902 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.902    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 0.965ns (46.909%)  route 1.092ns (53.091%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.588    -0.593    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X4Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           1.092     0.640    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.464 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.464    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.125ns  (logic 0.965ns (45.422%)  route 1.160ns (54.578%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.588    -0.593    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X4Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           1.160     0.707    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.531 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.531    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  u_clk/inst/clkout2_buf/O
                         net (fo=1, routed)           1.666    11.654    pclk40
    OLOGIC_X1Y93         ODDR                                         f  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=1, routed)           0.585    -0.596    pclk40
    OLOGIC_X1Y93         ODDR                                         r  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177    -0.419 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    -0.418    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     0.788 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     0.788    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/write_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.198ns  (logic 1.565ns (25.253%)  route 4.633ns (74.747%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=59, routed)          4.007     5.449    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/btnC_IBUF
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124     5.573 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.626     6.198    u_top_vga/u_mouse_ctl1/u_draw_rect_ctl/p_0_in
    SLICE_X4Y85          FDRE                                         r  u_top_vga/u_mouse_ctl1/write_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.502    -1.494    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X4Y85          FDRE                                         r  u_top_vga/u_mouse_ctl1/write_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/err_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.565ns (26.451%)  route 4.352ns (73.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=59, routed)          4.007     5.449    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/btnC_IBUF
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124     5.573 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.345     5.918    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/p_0_in
    SLICE_X4Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/err_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.503    -1.493    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X4Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/err_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/load_rx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.565ns (26.451%)  route 4.352ns (73.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=59, routed)          4.007     5.449    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/btnC_IBUF
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124     5.573 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.345     5.918    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/p_0_in
    SLICE_X4Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/load_rx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.503    -1.493    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X4Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/load_rx_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/load_tx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.565ns (26.451%)  route 4.352ns (73.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=59, routed)          4.007     5.449    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/btnC_IBUF
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124     5.573 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.345     5.918    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/p_0_in
    SLICE_X4Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/load_tx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.503    -1.493    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X4Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/load_tx_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.565ns (26.451%)  route 4.352ns (73.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=59, routed)          4.007     5.449    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/btnC_IBUF
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124     5.573 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.345     5.918    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/p_0_in
    SLICE_X4Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.503    -1.493    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X4Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_h_reg_inv/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_data_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.565ns (26.451%)  route 4.352ns (73.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=59, routed)          4.007     5.449    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/btnC_IBUF
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124     5.573 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.345     5.918    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/p_0_in
    SLICE_X4Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_data_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.503    -1.493    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X4Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_data_h_reg_inv/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/read_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.565ns (26.451%)  route 4.352ns (73.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=59, routed)          4.007     5.449    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/btnC_IBUF
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.124     5.573 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.345     5.918    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/p_0_in
    SLICE_X4Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/read_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.503    -1.493    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X4Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/read_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 1.565ns (26.866%)  route 4.261ns (73.134%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=59, routed)          3.684     5.125    u_top_vga/u_mouse_ctl1/btnC_IBUF
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.249 r  u_top_vga/u_mouse_ctl1/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.577     5.826    u_top_vga/u_mouse_ctl1/tx_data[7]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  u_top_vga/u_mouse_ctl1/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.503    -1.493    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X3Y84          FDRE                                         r  u_top_vga/u_mouse_ctl1/tx_data_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.826ns  (logic 1.565ns (26.866%)  route 4.261ns (73.134%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=59, routed)          3.684     5.125    u_top_vga/u_mouse_ctl1/btnC_IBUF
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.249 r  u_top_vga/u_mouse_ctl1/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.577     5.826    u_top_vga/u_mouse_ctl1/tx_data[7]_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  u_top_vga/u_mouse_ctl1/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.503    -1.493    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X3Y84          FDRE                                         r  u_top_vga/u_mouse_ctl1/tx_data_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.794ns  (logic 1.565ns (27.014%)  route 4.229ns (72.986%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=59, routed)          3.684     5.125    u_top_vga/u_mouse_ctl1/btnC_IBUF
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.249 r  u_top_vga/u_mouse_ctl1/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.545     5.794    u_top_vga/u_mouse_ctl1/tx_data[7]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  u_top_vga/u_mouse_ctl1/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         1.504    -1.492    u_top_vga/u_mouse_ctl1/CLK
    SLICE_X3Y86          FDRE                                         r  u_top_vga/u_mouse_ctl1/tx_data_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.217ns (20.341%)  route 0.848ns (79.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.848     1.065    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X0Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.859    -0.830    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X0Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.262ns (22.380%)  route 0.907ns (77.620%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.907     1.124    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X0Y87          LUT6 (Prop_lut6_I1_O)        0.045     1.169 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.169    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count[0]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.859    -0.830    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X0Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.262ns (22.204%)  route 0.917ns (77.796%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.917     1.133    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X0Y87          LUT6 (Prop_lut6_I1_O)        0.045     1.178 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.178    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count[3]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.859    -0.830    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X0Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.262ns (21.728%)  route 0.942ns (78.272%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.942     1.159    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.045     1.204 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.204    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.859    -0.830    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X1Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.262ns (21.692%)  route 0.944ns (78.308%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.944     1.161    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.045     1.206 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.206    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.859    -0.830    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X1Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.220ns (18.225%)  route 0.988ns (81.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           0.988     1.208    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X10Y88         FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.858    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X10Y88         FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.284ns  (logic 0.265ns (20.652%)  route 1.019ns (79.348%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.019     1.239    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X10Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.284 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.284    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X10Y88         FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.858    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X10Y88         FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.265ns (20.588%)  route 1.023ns (79.412%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.023     1.243    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X10Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.288 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.288    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/data_count[1]_i_1_n_0
    SLICE_X10Y88         FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.831    -0.858    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X10Y88         FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.265ns (19.699%)  route 1.081ns (80.301%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.081     1.301    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X10Y87         LUT6 (Prop_lut6_I1_O)        0.045     1.346 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.346    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X10Y87         FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.829    -0.860    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X10Y87         FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.307ns (21.932%)  route 1.091ns (78.068%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.009     1.226    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.045     1.271 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_clean_i_2/O
                         net (fo=1, routed)           0.082     1.353    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_clean_i_2_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I4_O)        0.045     1.398 r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.398    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=196, routed)         0.859    -0.830    u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/CLK
    SLICE_X1Y87          FDRE                                         r  u_top_vga/u_mouse_ctl1/Inst_Ps2Interface/ps2_clk_clean_reg/C





