// Seed: 3319321428
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    output wor id_3,
    input wire id_4,
    input tri id_5,
    input supply1 id_6,
    input wand id_7,
    output wire id_8,
    output supply0 id_9,
    output supply0 id_10,
    input wire id_11
);
endmodule
module module_1 (
    output wand  id_0,
    output tri0  id_1,
    output uwire id_2,
    input  wire  id_3
);
  logic [-1 'b0 : -1] id_5;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_2,
      id_2,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
