{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511803207338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511803207339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 01:20:07 2017 " "Processing started: Tue Nov 28 01:20:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511803207339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511803207339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project8 -c project8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project8 -c project8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511803207339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511803207890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_scanning.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dynamic_scanning.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_scanning " "Found entity 1: dynamic_scanning" {  } { { "dynamic_scanning.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/dynamic_scanning.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511803207955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511803207955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel8.v 1 1 " "Found 1 design units, including 1 entities, in source file sel8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEL8 " "Found entity 1: SEL8" {  } { { "SEL8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/SEL8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511803207960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511803207960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511803207975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511803207975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511803207985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511803207985 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shifting_register.v(10) " "Verilog HDL information at shifting_register.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "shifting_register.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/shifting_register.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1511803207991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifting_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shifting_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifting_register " "Found entity 1: shifting_register" {  } { { "shifting_register.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/shifting_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511803207995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511803207995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project8 " "Found entity 1: project8" {  } { { "project8.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511803208010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511803208010 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out packed SEL8.v(6) " "Verilog HDL Port Declaration warning at SEL8.v(6): data type declaration for \"out\" declares packed dimensions but the port declaration declaration does not" {  } { { "SEL8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/SEL8.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1511803208010 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out SEL8.v(5) " "HDL info at SEL8.v(5): see declaration for object \"out\"" {  } { { "SEL8.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/SEL8.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511803208010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project8 " "Elaborating entity \"project8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511803208070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_scanning dynamic_scanning:inst2 " "Elaborating entity \"dynamic_scanning\" for hierarchy \"dynamic_scanning:inst2\"" {  } { { "project8.bdf" "inst2" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 112 208 368 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511803208079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 dynamic_scanning:inst2\|74138:inst2 " "Elaborating entity \"74138\" for hierarchy \"dynamic_scanning:inst2\|74138:inst2\"" {  } { { "dynamic_scanning.bdf" "inst2" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/dynamic_scanning.bdf" { { 240 648 768 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511803208103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dynamic_scanning:inst2\|74138:inst2 " "Elaborated megafunction instantiation \"dynamic_scanning:inst2\|74138:inst2\"" {  } { { "dynamic_scanning.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/dynamic_scanning.bdf" { { 240 648 768 400 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511803208114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 dynamic_scanning:inst2\|74160:inst " "Elaborating entity \"74160\" for hierarchy \"dynamic_scanning:inst2\|74160:inst\"" {  } { { "dynamic_scanning.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/dynamic_scanning.bdf" { { 224 312 432 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511803208134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dynamic_scanning:inst2\|74160:inst " "Elaborated megafunction instantiation \"dynamic_scanning:inst2\|74160:inst\"" {  } { { "dynamic_scanning.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/dynamic_scanning.bdf" { { 224 312 432 408 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511803208141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:inst1 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:inst1\"" {  } { { "project8.bdf" "inst1" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 192 8 192 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511803208142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led led:inst4 " "Elaborating entity \"led\" for hierarchy \"led:inst4\"" {  } { { "project8.bdf" "inst4" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 312 568 744 488 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511803208150 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511803208151 "|project8|led:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511803208151 "|project8|led:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511803208152 "|project8|led:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511803208152 "|project8|led:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511803208152 "|project8|led:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511803208152 "|project8|led:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g led.v(6) " "Verilog HDL Always Construct warning at led.v(6): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511803208152 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g led.v(6) " "Inferred latch for \"g\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511803208152 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f led.v(6) " "Inferred latch for \"f\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511803208152 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e led.v(6) " "Inferred latch for \"e\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511803208152 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d led.v(6) " "Inferred latch for \"d\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511803208152 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c led.v(6) " "Inferred latch for \"c\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511803208152 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b led.v(6) " "Inferred latch for \"b\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511803208152 "|project8|led:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a led.v(6) " "Inferred latch for \"a\" at led.v(6)" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511803208152 "|project8|led:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEL8 SEL8:inst3 " "Elaborating entity \"SEL8\" for hierarchy \"SEL8:inst3\"" {  } { { "project8.bdf" "inst3" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 312 408 568 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511803208155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifting_register shifting_register:inst " "Elaborating entity \"shifting_register\" for hierarchy \"shifting_register:inst\"" {  } { { "project8.bdf" "inst" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 312 216 400 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511803208157 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 shifting_register.v(16) " "Verilog HDL assignment warning at shifting_register.v(16): truncated value with size 32 to match size of target (3)" {  } { { "shifting_register.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/shifting_register.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511803208160 "|project8|shifting_register:inst"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst4\|g " "LATCH primitive \"led:inst4\|g\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1511803208414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst4\|f " "LATCH primitive \"led:inst4\|f\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1511803208414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst4\|e " "LATCH primitive \"led:inst4\|e\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1511803208414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst4\|d " "LATCH primitive \"led:inst4\|d\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1511803208416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst4\|c " "LATCH primitive \"led:inst4\|c\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1511803208416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst4\|b " "LATCH primitive \"led:inst4\|b\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1511803208416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "led:inst4\|a " "LATCH primitive \"led:inst4\|a\" is permanently enabled" {  } { { "led.v" "" { Text "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/led.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1511803208416 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b VCC " "Pin \"b\" is stuck at VCC" {  } { { "project8.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 368 744 920 384 "b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511803209052 "|project8|b"} { "Warning" "WMLS_MLS_STUCK_PIN" "c VCC " "Pin \"c\" is stuck at VCC" {  } { { "project8.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 384 744 920 400 "c" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511803209052 "|project8|c"} { "Warning" "WMLS_MLS_STUCK_PIN" "g GND " "Pin \"g\" is stuck at GND" {  } { { "project8.bdf" "" { Schematic "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/project8.bdf" { { 448 744 920 464 "g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511803209052 "|project8|g"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511803209052 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1511803209202 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/output_files/project8.map.smsg " "Generated suppressed messages file C:/Users/Hanliutong/OneDrive/Homework/Digital logic experiment/16071118/8_2/output_files/project8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1511803209551 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511803209835 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511803209835 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511803209984 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511803209984 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511803209984 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511803209984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511803210114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 01:20:10 2017 " "Processing ended: Tue Nov 28 01:20:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511803210114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511803210114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511803210114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511803210114 ""}
