// (c) Copyright 1995-2024 Xilinx, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.


// IP VLNV: xilinx.com:module_ref:ring_oscillator_16_wrapper:1.0
// IP Revision: 1

`timescale 1ns/1ps

(* IP_DEFINITION_SOURCE = "module_ref" *)
(* DowngradeIPIdentifiedWarnings = "yes" *)
module final_assembly_ring_oscillator_16_w_0_0 (
  IP1_0,
  OP1_0,
  OP1_1,
  OP1_10,
  OP1_11,
  OP1_12,
  OP1_13,
  OP1_14,
  OP1_15,
  OP1_2,
  OP1_3,
  OP1_4,
  OP1_5,
  OP1_6,
  OP1_7,
  OP1_8,
  OP1_9
);

input wire [0 : 0] IP1_0;
output wire [0 : 0] OP1_0;
output wire [0 : 0] OP1_1;
output wire [0 : 0] OP1_10;
output wire [0 : 0] OP1_11;
output wire [0 : 0] OP1_12;
output wire [0 : 0] OP1_13;
output wire [0 : 0] OP1_14;
output wire [0 : 0] OP1_15;
output wire [0 : 0] OP1_2;
output wire [0 : 0] OP1_3;
output wire [0 : 0] OP1_4;
output wire [0 : 0] OP1_5;
output wire [0 : 0] OP1_6;
output wire [0 : 0] OP1_7;
output wire [0 : 0] OP1_8;
output wire [0 : 0] OP1_9;

  ring_oscillator_16_wrapper inst (
    .IP1_0(IP1_0),
    .OP1_0(OP1_0),
    .OP1_1(OP1_1),
    .OP1_10(OP1_10),
    .OP1_11(OP1_11),
    .OP1_12(OP1_12),
    .OP1_13(OP1_13),
    .OP1_14(OP1_14),
    .OP1_15(OP1_15),
    .OP1_2(OP1_2),
    .OP1_3(OP1_3),
    .OP1_4(OP1_4),
    .OP1_5(OP1_5),
    .OP1_6(OP1_6),
    .OP1_7(OP1_7),
    .OP1_8(OP1_8),
    .OP1_9(OP1_9)
  );
endmodule
