{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 09:00:01 2019 " "Info: Processing started: Tue May 14 09:00:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Proj_Hardware EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Proj_Hardware" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "137 137 " "Critical Warning: No exact pin location assignment(s) for 137 pins of 137 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { clock } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 1 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { reset } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 2 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[0\] " "Info: Pin pcout\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[0] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 11 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[1\] " "Info: Pin pcout\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[1] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 12 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[2\] " "Info: Pin pcout\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[2] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[3\] " "Info: Pin pcout\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[3] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[4\] " "Info: Pin pcout\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[4] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[5\] " "Info: Pin pcout\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[5] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[6\] " "Info: Pin pcout\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[6] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[7\] " "Info: Pin pcout\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[7] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[8\] " "Info: Pin pcout\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[8] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[9\] " "Info: Pin pcout\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[9] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[10\] " "Info: Pin pcout\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[10] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[11\] " "Info: Pin pcout\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[11] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[12\] " "Info: Pin pcout\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[12] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[13\] " "Info: Pin pcout\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[13] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[14\] " "Info: Pin pcout\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[14] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[15\] " "Info: Pin pcout\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[15] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[16\] " "Info: Pin pcout\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[16] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[17\] " "Info: Pin pcout\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[17] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[18\] " "Info: Pin pcout\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[18] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[19\] " "Info: Pin pcout\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[19] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[20\] " "Info: Pin pcout\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[20] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[21\] " "Info: Pin pcout\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[21] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[22\] " "Info: Pin pcout\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[22] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[23\] " "Info: Pin pcout\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[23] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[24\] " "Info: Pin pcout\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[24] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[25\] " "Info: Pin pcout\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[25] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[26\] " "Info: Pin pcout\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[26] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[27\] " "Info: Pin pcout\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[27] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[28\] " "Info: Pin pcout\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[28] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[29\] " "Info: Pin pcout\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[29] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[30\] " "Info: Pin pcout\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[30] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[31\] " "Info: Pin pcout\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { pcout[31] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[0\] " "Info: Pin epcout\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[0] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[1\] " "Info: Pin epcout\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[1] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[2\] " "Info: Pin epcout\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[2] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[3\] " "Info: Pin epcout\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[3] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[4\] " "Info: Pin epcout\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[4] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[5\] " "Info: Pin epcout\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[5] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[6\] " "Info: Pin epcout\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[6] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[7\] " "Info: Pin epcout\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[7] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[8\] " "Info: Pin epcout\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[8] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[9\] " "Info: Pin epcout\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[9] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[10\] " "Info: Pin epcout\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[10] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[11\] " "Info: Pin epcout\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[11] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[12\] " "Info: Pin epcout\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[12] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[13\] " "Info: Pin epcout\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[13] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[14\] " "Info: Pin epcout\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[14] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[15\] " "Info: Pin epcout\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[15] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[16\] " "Info: Pin epcout\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[16] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[17\] " "Info: Pin epcout\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[17] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[18\] " "Info: Pin epcout\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[18] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[19\] " "Info: Pin epcout\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[19] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[20\] " "Info: Pin epcout\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[20] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[21\] " "Info: Pin epcout\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[21] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[22\] " "Info: Pin epcout\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[22] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[23\] " "Info: Pin epcout\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[23] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[24\] " "Info: Pin epcout\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[24] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[25\] " "Info: Pin epcout\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[25] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[26\] " "Info: Pin epcout\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[26] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[27\] " "Info: Pin epcout\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[27] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[28\] " "Info: Pin epcout\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[28] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[29\] " "Info: Pin epcout\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[29] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[30\] " "Info: Pin epcout\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[30] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "epcout\[31\] " "Info: Pin epcout\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { epcout[31] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 4 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { epcout[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[0\] " "Info: Pin mdrout\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[0] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[1\] " "Info: Pin mdrout\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[1] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[2\] " "Info: Pin mdrout\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[2] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[3\] " "Info: Pin mdrout\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[3] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[4\] " "Info: Pin mdrout\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[4] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 79 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[5\] " "Info: Pin mdrout\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[5] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[6\] " "Info: Pin mdrout\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[6] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[7\] " "Info: Pin mdrout\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[7] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[8\] " "Info: Pin mdrout\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[8] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[9\] " "Info: Pin mdrout\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[9] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[10\] " "Info: Pin mdrout\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[10] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[11\] " "Info: Pin mdrout\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[11] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[12\] " "Info: Pin mdrout\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[12] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[13\] " "Info: Pin mdrout\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[13] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[14\] " "Info: Pin mdrout\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[14] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[15\] " "Info: Pin mdrout\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[15] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[16\] " "Info: Pin mdrout\[16\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[16] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[17\] " "Info: Pin mdrout\[17\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[17] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[18\] " "Info: Pin mdrout\[18\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[18] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[19\] " "Info: Pin mdrout\[19\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[19] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[20\] " "Info: Pin mdrout\[20\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[20] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[21\] " "Info: Pin mdrout\[21\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[21] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[22\] " "Info: Pin mdrout\[22\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[22] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[23\] " "Info: Pin mdrout\[23\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[23] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[24\] " "Info: Pin mdrout\[24\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[24] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[25\] " "Info: Pin mdrout\[25\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[25] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[26\] " "Info: Pin mdrout\[26\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[26] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[27\] " "Info: Pin mdrout\[27\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[27] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[28\] " "Info: Pin mdrout\[28\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[28] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[29\] " "Info: Pin mdrout\[29\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[29] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[30\] " "Info: Pin mdrout\[30\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[30] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mdrout\[31\] " "Info: Pin mdrout\[31\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { mdrout[31] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { mdrout[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[0\] " "Info: Pin op\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { op[0] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 6 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[1\] " "Info: Pin op\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { op[1] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 6 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[2\] " "Info: Pin op\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { op[2] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 6 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[3\] " "Info: Pin op\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { op[3] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 6 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[4\] " "Info: Pin op\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { op[4] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 6 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[5\] " "Info: Pin op\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { op[5] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 6 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[0\] " "Info: Pin rs\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rs[0] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[1\] " "Info: Pin rs\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rs[1] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[2\] " "Info: Pin rs\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rs[2] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[3\] " "Info: Pin rs\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rs[3] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[4\] " "Info: Pin rs\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rs[4] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[0\] " "Info: Pin rt\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rt[0] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 8 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[1\] " "Info: Pin rt\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rt[1] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 8 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[2\] " "Info: Pin rt\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rt[2] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 8 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[3\] " "Info: Pin rt\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rt[3] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 8 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[4\] " "Info: Pin rt\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { rt[4] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 8 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[0\] " "Info: Pin inst15_0\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { inst15_0[0] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[1\] " "Info: Pin inst15_0\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { inst15_0[1] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[2\] " "Info: Pin inst15_0\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { inst15_0[2] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[3\] " "Info: Pin inst15_0\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { inst15_0[3] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[4\] " "Info: Pin inst15_0\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { inst15_0[4] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[5\] " "Info: Pin inst15_0\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { inst15_0[5] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[6\] " "Info: Pin inst15_0\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { inst15_0[6] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[7\] " "Info: Pin inst15_0\[7\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { inst15_0[7] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[8\] " "Info: Pin inst15_0\[8\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { inst15_0[8] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[9\] " "Info: Pin inst15_0\[9\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { inst15_0[9] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[10\] " "Info: Pin inst15_0\[10\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { inst15_0[10] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[11\] " "Info: Pin inst15_0\[11\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { inst15_0[11] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[12\] " "Info: Pin inst15_0\[12\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { inst15_0[12] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[13\] " "Info: Pin inst15_0\[13\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { inst15_0[13] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[14\] " "Info: Pin inst15_0\[14\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { inst15_0[14] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[15\] " "Info: Pin inst15_0\[15\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { inst15_0[15] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[0\] " "Info: Pin stateout\[0\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[0] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[1\] " "Info: Pin stateout\[1\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[1] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[2\] " "Info: Pin stateout\[2\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[2] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[3\] " "Info: Pin stateout\[3\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[3] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[4\] " "Info: Pin stateout\[4\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[4] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[5\] " "Info: Pin stateout\[5\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[5] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stateout\[6\] " "Info: Pin stateout\[6\] not assigned to an exact location on the device" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programfiles/altera/quartus9/quartus/bin/pin_planner.ppl" { stateout[6] } } } { "VCPU.sv" "" { Text "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/VCPU.sv" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { stateout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "137 unused 3.3V 2 135 0 " "Info: Number of I/O pins in group: 137 (unused VREF, 3.3V VCCIO, 2 input, 135 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "135 " "Warning: Found 135 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[0\] 0 " "Info: Pin \"pcout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[1\] 0 " "Info: Pin \"pcout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[2\] 0 " "Info: Pin \"pcout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[3\] 0 " "Info: Pin \"pcout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[4\] 0 " "Info: Pin \"pcout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[5\] 0 " "Info: Pin \"pcout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[6\] 0 " "Info: Pin \"pcout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[7\] 0 " "Info: Pin \"pcout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[8\] 0 " "Info: Pin \"pcout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[9\] 0 " "Info: Pin \"pcout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[10\] 0 " "Info: Pin \"pcout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[11\] 0 " "Info: Pin \"pcout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[12\] 0 " "Info: Pin \"pcout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[13\] 0 " "Info: Pin \"pcout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[14\] 0 " "Info: Pin \"pcout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[15\] 0 " "Info: Pin \"pcout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[16\] 0 " "Info: Pin \"pcout\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[17\] 0 " "Info: Pin \"pcout\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[18\] 0 " "Info: Pin \"pcout\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[19\] 0 " "Info: Pin \"pcout\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[20\] 0 " "Info: Pin \"pcout\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[21\] 0 " "Info: Pin \"pcout\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[22\] 0 " "Info: Pin \"pcout\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[23\] 0 " "Info: Pin \"pcout\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[24\] 0 " "Info: Pin \"pcout\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[25\] 0 " "Info: Pin \"pcout\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[26\] 0 " "Info: Pin \"pcout\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[27\] 0 " "Info: Pin \"pcout\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[28\] 0 " "Info: Pin \"pcout\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[29\] 0 " "Info: Pin \"pcout\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[30\] 0 " "Info: Pin \"pcout\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[31\] 0 " "Info: Pin \"pcout\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[0\] 0 " "Info: Pin \"epcout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[1\] 0 " "Info: Pin \"epcout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[2\] 0 " "Info: Pin \"epcout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[3\] 0 " "Info: Pin \"epcout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[4\] 0 " "Info: Pin \"epcout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[5\] 0 " "Info: Pin \"epcout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[6\] 0 " "Info: Pin \"epcout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[7\] 0 " "Info: Pin \"epcout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[8\] 0 " "Info: Pin \"epcout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[9\] 0 " "Info: Pin \"epcout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[10\] 0 " "Info: Pin \"epcout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[11\] 0 " "Info: Pin \"epcout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[12\] 0 " "Info: Pin \"epcout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[13\] 0 " "Info: Pin \"epcout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[14\] 0 " "Info: Pin \"epcout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[15\] 0 " "Info: Pin \"epcout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[16\] 0 " "Info: Pin \"epcout\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[17\] 0 " "Info: Pin \"epcout\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[18\] 0 " "Info: Pin \"epcout\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[19\] 0 " "Info: Pin \"epcout\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[20\] 0 " "Info: Pin \"epcout\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[21\] 0 " "Info: Pin \"epcout\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[22\] 0 " "Info: Pin \"epcout\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[23\] 0 " "Info: Pin \"epcout\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[24\] 0 " "Info: Pin \"epcout\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[25\] 0 " "Info: Pin \"epcout\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[26\] 0 " "Info: Pin \"epcout\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[27\] 0 " "Info: Pin \"epcout\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[28\] 0 " "Info: Pin \"epcout\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[29\] 0 " "Info: Pin \"epcout\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[30\] 0 " "Info: Pin \"epcout\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "epcout\[31\] 0 " "Info: Pin \"epcout\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[0\] 0 " "Info: Pin \"mdrout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[1\] 0 " "Info: Pin \"mdrout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[2\] 0 " "Info: Pin \"mdrout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[3\] 0 " "Info: Pin \"mdrout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[4\] 0 " "Info: Pin \"mdrout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[5\] 0 " "Info: Pin \"mdrout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[6\] 0 " "Info: Pin \"mdrout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[7\] 0 " "Info: Pin \"mdrout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[8\] 0 " "Info: Pin \"mdrout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[9\] 0 " "Info: Pin \"mdrout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[10\] 0 " "Info: Pin \"mdrout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[11\] 0 " "Info: Pin \"mdrout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[12\] 0 " "Info: Pin \"mdrout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[13\] 0 " "Info: Pin \"mdrout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[14\] 0 " "Info: Pin \"mdrout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[15\] 0 " "Info: Pin \"mdrout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[16\] 0 " "Info: Pin \"mdrout\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[17\] 0 " "Info: Pin \"mdrout\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[18\] 0 " "Info: Pin \"mdrout\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[19\] 0 " "Info: Pin \"mdrout\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[20\] 0 " "Info: Pin \"mdrout\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[21\] 0 " "Info: Pin \"mdrout\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[22\] 0 " "Info: Pin \"mdrout\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[23\] 0 " "Info: Pin \"mdrout\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[24\] 0 " "Info: Pin \"mdrout\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[25\] 0 " "Info: Pin \"mdrout\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[26\] 0 " "Info: Pin \"mdrout\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[27\] 0 " "Info: Pin \"mdrout\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[28\] 0 " "Info: Pin \"mdrout\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[29\] 0 " "Info: Pin \"mdrout\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[30\] 0 " "Info: Pin \"mdrout\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mdrout\[31\] 0 " "Info: Pin \"mdrout\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[0\] 0 " "Info: Pin \"op\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[1\] 0 " "Info: Pin \"op\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[2\] 0 " "Info: Pin \"op\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[3\] 0 " "Info: Pin \"op\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[4\] 0 " "Info: Pin \"op\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[5\] 0 " "Info: Pin \"op\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[0\] 0 " "Info: Pin \"rs\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[1\] 0 " "Info: Pin \"rs\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[2\] 0 " "Info: Pin \"rs\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[3\] 0 " "Info: Pin \"rs\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[4\] 0 " "Info: Pin \"rs\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[0\] 0 " "Info: Pin \"rt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[1\] 0 " "Info: Pin \"rt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[2\] 0 " "Info: Pin \"rt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[3\] 0 " "Info: Pin \"rt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[4\] 0 " "Info: Pin \"rt\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[0\] 0 " "Info: Pin \"inst15_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[1\] 0 " "Info: Pin \"inst15_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[2\] 0 " "Info: Pin \"inst15_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[3\] 0 " "Info: Pin \"inst15_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[4\] 0 " "Info: Pin \"inst15_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[5\] 0 " "Info: Pin \"inst15_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[6\] 0 " "Info: Pin \"inst15_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[7\] 0 " "Info: Pin \"inst15_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[8\] 0 " "Info: Pin \"inst15_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[9\] 0 " "Info: Pin \"inst15_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[10\] 0 " "Info: Pin \"inst15_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[11\] 0 " "Info: Pin \"inst15_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[12\] 0 " "Info: Pin \"inst15_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[13\] 0 " "Info: Pin \"inst15_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[14\] 0 " "Info: Pin \"inst15_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[15\] 0 " "Info: Pin \"inst15_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[0\] 0 " "Info: Pin \"stateout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[1\] 0 " "Info: Pin \"stateout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[2\] 0 " "Info: Pin \"stateout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[3\] 0 " "Info: Pin \"stateout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[4\] 0 " "Info: Pin \"stateout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[5\] 0 " "Info: Pin \"stateout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stateout\[6\] 0 " "Info: Pin \"stateout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/Proj_Hardware.fit.smsg " "Info: Generated suppressed messages file C:/Users/insbs/Desktop/ProjetoVerilog - fiosajeitados/Proj_Hardware.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "405 " "Info: Peak virtual memory: 405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 09:00:06 2019 " "Info: Processing ended: Tue May 14 09:00:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
