{"Source Block": ["hdl/library/axi_ad7616/axi_ad7616_pif.v@209:219@HdlStmAssign", "    endcase\n  end\n\n  // data valid for the register access and m_axis interface\n\n  assign rd_db_valid = ((counter == 2'b0) && ((transfer_state == CNTRL0_HIGH) || (transfer_state == CNTRL1_HIGH))) ? 1'b1 : 1'b0;\n\n  always @(posedge clk) begin\n    if (cs_n) begin\n      rd_db_valid_div2 <= 1'h0;\n    end else begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[214, "  assign rd_db_valid = ((counter == 2'b0) && ((transfer_state == CNTRL0_HIGH) || (transfer_state == CNTRL1_HIGH))) ? 1'b1 : 1'b0;\n"]], "Add": [[214, "  assign rd_db_valid = ((transfer_state == CS_HIGH) &&\n"], [214, "                       ((rd_req_d == 1'b1) || (rd_conv_d == 1'b1))) ? 1'b1 : 1'b0;\n"]]}}