---
layout: default
title: Edusemi-v4x/index.md
---

---

# ğŸ“ **Edusemi-v4xï½œåŠå°ä½“ãƒ—ãƒ­ãƒ€ã‚¯ãƒˆé–‹ç™ºã®ãŸã‚ã®åŸºç¤æ•™è‚²æ•™æ**  
ğŸ‡ºğŸ‡¸ *Foundational Educational Materials for Semiconductor Product Development*

<p align="left">
<a href="LICENSE"><img src="https://img.shields.io/badge/license-MIT-blue"></a>
<a href="https://samizo-aitl.github.io"><img src="https://img.shields.io/badge/view-site-brightgreen"></a>
</p>
  
---

## ğŸ”— **å…¬å¼ãƒªãƒ³ã‚¯**

| è¨€èª | ç¨®åˆ¥ | ãƒªãƒ³ã‚¯ |
|------|------|--------|
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èªç‰ˆ | ğŸŒ GitHub Pages | [https://samizo-aitl.github.io/Edusemi-v4x/](https://samizo-aitl.github.io/Edusemi-v4x/) |
| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èªç‰ˆ | ğŸ’» GitHub | [https://github.com/Samizo-AITL/Edusemi-v4x](https://github.com/Samizo-AITL/Edusemi-v4x) |
| ğŸ‡ºğŸ‡¸ English Version | ğŸŒ GitHub Pages | [https://samizo-aitl.github.io/Edusemi-v4x/en/](https://samizo-aitl.github.io/Edusemi-v4x/en/) |
| ğŸ‡ºğŸ‡¸ English Version | ğŸ’» GitHub | [https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/en](https://github.com/Samizo-AITL/Edusemi-v4x/tree/main/en) |

---

## âœï¸ **ã¯ã˜ã‚ã« | Introduction**

åŠå°ä½“æŠ€è¡“ã¯ **ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®ç™ºæ˜** ã‹ã‚‰å§‹ã¾ã‚Šã€**MOSæ§‹é€ ** ã®ç™»å ´ã«ã‚ˆã£ã¦æ€¥é€Ÿã«é€²åŒ–ã—ã¾ã—ãŸã€‚  
**å¾®ç´°åŒ–ã¨é›†ç©åŒ–** ã¯ãƒ ãƒ¼ã‚¢ã®æ³•å‰‡ã«æ²¿ã£ã¦é€²ã¿ã€LSIã¯ã‚ã‚‰ã‚†ã‚‹åˆ†é‡ã«æµ¸é€ã—ã¦ã„ã¾ã™ã€‚

ã—ã‹ã—ã€**ç‰©æ€§ãƒ»å›è·¯ãƒ»ãƒ—ãƒ­ã‚»ã‚¹ãƒ»ãƒ†ã‚¹ãƒˆ** ãªã©ã®åŸºç¤åˆ†é‡ã¯æ•™è‚²ç¾å ´ã§åˆ†æ–­ã•ã‚ŒãŒã¡ã§ã™ã€‚  
å®Ÿå‹™ã§ã¯ã“ã‚Œã‚‰ã¯å¯†æ¥ã«é–¢é€£ã—ã¦ãŠã‚Šã€**å›è·¯ã¯ãƒ‡ãƒã‚¤ã‚¹åŸç†ã«ä¾å­˜ã—ã€è¨­è¨ˆã¯ãƒ—ãƒ­ã‚»ã‚¹ã¨ä¿¡é ¼æ€§ã«æ”¯ãˆã‚‰ã‚Œã¦ã„ã¾ã™**ã€‚

**Edusemi** ã¯ã€ã“ã®ã€Œ**åŸºç¤æŠ€è¡“é–“ã®æ§‹é€ çš„ã¤ãªãŒã‚Š**ã€ã«ç„¦ç‚¹ã‚’å½“ã¦ã€å¿œç”¨ã‚’è¦‹æ®ãˆãŸ **æ§‹é€ çš„ç†è§£** ã‚’è‚²æˆã™ã‚‹æ•™æã§ã™ã€‚

> ğŸ’¡ **Design follows physics, and productization follows verification.**  
> *ç‰©æ€§ â†’ å›è·¯ â†’ å®Ÿè£… â†’ æ¤œè¨¼* ã®æ¥ç¶šã‚’å¯è¦–åŒ–ã—ã¾ã™ã€‚

---

## ğŸ“˜ **ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆæ¦‚è¦ | Project Overview**

**Edusemi-v4x** ã¯ã€**è¨­è¨ˆãƒ»è£½é€ ãƒ»æ¤œæŸ»ãƒ»å“è³ªä¿è¨¼** ã‚’ä¸€è²«ã—ã¦å­¦ã¹ã‚‹ **ã‚ªãƒ¼ãƒ—ãƒ³æ•™æ** ã§ã™ã€‚

- ğŸ¯ **å¯¾è±¡ / Target**ï¼šå·¥å­¦ç³»å­¦ç”Ÿãƒ»è‹¥æ‰‹æŠ€è¡“è€…ãƒ»æ•™è‚²è€…  
- â­ **ç‰¹å¾´ / Features**ï¼šåŸºç¤ã®ã¤ãªãŒã‚Šé‡è¦–ã€è¨­è¨ˆã€œé‡ç”£æ¤œæŸ»ã¾ã§ç¶²ç¾…  
- ğŸ§ª **å®Ÿç¿’ / Practice**ï¼šsky130ãƒ»OpenLaneãƒ»Pythonãƒ»GitHubãƒ»ChatGPT å¯¾å¿œ

---

## ğŸ§­ **åŸºç¤ç·¨ | Fundamentals**
> åŠå°ä½“ã®**ç‰©æ€§ãƒ»è«–ç†å›è·¯ãƒ»ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“**ãªã©ã€ã™ã¹ã¦ã®å¿œç”¨ã®åœŸå°ã¨ãªã‚‹åŸºç¤é ˜åŸŸã‚’ä½“ç³»çš„ã«å­¦ã³ã¾ã™ã€‚  
> *Covers semiconductor physics, logic design, and process fundamentals essential for all applications.*

| ğŸ“– ç«  / Chapter | ğŸ“š ã‚¿ã‚¤ãƒˆãƒ« / Title | ğŸ“ æ¦‚è¦ / Summary |
|----|------------|----------------|
| ğŸ§­ **[1](chapter1_materials/README.md)** | **åŠå°ä½“ç‰©æ€§ã¨ææ–™åŸºç¤**<br>*Semiconductor Physics & Materials* | ãƒãƒ³ãƒ‰æ§‹é€ ãƒ»PNæ¥åˆãƒ»MOSé›»ç•ŒåŠ¹æœ |
| ğŸ§­ **[2](chapter2_comb_logic/README.md)** | **ãƒ‡ã‚¸ã‚¿ãƒ«è«–ç†ã¨å›è·¯è¨­è¨ˆ**<br>*Digital Logic & Circuit Design* | çµ„ã¿åˆã‚ã›å›è·¯ãƒ»é †åºå›è·¯ãƒ»FSMãƒ»HDL |
| ğŸ§­ **[3](chapter3_process_evolution/README.md)** | **ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ã¨å¾®ç´°åŒ–åˆ¶ç´„**<br>*Process Technology & Scaling* | ãƒãƒ¼ãƒ‰å¤‰é·ãƒ»é…ç·šãƒ»ãƒªã‚½ãƒ»ä¿¡é ¼æ€§ |
| ğŸ§­ **[4](chapter4_mos_characteristics/README.md)** | **MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç‰¹æ€§**<br>*MOS Characteristics* | å¯¸æ³•ãƒ»ç‰¹æ€§ãƒ»PDKãƒ»ãƒ‡ã‚¶ã‚¤ãƒ³ãƒ«ãƒ¼ãƒ« |
| ğŸ§­ **[5a](chapter5a_spec_module_if/README.md)** | **ä»•æ§˜ç­–å®šã¨IFè¨­è¨ˆ**<br>*Spec Definition & Interface Design* | ä¸Šæµå·¥ç¨‹ãƒ»ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®šãƒ»PoCæ¥ç¶š |
| ğŸ§­ **[5](chapter5_soc_design_flow/README.md)** | **SoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼**<br>*SoC Design Flow* | RTLãƒ»P&Rãƒ»DRC/LVSãƒ»ã‚¿ã‚¤ãƒŸãƒ³ã‚° |
| ğŸ§­ **[6](chapter6_test_and_package/README.md)** | **ãƒ†ã‚¹ãƒˆãƒ»ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸**<br>*Test & Packaging* | ETESTãƒ»ä¸è‰¯è§£æãƒ»ä¿¡é ¼æ€§è©¦é¨“ãƒ»å‡ºè· |
| ğŸ§­ **[7](chapter7_design_review_and_org/README.md)** | **ãƒ‡ã‚¶ã‚¤ãƒ³ãƒ¬ãƒ“ãƒ¥ãƒ¼ã¨çµ„ç¹”é€£æº**<br>*Design Review & Collaboration* | SRAMä¸è‰¯äº‹ä¾‹ãƒ»DRæ§‹é€ ãƒ»åˆæ„å½¢æˆ |

---

## ğŸ§© **å¿œç”¨ç·¨ | Applications**
> åŸºç¤ã‚’è¸ã¾ãˆã¦**ãƒ¡ãƒ¢ãƒªãƒ»é«˜è€åœ§ãƒ»ESDãƒ»ã‚¢ãƒŠãƒ­ã‚°è¨­è¨ˆ**ãªã©å°‚é–€é ˜åŸŸã¸å±•é–‹ã—ã¾ã™ã€‚  
> *Expands into specialized areas such as memory, high-voltage, ESD, and analog design.*

| ğŸ“– ç«  / Chapter | ğŸ“š ã‚¿ã‚¤ãƒˆãƒ« / Title | ğŸ“ æ¦‚è¦ / Summary |
|----|------------|----------------|
| ğŸ§© **[1](d_chapter1_memory_technologies/README.md)** | **ãƒ¡ãƒ¢ãƒªæŠ€è¡“**<br>*Memory Technologies* | SRAMãƒ»DRAMãƒ»FeRAMãƒ»MRAM |
| ğŸ§© **[2](d_chapter2_high_voltage_devices/README.md)** | **é«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹**<br>*High-Voltage Devices* | LDMOSãƒ»é›»ç•Œåˆ¶å¾¡ãƒ»é«˜é›»åœ§è¨­è¨ˆ |
| ğŸ§© **[3](d_chapter3_esd_protection_design/README.md)** | **ESDè¨­è¨ˆ**<br>*ESD Protection Design* | ä¿è­·ç´ å­ãƒ»ç ´å£Šäº‹ä¾‹ãƒ»è©¦é¨“è¦æ ¼ |
| ğŸ§© **[4](d_chapter4_layout_optimization/README.md)** | **ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæœ€é©åŒ–**<br>*Layout Optimization* | CMPãƒ€ãƒŸãƒ¼ãƒ»IRãƒ‰ãƒ­ãƒƒãƒ—ãƒ»ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ— |
| ğŸ§© **[5](d_chapter5_analog_mixed_signal/README.md)** | **ã‚¢ãƒŠãƒ­ã‚°ï¼MIXä¿¡å·**<br>*Analog / Mixed-Signal* | ã‚¢ãƒŠãƒ­ã‚°è¨­è¨ˆãƒ»ãƒã‚¤ã‚ºãƒ»æ··è¼‰è¨­è¨ˆ |
| ğŸ§© **[5a](d_chapter5a_analog_mixed_signal/README.md)** | **0.18Î¼m AMSè¨­è¨ˆæŠ€æ³•**<br>*0.18Î¼m AMS Design* | ã°ã‚‰ã¤ããƒ»ãƒãƒƒãƒãƒ³ã‚°ãƒ»1/fãƒã‚¤ã‚º |
| ğŸ§© **[5b](d_chapter5b_ams_block_and_pdk/README.md)** | **è£½é€ èµ·ç‚¹ã®AMSå·®åˆ¥åŒ–**<br>*AMS Differentiation from Manufacturing* | 1/fãƒã‚¤ã‚ºä½æ¸›ãƒ»è£½é€ æŠ€è¡“å¿œç”¨ |
| ğŸ§© **[6](d_chapter6_pdk_and_eda_environment/README.md)** | **PDKã¨EDAç’°å¢ƒ**<br>*PDK & EDA Environment* | DRC/LVS/ERCãƒ»PDKæ§‹æˆ |
| ğŸ§© **[7](d_chapter7_automation_and_verification/README.md)** | **è‡ªå‹•åŒ–ã¨æ¤œè¨¼**<br>*Automation & Verification* | OpenLaneãƒ»CI/CDãƒ»Lint |
| ğŸ§© **[8](d_chapter8_fsm_design_basics/README.md)** | **FSMè¨­è¨ˆ**<br>*FSM Design* | Moore/Mealyãƒ»çŠ¶æ…‹é·ç§»å›³ãƒ»Verilog |
| ğŸ§© **[9](d_chapter9_pll_and_clock_design/README.md)** | **PLLã¨ã‚¯ãƒ­ãƒƒã‚¯**<br>*PLL & Clock Design* | PLLæ§‹é€ ãƒ»ã‚¸ãƒƒã‚¿ãƒ»STAé…æ…® |

---

## ğŸ›  **å®Ÿè·µç·¨ | Practice**
> **Pythonè‡ªå‹•åŒ–ãƒ»Sky130å®Ÿé¨“ãƒ»OpenLaneè¨­è¨ˆ**ãªã©ã€å®Ÿå‹™ã«è¿‘ã„æ¼”ç¿’ã‚’é€šã˜ã¦ã‚¹ã‚­ãƒ«ã‚’å®šç€ã•ã›ã¾ã™ã€‚  
> *Hands-on exercises with Python automation, Sky130 experiments, and OpenLane design.*

| ğŸ“– ç«  / Chapter | ğŸ“š ã‚¿ã‚¤ãƒˆãƒ« / Title | ğŸ“ æ¦‚è¦ / Summary |
|----|------------|----------------|
| ğŸ›  **[1](e_chapter1_python_automation_tools/README.md)** | **Pythonè‡ªå‹•åŒ–ãƒ„ãƒ¼ãƒ«**<br>*Python Automation Tools* | SPICEè§£æãƒ»OpenLaneãƒ­ã‚°å‡¦ç† |
| ğŸ›  **[2](e_chapter2_sky130_experiments/README.md)** | **Sky130å®Ÿé¨“**<br>*Sky130 Experiments* | Vgâ€“Idãƒ»Vthæ¨å®šãƒ»BTI/TDDBè©•ä¾¡ |
| ğŸ›  **[3](e_chapter3_openlane_practice/README.md)** | **OpenLaneå®Ÿç¿’**<br>*OpenLane Practice* | åˆæˆã€œé…ç½®é…ç·šã€œGDSå‡ºåŠ› |
| ğŸ›  **[4](e_chapter4_poc_spec_and_design/README.md)** | **PoCè¨­è¨ˆå±•é–‹**<br>*PoC Design Development* | FSMãƒ»MUXãƒ»Adderãƒ»ãƒ†ã‚¹ãƒˆ |
| ğŸ›  **[5](e_chapter5_evaluation_and_report/README.md)** | **è©•ä¾¡ã¨ãƒ¬ãƒãƒ¼ãƒˆ**<br>*Evaluation & Reporting* | é¢ç©ãƒ»æ³¢å½¢ãƒ»ã‚¿ã‚¤ãƒŸãƒ³ã‚°ãƒ»DRC/LVS |

---

## ğŸ“¦ **ç‰¹åˆ¥ç·¨ | Special Topics**
> **å…ˆç«¯ãƒãƒ¼ãƒ‰ãƒ»ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆãƒ»çµ±åˆåˆ¶å¾¡SoC**ãªã©æœ€å…ˆç«¯ãƒ†ãƒ¼ãƒã‚’æ‰±ã„ã¾ã™ã€‚  
> *Focuses on cutting-edge topics such as advanced nodes, chiplets, and integrated control SoCs.*

| ğŸ“– ç«  / Chapter | ğŸ“š ã‚¿ã‚¤ãƒˆãƒ« / Title | ğŸ“ æ¦‚è¦ / Summary |
|----|------------|----------------|
| ğŸ“¦ **[1](f_chapter1_finfet_gaa/README.md)** | **å…ˆç«¯ãƒãƒ¼ãƒ‰**<br>*Advanced Nodes* | FinFETãƒ»GAAãƒ»CFETã¨è¨­è¨ˆå½±éŸ¿ |
| ğŸ“¦ **[2](f_chapter2_chiplet_pkg/README.md)** | **ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã¨å…ˆç«¯ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸**<br>*Chiplets & Advanced Packaging* | 2.5D/3Dãƒ»TSVãƒ»ç•°ç¨®é›†ç© |
| ğŸ“¦ **[2a](f_chapter2a_systemdk/README.md)** | **SystemDKå®Ÿè£…åˆ¶ç´„è¨­è¨ˆ**<br>*SystemDK Design Constraints* | SI/PIãƒ»ç†±ãƒ»å¿œåŠ›ãƒ»EMI/EMC |
| ğŸ“¦ **[3](f_chapter3_socsystem/README.md)** | **çµ±åˆåˆ¶å¾¡SoCå®Ÿè£…**<br>*Integrated Control SoC* | FSMÃ—PIDÃ—LLMï¼ˆAITLï¼‰ |
| ğŸ“¦ **[4](f_chapter4_openlane/README.md)** | **OpenLaneå®Ÿè£…**<br>*OpenLane Implementation* | çµ±åˆåˆ¶å¾¡RTLã®é…ç½®é…ç·š |
| ğŸ“¦ **[5](f_chapter5_dfm/README.md)** | **DFMè¨­è¨ˆ**<br>*Design for Manufacturability* | DRCãƒ»LVSãƒ»DFMæŒ‡é‡ãƒ»Sky130 |

---

## ğŸ”— **é–¢é€£ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ | Related Projects**
> Edusemiã¨é€£å‹•ã—ã€åˆ¶å¾¡ç†è«–ãƒ»ç¤¾ä¼šæ§‹é€ ãƒ»å…ˆç«¯æŠ€è¡“ã‚’æ¨ªæ–­çš„ã«å­¦ã¹ã‚‹å§‰å¦¹ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆç¾¤ã€‚  
> *Sister projects linked with Edusemi, covering control theory, socio-industrial structures, and advanced technologies.*

| ğŸŒ ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ / Project | æ¦‚è¦ / Overview | ä¸»ãªç‰¹å¾´ãƒ»å†…å®¹ / Key Features |
|--------------|------|----------------|
| â• [**Edusemi-Plus**](https://samizo-aitl.github.io/Edusemi-Plus/) <br>ğŸ’» [GitHub](https://github.com/Samizo-AITL/Edusemi-Plus) | åœ°æ”¿å­¦ãƒ»è£½å“æˆ¦ç•¥ãƒ»AIãƒ»é‡å­ãƒ»æŠ•è³‡ãªã©ã€ç”£æ¥­æ§‹é€ ã‚’èª­ã¿è§£ãå¿œç”¨æ•™æ<br>*Applied learning materials analyzing geopolitics, product strategy, AI, quantum, and investment.* | - Apple Siliconãƒ»CHIPSæ³•ãƒ»Cryo-CMOSã®å®Ÿä¾‹è§£èª¬<br>- æŠ€è¡“ã ã‘ã§ãªãç¤¾ä¼šã¨ã®æ¥ç‚¹ã‚„èƒŒæ™¯ã‚’æ¢ç©¶ |
| ğŸ›ï¸ [**EduController**](https://samizo-aitl.github.io/EduController/) <br>ğŸ’» [GitHub](https://github.com/Samizo-AITL/EduController) | åˆ¶å¾¡ç†è«–ï¼ˆPIDãƒ»çŠ¶æ…‹ç©ºé–“ï¼‰ã‹ã‚‰AIåˆ¶å¾¡ï¼ˆNNãƒ»RLãƒ»LLMï¼‰ã¾ã§ç¶²ç¾…<br>*Covers control theory (PID, state-space) to AI control (NN, RL, LLM).* | - PoCè¨­è¨ˆãƒ»OpenLaneåˆ¶å¾¡å®Ÿè£…ã¨ã®é€£å‹•<br>- Pythonã«ã‚ˆã‚‹è¨­è¨ˆæ¼”ç¿’ãƒ»RTLæ¤œè¨¼ãƒ»FSMç”Ÿæˆæ”¯æ´ |
| ğŸ¤– [**AITL-H**](https://samizo-aitl.github.io/AITL-H/) <br>ğŸ’» [GitHub](https://github.com/Samizo-AITL/AITL-H) | FSMï¼ˆæœ¬èƒ½ï¼‰ï¼‹PIDï¼ˆç†æ€§ï¼‰ï¼‹LLMï¼ˆçŸ¥æ€§ï¼‰ã®ä¸‰å±¤åˆ¶å¾¡ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£<br>*Three-layer control architecture: FSM (instinct) + PID (reason) + LLM (intelligence).* | - äººå‹ãƒ­ãƒœãƒƒãƒˆãƒ»çµ±åˆåˆ¶å¾¡ã®PoCå®Ÿè£…<br>- Edusemiç‰¹åˆ¥ç·¨3ãƒ»4ç« ã¨æ§‹é€ çš„ã«é€£æº |

---

## ğŸ‘¤ **åŸ·ç­†è€…æƒ…å ± | Author**
> æœ¬æ•™æã®ä¼ç”»ãƒ»åŸ·ç­†è€…ã€‚åŠå°ä½“ãƒ»ã‚¤ãƒ³ã‚¯ã‚¸ã‚§ãƒƒãƒˆåˆ†é‡ã§ã®å®Ÿå‹™çµŒé¨“ã‚’æŒã¡ã€æ•™è‚²ã¨å®Ÿè£…ã‚’èåˆã—ãŸæ•™æé–‹ç™ºã‚’è¡Œã†ã€‚  
> *Author with professional background in semiconductors and inkjet actuators, creating materials integrating theory and practice.*

| ğŸ“Œ é …ç›® / Item | å†…å®¹ / Details |
|------|------|
| **æ°å / Name** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **å­¦æ­´ / Education** | ä¿¡å·å¤§å­¦å¤§å­¦é™¢ é›»æ°—é›»å­å·¥å­¦ ä¿®äº† |
| **çµŒæ­´ / Career** | å…ƒ ã‚»ã‚¤ã‚³ãƒ¼ã‚¨ãƒ—ã‚½ãƒ³æ ªå¼ä¼šç¤¾ æŠ€è¡“è€…ï¼ˆ1997å¹´ã€œï¼‰ |
| **çµŒé¨“é ˜åŸŸ / Expertise** | åŠå°ä½“ãƒ‡ãƒã‚¤ã‚¹ï¼ˆãƒ­ã‚¸ãƒƒã‚¯ãƒ»ãƒ¡ãƒ¢ãƒªãƒ»é«˜è€åœ§æ··è¼‰ï¼‰<br>ã‚¤ãƒ³ã‚¯ã‚¸ã‚§ãƒƒãƒˆè–„è†œãƒ”ã‚¨ã‚¾ã‚¢ã‚¯ãƒãƒ¥ã‚¨ãƒ¼ã‚¿<br>PrecisionCoreãƒ—ãƒªãƒ³ãƒˆãƒ˜ãƒƒãƒ‰è£½å“åŒ–ãƒ»BOMç®¡ç†ãƒ»ISOæ•™è‚² |
| **é€£çµ¡å…ˆ / Contact** | âœ‰ï¸ [shin3t72@gmail.com](mailto:shin3t72@gmail.com)<br>ğŸ¦ [https://x.com/shin3t72](https://x.com/shin3t72)<br>ğŸ’» [https://samizo-aitl.github.io/](https://samizo-aitl.github.io/) |

---

## ğŸ“„ **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ | License**
> ã‚ªãƒ¼ãƒ—ãƒ³ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ã«ã‚ˆã‚Šã€æ•™è‚²ãƒ»ç ”ç©¶ãƒ»ç¤¾å†…ç ”ä¿®ãªã©ã¸ã®è‡ªç”±ãªåˆ©ç”¨ãŒå¯èƒ½ã€‚  
> *Open license allowing free use for education, research, and corporate training.*

| ğŸ“Œ é …ç›® / Item | å†…å®¹ / Details |
|------|------|
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ç¨®åˆ¥ / Type** | MITãƒ©ã‚¤ã‚»ãƒ³ã‚¹ |
| **åˆ©ç”¨æ¡ä»¶ / Usage** | è‡ªç”±ã«ä½¿ç”¨ãƒ»æ”¹å¤‰ãƒ»å†é…å¸ƒãŒå¯èƒ½ |
| **æ¨å¥¨åˆ©ç”¨ / Recommended Uses** | æ•™è‚²ãƒ»ç ”ç©¶ãƒ»ç¤¾å†…ç ”ä¿®ãªã© |

---

## ğŸ’¬ **ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ã¨æ”¹è¨‚å±¥æ­´ | Feedback & ChangeLog**
> æ”¹å–„ææ¡ˆã‚„è­°è«–ã¯GitHub Discussionsã‹ã‚‰ã€æ”¹è¨‚å±¥æ­´ã¯ChangeLogã«ã¦å…¬é–‹ã€‚  
> *Propose improvements via GitHub Discussions, and track updates in the ChangeLog.*

ğŸ’¬ **[Edusemiæ•™æã«é–¢ã™ã‚‹è­°è«–ã¯ã“ã¡ã‚‰ â†’ Discussions](https://github.com/Samizo-AITL/Edusemi-v4x/discussions)**  
ğŸ“„ **[æ”¹è¨‚å±¥æ­´ / ChangeLog](revision_history.md)**

