/* bench 9595.4.0 f6e896ccf18e */
/* bench 11887.3.0 d4d4a5e13759 */
/* bench 11887.3.1 7cfc519373a1 */
/* bench 11887.3.2 982e3201557e */
/* bench 11887.3.3 874c27b14aba */
/* bench 11887.3.4 296b942a06ea */
/* bench 11887.3.5 8318b6b674df */
/* bench 11887.3.6 4dff6475e706 */
/* bench 11887.3.7 20464370ac6f */
/* bench 11887.3.8 8713bd9c91f1 */
/* bench 11887.3.9 fa50c45bec65 */
/* bench 11887.3.10 f683f784ecd7 */
/* bench 11887.3.11 d7f70ee4a363 */
 */

#ifndef __SOC_IMX_REVISION_H__
#define __SOC_IMX_REVISION_H__

#define IMX_CHIP_REVISION_1_0		0x10
#define IMX_CHIP_REVISION_1_1		0x11
#define IMX_CHIP_REVISION_1_2		0x12
#define IMX_CHIP_REVISION_1_3		0x13
#define IMX_CHIP_REVISION_1_4		0x14
#define IMX_CHIP_REVISION_1_5		0x15
#define IMX_CHIP_REVISION_2_0		0x20
#define IMX_CHIP_REVISION_2_1		0x21
#define IMX_CHIP_REVISION_2_2		0x22
#define IMX_CHIP_REVISION_2_3		0x23
#define IMX_CHIP_REVISION_3_0		0x30
#define IMX_CHIP_REVISION_3_1		0x31
#define IMX_CHIP_REVISION_3_2		0x32
#define IMX_CHIP_REVISION_3_3		0x33
#define IMX_CHIP_REVISION_UNKNOWN	0xff

int mx27_revision(void);
int mx31_revision(void);
int mx35_revision(void);
int mx51_revision(void);
int mx53_revision(void);

unsigned int imx_get_soc_revision(void);
void imx_print_silicon_rev(const char *cpu, int srev);

#endif /* __SOC_IMX_REVISION_H__ */
