Protel Design System Design Rule Check
PCB File : D:\HUST\Do An\DATN\Node\NODE.PcbDoc
Date     : 4/19/2024
Time     : 9:21:19 PM

Processing Rule : Clearance Constraint (Gap=7.874mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=7.874mil) (Max=70mil) (Preferred=11.811mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.536mil < 10mil) Between Arc (2548mil,5001.516mil) on Top Overlay And Pad J1-5(2548.157mil,4930.078mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3015mil,4070.984mil) on Top Overlay And Pad C14-1(3015mil,4160mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3015mil,4070.984mil) on Top Overlay And Pad C14-2(3015mil,3980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3090.488mil,5015mil) on Top Overlay And Pad C13-1(3001.472mil,5015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3090.488mil,5015mil) on Top Overlay And Pad C13-2(3181.472mil,5015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.2mil < 10mil) Between Arc (4280mil,4580mil) on Top Overlay And Pad C12-1(4247.992mil,4610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.2mil < 10mil) Between Arc (4280mil,4640mil) on Top Overlay And Pad C12-1(4247.992mil,4610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (2999.252mil,3950.906mil) (3030.748mil,4108.386mil) on Top Overlay And Pad C14-2(3015mil,3980mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Area Fill (3116.079mil,4936.26mil) (3147.575mil,5093.74mil) on Top Overlay And Pad C13-2(3181.472mil,5015mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C10-2(4112mil,5337.5mil) on Top Layer And Track (4013mil,5314.5mil)(4137mil,5314.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C10-2(4112mil,5337.5mil) on Top Layer And Track (4013mil,5360.5mil)(4137mil,5360.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C10-2(4112mil,5337.5mil) on Top Layer And Track (4137mil,5314.5mil)(4137mil,5360.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C1-1(4026mil,4660mil) on Bottom Layer And Track (4001mil,4637mil)(4001mil,4683mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C1-1(4026mil,4660mil) on Bottom Layer And Track (4001mil,4637mil)(4125mil,4637mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C1-1(4026mil,4660mil) on Bottom Layer And Track (4001mil,4683mil)(4125mil,4683mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-1(4038mil,5470mil) on Top Layer And Text "C10" (4021mil,5392.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C11-1(4038mil,5470mil) on Top Layer And Track (4013mil,5447mil)(4013mil,5493mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C11-1(4038mil,5470mil) on Top Layer And Track (4013mil,5447mil)(4137mil,5447mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C11-1(4038mil,5470mil) on Top Layer And Track (4013mil,5493mil)(4137mil,5493mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-2(4112mil,5470mil) on Top Layer And Text "C10" (4021mil,5392.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C11-2(4112mil,5470mil) on Top Layer And Track (4013mil,5447mil)(4137mil,5447mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C11-2(4112mil,5470mil) on Top Layer And Track (4013mil,5493mil)(4137mil,5493mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C11-2(4112mil,5470mil) on Top Layer And Track (4137mil,5447mil)(4137mil,5493mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C12-1(4247.992mil,4610mil) on Top Layer And Track (4090mil,4570mil)(4280mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C12-1(4247.992mil,4610mil) on Top Layer And Track (4090mil,4650mil)(4280mil,4650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.008mil < 10mil) Between Pad C12-1(4247.992mil,4610mil) on Top Layer And Track (4290mil,4580mil)(4290mil,4640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.021mil < 10mil) Between Pad C12-2(4122.008mil,4610mil) on Top Layer And Track (4080mil,4580mil)(4080mil,4640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.021mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.948mil < 10mil) Between Pad C12-2(4122.008mil,4610mil) on Top Layer And Track (4090mil,4570mil)(4280mil,4570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.948mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.401mil < 10mil) Between Pad C12-2(4122.008mil,4610mil) on Top Layer And Track (4090mil,4650mil)(4280mil,4650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.847mil < 10mil) Between Pad C13-1(3001.472mil,5015mil) on Top Layer And Text "+" (3006.827mil,5027.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.847mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.204mil < 10mil) Between Pad C13-1(3001.472mil,5015mil) on Top Layer And Track (2985.173mil,4910.669mil)(2985.173mil,5015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-1(3001.472mil,5015mil) on Top Layer And Track (2985.173mil,5015mil)(2985.173mil,5119.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-2(3181.472mil,5015mil) on Top Layer And Track (3193.835mil,4910.669mil)(3193.835mil,5119.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.847mil < 10mil) Between Pad C14-1(3015mil,4160mil) on Top Layer And Text "+" (3027.795mil,4154.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.847mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-1(3015mil,4160mil) on Top Layer And Track (2910.669mil,4176.299mil)(3015mil,4176.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-1(3015mil,4160mil) on Top Layer And Track (3015mil,4176.299mil)(3119.331mil,4176.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-2(3015mil,3980mil) on Top Layer And Track (2910.669mil,3967.638mil)(3119.331mil,3967.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C15-1(3175mil,5087mil) on Bottom Layer And Track (3152mil,4988mil)(3152mil,5112mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C15-1(3175mil,5087mil) on Bottom Layer And Track (3152mil,5112mil)(3198mil,5112mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C15-1(3175mil,5087mil) on Bottom Layer And Track (3198mil,4988mil)(3198mil,5112mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C15-2(3175mil,5013mil) on Bottom Layer And Track (3152mil,4988mil)(3152mil,5112mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C15-2(3175mil,5013mil) on Bottom Layer And Track (3152mil,4988mil)(3198mil,4988mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C15-2(3175mil,5013mil) on Bottom Layer And Track (3198mil,4988mil)(3198mil,5112mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C16-1(3270mil,5087mil) on Bottom Layer And Track (3247mil,4988mil)(3247mil,5112mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C16-1(3270mil,5087mil) on Bottom Layer And Track (3247mil,5112mil)(3293mil,5112mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C16-1(3270mil,5087mil) on Bottom Layer And Track (3293mil,4988mil)(3293mil,5112mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C16-2(3270mil,5013mil) on Bottom Layer And Track (3247mil,4988mil)(3247mil,5112mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C16-2(3270mil,5013mil) on Bottom Layer And Track (3247mil,4988mil)(3293mil,4988mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C16-2(3270mil,5013mil) on Bottom Layer And Track (3293mil,4988mil)(3293mil,5112mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C17-1(3130mil,4048mil) on Bottom Layer And Track (3107mil,4023mil)(3107mil,4147mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C17-1(3130mil,4048mil) on Bottom Layer And Track (3107mil,4023mil)(3153mil,4023mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C17-1(3130mil,4048mil) on Bottom Layer And Track (3153mil,4023mil)(3153mil,4147mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C17-2(3130mil,4122mil) on Bottom Layer And Track (3107mil,4023mil)(3107mil,4147mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C17-2(3130mil,4122mil) on Bottom Layer And Track (3107mil,4147mil)(3153mil,4147mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C17-2(3130mil,4122mil) on Bottom Layer And Track (3153mil,4023mil)(3153mil,4147mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C18-1(3255mil,4043mil) on Bottom Layer And Track (3232mil,4018mil)(3232mil,4142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C18-1(3255mil,4043mil) on Bottom Layer And Track (3232mil,4018mil)(3278mil,4018mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C18-1(3255mil,4043mil) on Bottom Layer And Track (3278mil,4018mil)(3278mil,4142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C18-2(3255mil,4117mil) on Bottom Layer And Track (3232mil,4018mil)(3232mil,4142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C18-2(3255mil,4117mil) on Bottom Layer And Track (3232mil,4142mil)(3278mil,4142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C18-2(3255mil,4117mil) on Bottom Layer And Track (3278mil,4018mil)(3278mil,4142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C19-1(3340mil,4567mil) on Bottom Layer And Track (3317mil,4468mil)(3317mil,4592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C19-1(3340mil,4567mil) on Bottom Layer And Track (3317mil,4592mil)(3363mil,4592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C19-1(3340mil,4567mil) on Bottom Layer And Track (3363mil,4468mil)(3363mil,4592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C19-2(3340mil,4493mil) on Bottom Layer And Track (3317mil,4468mil)(3317mil,4592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C19-2(3340mil,4493mil) on Bottom Layer And Track (3317mil,4468mil)(3363mil,4468mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C19-2(3340mil,4493mil) on Bottom Layer And Track (3363mil,4468mil)(3363mil,4592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-1(3032mil,4500mil) on Top Layer And Text "R14" (2948mil,4447mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C20-1(3032mil,4500mil) on Top Layer And Track (2933mil,4477mil)(3057mil,4477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C20-1(3032mil,4500mil) on Top Layer And Track (2933mil,4523mil)(3057mil,4523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C20-1(3032mil,4500mil) on Top Layer And Track (3057mil,4477mil)(3057mil,4523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C20-2(2958mil,4500mil) on Top Layer And Text "R14" (2948mil,4447mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C20-2(2958mil,4500mil) on Top Layer And Track (2933mil,4477mil)(2933mil,4523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C20-2(2958mil,4500mil) on Top Layer And Track (2933mil,4477mil)(3057mil,4477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C20-2(2958mil,4500mil) on Top Layer And Track (2933mil,4523mil)(3057mil,4523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C2-1(4026mil,4580mil) on Bottom Layer And Track (4001mil,4557mil)(4001mil,4603mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C2-1(4026mil,4580mil) on Bottom Layer And Track (4001mil,4557mil)(4125mil,4557mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C2-1(4026mil,4580mil) on Bottom Layer And Track (4001mil,4603mil)(4125mil,4603mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C23-1(3265mil,4708mil) on Top Layer And Track (3242mil,4683mil)(3242mil,4807mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C23-1(3265mil,4708mil) on Top Layer And Track (3242mil,4683mil)(3288mil,4683mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C23-1(3265mil,4708mil) on Top Layer And Track (3288mil,4683mil)(3288mil,4807mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C23-2(3265mil,4782mil) on Top Layer And Track (3242mil,4683mil)(3242mil,4807mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C23-2(3265mil,4782mil) on Top Layer And Track (3242mil,4807mil)(3288mil,4807mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C23-2(3265mil,4782mil) on Top Layer And Track (3288mil,4683mil)(3288mil,4807mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C25-1(4198mil,4375mil) on Bottom Layer And Track (4173mil,4352mil)(4173mil,4398mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C25-1(4198mil,4375mil) on Bottom Layer And Track (4173mil,4352mil)(4297mil,4352mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C25-1(4198mil,4375mil) on Bottom Layer And Track (4173mil,4398mil)(4297mil,4398mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C27-1(3198mil,6000mil) on Top Layer And Track (3173mil,5977mil)(3173mil,6023mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C27-1(3198mil,6000mil) on Top Layer And Track (3173mil,5977mil)(3297mil,5977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C27-1(3198mil,6000mil) on Top Layer And Track (3173mil,6023mil)(3297mil,6023mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C27-2(3272mil,6000mil) on Top Layer And Track (3173mil,5977mil)(3297mil,5977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C27-2(3272mil,6000mil) on Top Layer And Track (3173mil,6023mil)(3297mil,6023mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C27-2(3272mil,6000mil) on Top Layer And Track (3297mil,5977mil)(3297mil,6023mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C28-1(3198mil,5900mil) on Top Layer And Track (3173mil,5877mil)(3173mil,5923mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C28-1(3198mil,5900mil) on Top Layer And Track (3173mil,5877mil)(3297mil,5877mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C28-1(3198mil,5900mil) on Top Layer And Track (3173mil,5923mil)(3297mil,5923mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C28-2(3272mil,5900mil) on Top Layer And Track (3173mil,5877mil)(3297mil,5877mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C28-2(3272mil,5900mil) on Top Layer And Track (3173mil,5923mil)(3297mil,5923mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C28-2(3272mil,5900mil) on Top Layer And Track (3297mil,5877mil)(3297mil,5923mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C29-1(3198mil,5710mil) on Top Layer And Track (3173mil,5687mil)(3173mil,5733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C29-1(3198mil,5710mil) on Top Layer And Track (3173mil,5687mil)(3297mil,5687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C29-1(3198mil,5710mil) on Top Layer And Track (3173mil,5733mil)(3297mil,5733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C29-2(3272mil,5710mil) on Top Layer And Track (3173mil,5687mil)(3297mil,5687mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C29-2(3272mil,5710mil) on Top Layer And Track (3173mil,5733mil)(3297mil,5733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C29-2(3272mil,5710mil) on Top Layer And Track (3297mil,5687mil)(3297mil,5733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C3-1(4026mil,4740mil) on Bottom Layer And Track (4001mil,4717mil)(4001mil,4763mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C3-1(4026mil,4740mil) on Bottom Layer And Track (4001mil,4717mil)(4125mil,4717mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C3-1(4026mil,4740mil) on Bottom Layer And Track (4001mil,4763mil)(4125mil,4763mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C3-2(4100mil,4740mil) on Bottom Layer And Track (4001mil,4717mil)(4125mil,4717mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C3-2(4100mil,4740mil) on Bottom Layer And Track (4001mil,4763mil)(4125mil,4763mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C3-2(4100mil,4740mil) on Bottom Layer And Track (4125mil,4717mil)(4125mil,4763mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C4-1(4026mil,4820mil) on Bottom Layer And Track (4001mil,4797mil)(4001mil,4843mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C4-1(4026mil,4820mil) on Bottom Layer And Track (4001mil,4797mil)(4125mil,4797mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C4-1(4026mil,4820mil) on Bottom Layer And Track (4001mil,4843mil)(4125mil,4843mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C4-2(4100mil,4820mil) on Bottom Layer And Track (4001mil,4797mil)(4125mil,4797mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C4-2(4100mil,4820mil) on Bottom Layer And Track (4001mil,4843mil)(4125mil,4843mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C4-2(4100mil,4820mil) on Bottom Layer And Track (4125mil,4797mil)(4125mil,4843mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(4044mil,5145mil) on Top Layer And Text "Y1" (3942mil,5136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C5-1(4044mil,5145mil) on Top Layer And Track (3945mil,5122mil)(4069mil,5122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C5-1(4044mil,5145mil) on Top Layer And Track (3945mil,5168mil)(4069mil,5168mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C5-1(4044mil,5145mil) on Top Layer And Track (4069mil,5122mil)(4069mil,5168mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.376mil < 10mil) Between Pad C5-2(3970mil,5145mil) on Top Layer And Text "LED1" (3746mil,5107mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(3970mil,5145mil) on Top Layer And Text "Y1" (3942mil,5136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C5-2(3970mil,5145mil) on Top Layer And Track (3945mil,5122mil)(3945mil,5168mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C5-2(3970mil,5145mil) on Top Layer And Track (3945mil,5122mil)(4069mil,5122mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C5-2(3970mil,5145mil) on Top Layer And Track (3945mil,5168mil)(4069mil,5168mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C6-1(4022mil,4795mil) on Top Layer And Track (3923mil,4772mil)(4047mil,4772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C6-1(4022mil,4795mil) on Top Layer And Track (3923mil,4818mil)(4047mil,4818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C6-1(4022mil,4795mil) on Top Layer And Track (4047mil,4772mil)(4047mil,4818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-4(2990mil,5385mil) on Multi-Layer And Text "D1" (2985mil,5305mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C9-1(3198mil,5800mil) on Top Layer And Track (3173mil,5777mil)(3173mil,5823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C9-1(3198mil,5800mil) on Top Layer And Track (3173mil,5777mil)(3297mil,5777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C9-1(3198mil,5800mil) on Top Layer And Track (3173mil,5823mil)(3297mil,5823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C9-2(3272mil,5800mil) on Top Layer And Track (3173mil,5777mil)(3297mil,5777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C9-2(3272mil,5800mil) on Top Layer And Track (3173mil,5823mil)(3297mil,5823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.315mil < 10mil) Between Pad C9-2(3272mil,5800mil) on Top Layer And Track (3297mil,5777mil)(3297mil,5823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.492mil < 10mil) Between Pad D1-2(2975mil,5014.843mil) on Bottom Layer And Text "R17" (3098mil,4907mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.492mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-4(3372.268mil,4560mil) on Top Layer And Track (3181.323mil,4571.614mil)(3346.677mil,4571.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-4(3372.268mil,4560mil) on Top Layer And Track (3346.677mil,4398.386mil)(3346.677mil,4571.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-5(2548.157mil,4930.078mil) on Top Layer And Text "J2" (2540mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad J1-5(2548.157mil,4930.078mil) on Top Layer And Track (2450mil,4930.591mil)(2500.157mil,4930.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad J1-5(2548.157mil,4930.078mil) on Top Layer And Track (2595.197mil,4930.591mil)(2665mil,4930.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.933mil < 10mil) Between Pad J1-5(2548.157mil,5241.102mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad J1-5(2548.157mil,5241.102mil) on Top Layer And Track (2450mil,5240.591mil)(2500.157mil,5240.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad J1-5(2548.157mil,5241.102mil) on Top Layer And Track (2528.315mil,5168.209mil)(2548mil,5195.768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad J1-5(2548.157mil,5241.102mil) on Top Layer And Track (2548mil,5195.768mil)(2567.685mil,5168.209mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad J1-5(2548.157mil,5241.102mil) on Top Layer And Track (2595.197mil,5240.591mil)(2666mil,5240.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad L1-1(4099.37mil,4118.779mil) on Top Layer And Track (4062.992mil,3878.78mil)(4062.992mil,3913.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.15mil < 10mil) Between Pad L1-1(4099.37mil,4118.779mil) on Top Layer And Track (4062.992mil,4323.779mil)(4062.992mil,4355.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.15mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED2-2(3745mil,4596.488mil) on Top Layer And Text "PW1" (3731mil,4522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(3745mil,4596.488mil) on Top Layer And Track (3745mil,4561.488mil)(3745mil,4566.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(3745mil,4596.488mil) on Top Layer And Track (3745mil,4561.488mil)(3835mil,4561.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED2-2(3745mil,4596.488mil) on Top Layer And Track (3745mil,4626.488mil)(3745mil,4631.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED2-2(3745mil,4596.488mil) on Top Layer And Track (3745mil,4631.488mil)(3835mil,4631.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED3-2(3075mil,4310mil) on Top Layer And Text "C14" (2918.268mil,4253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-2(3075mil,4310mil) on Top Layer And Track (3075mil,4275mil)(3075mil,4280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-2(3075mil,4310mil) on Top Layer And Track (3075mil,4275mil)(3165mil,4275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad LED3-2(3075mil,4310mil) on Top Layer And Track (3075mil,4340mil)(3075mil,4345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad LED3-2(3075mil,4310mil) on Top Layer And Track (3075mil,4345mil)(3165mil,4345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad LED4-1(4455mil,5870mil) on Top Layer And Track (4333mil,5837mil)(4487mil,5837mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad LED4-1(4455mil,5870mil) on Top Layer And Track (4333mil,5903mil)(4487mil,5903mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.063mil < 10mil) Between Pad LED4-1(4455mil,5870mil) on Top Layer And Track (4487mil,5837mil)(4487mil,5903mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad LED5-1(4455mil,6040mil) on Top Layer And Track (4333mil,6007mil)(4487mil,6007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Pad LED5-1(4455mil,6040mil) on Top Layer And Track (4333mil,6073mil)(4487mil,6073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.063mil < 10mil) Between Pad LED5-1(4455mil,6040mil) on Top Layer And Track (4487mil,6007mil)(4487mil,6073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad PW1-1(3840mil,4455mil) on Top Layer And Track (3750mil,4420mil)(3840mil,4420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad PW1-1(3840mil,4455mil) on Top Layer And Track (3750mil,4490mil)(3840mil,4490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad PW1-1(3840mil,4455mil) on Top Layer And Track (3840mil,4420mil)(3840mil,4425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad PW1-1(3840mil,4455mil) on Top Layer And Track (3840mil,4485mil)(3840mil,4490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad PW1-2(3750mil,4455mil) on Top Layer And Track (3750mil,4420mil)(3750mil,4425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad PW1-2(3750mil,4455mil) on Top Layer And Track (3750mil,4420mil)(3840mil,4420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad PW1-2(3750mil,4455mil) on Top Layer And Track (3750mil,4485mil)(3750mil,4490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad PW1-2(3750mil,4455mil) on Top Layer And Track (3750mil,4490mil)(3840mil,4490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad PW2-1(4370mil,4810mil) on Top Layer And Track (4370mil,4775mil)(4370mil,4780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad PW2-1(4370mil,4810mil) on Top Layer And Track (4370mil,4775mil)(4460mil,4775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad PW2-1(4370mil,4810mil) on Top Layer And Track (4370mil,4840mil)(4370mil,4845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad PW2-1(4370mil,4810mil) on Top Layer And Track (4370mil,4845mil)(4460mil,4845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad PW2-2(4460mil,4810mil) on Top Layer And Track (4370mil,4775mil)(4460mil,4775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad PW2-2(4460mil,4810mil) on Top Layer And Track (4370mil,4845mil)(4460mil,4845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad PW2-2(4460mil,4810mil) on Top Layer And Track (4460mil,4775mil)(4460mil,4780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad PW2-2(4460mil,4810mil) on Top Layer And Track (4460mil,4840mil)(4460mil,4845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-2(4235mil,5850mil) on Bottom Layer And Text "Q2" (4251.213mil,5922.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(3610mil,4130.003mil) on Bottom Layer And Text "C26" (3661mil,4272mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R10-1(3610mil,4130.003mil) on Bottom Layer And Track (3585mil,4040.003mil)(3585mil,4150.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R10-1(3610mil,4130.003mil) on Bottom Layer And Track (3585mil,4150.003mil)(3635mil,4150.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R10-1(3610mil,4130.003mil) on Bottom Layer And Track (3590mil,4080.003mil)(3590mil,4110.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R10-1(3610mil,4130.003mil) on Bottom Layer And Track (3590mil,4110.003mil)(3630mil,4110.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R10-1(3610mil,4130.003mil) on Bottom Layer And Track (3630mil,4080.003mil)(3630mil,4110.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R10-1(3610mil,4130.003mil) on Bottom Layer And Track (3635mil,4060.003mil)(3635mil,4150.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R1-1(3405mil,5065.003mil) on Bottom Layer And Track (3380mil,4975.003mil)(3380mil,5085.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R1-1(3405mil,5065.003mil) on Bottom Layer And Track (3380mil,5085.003mil)(3430mil,5085.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R1-1(3405mil,5065.003mil) on Bottom Layer And Track (3385mil,5015.003mil)(3385mil,5045.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R1-1(3405mil,5065.003mil) on Bottom Layer And Track (3385mil,5045.003mil)(3425mil,5045.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R1-1(3405mil,5065.003mil) on Bottom Layer And Track (3425mil,5015.003mil)(3425mil,5045.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R1-1(3405mil,5065.003mil) on Bottom Layer And Track (3430mil,4995.003mil)(3430mil,5085.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Pad R1-2(3404.995mil,4993.512mil) on Bottom Layer And Track (3380mil,4975.003mil)(3380mil,5085.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Pad R1-2(3404.995mil,4993.512mil) on Bottom Layer And Track (3380mil,4975.003mil)(3430mil,4975.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad R1-2(3404.995mil,4993.512mil) on Bottom Layer And Track (3385mil,5015.003mil)(3385mil,5045.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad R1-2(3404.995mil,4993.512mil) on Bottom Layer And Track (3385mil,5015.003mil)(3425mil,5015.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad R1-2(3404.995mil,4993.512mil) on Bottom Layer And Track (3425mil,5015.003mil)(3425mil,5045.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R1-2(3404.995mil,4993.512mil) on Bottom Layer And Track (3430mil,4975.003mil)(3430mil,4995.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R1-2(3404.995mil,4993.512mil) on Bottom Layer And Track (3430mil,4995.003mil)(3430mil,5085.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R12-1(2960mil,4655.003mil) on Top Layer And Track (2935mil,4585.003mil)(2935mil,4675.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R12-1(2960mil,4655.003mil) on Top Layer And Track (2935mil,4675.003mil)(2985mil,4675.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R12-1(2960mil,4655.003mil) on Top Layer And Track (2940mil,4605.003mil)(2940mil,4635.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R12-1(2960mil,4655.003mil) on Top Layer And Track (2940mil,4635.003mil)(2980mil,4635.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R12-1(2960mil,4655.003mil) on Top Layer And Track (2980mil,4605.003mil)(2980mil,4635.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R12-1(2960mil,4655.003mil) on Top Layer And Track (2985mil,4565.003mil)(2985mil,4675.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(2960.005mil,4583.512mil) on Top Layer And Text "C20" (2941mil,4555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R12-2(2960.005mil,4583.512mil) on Top Layer And Track (2935mil,4565.003mil)(2935mil,4585.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Pad R12-2(2960.005mil,4583.512mil) on Top Layer And Track (2935mil,4565.003mil)(2985mil,4565.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R12-2(2960.005mil,4583.512mil) on Top Layer And Track (2935mil,4585.003mil)(2935mil,4675.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad R12-2(2960.005mil,4583.512mil) on Top Layer And Track (2940mil,4605.003mil)(2940mil,4635.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad R12-2(2960.005mil,4583.512mil) on Top Layer And Track (2940mil,4605.003mil)(2980mil,4605.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad R12-2(2960.005mil,4583.512mil) on Top Layer And Track (2980mil,4605.003mil)(2980mil,4635.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Pad R12-2(2960.005mil,4583.512mil) on Top Layer And Track (2985mil,4565.003mil)(2985mil,4675.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R13-1(3150mil,4709.997mil) on Top Layer And Track (3125mil,4689.997mil)(3125mil,4799.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R13-1(3150mil,4709.997mil) on Top Layer And Track (3125mil,4689.997mil)(3175mil,4689.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R13-1(3150mil,4709.997mil) on Top Layer And Track (3130mil,4729.997mil)(3130mil,4759.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R13-1(3150mil,4709.997mil) on Top Layer And Track (3130mil,4729.997mil)(3170mil,4729.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R13-1(3150mil,4709.997mil) on Top Layer And Track (3170mil,4729.997mil)(3170mil,4759.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R13-1(3150mil,4709.997mil) on Top Layer And Track (3175mil,4689.997mil)(3175mil,4779.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Pad R13-2(3149.995mil,4781.488mil) on Top Layer And Track (3125mil,4689.997mil)(3125mil,4799.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Pad R13-2(3149.995mil,4781.488mil) on Top Layer And Track (3125mil,4799.997mil)(3175mil,4799.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad R13-2(3149.995mil,4781.488mil) on Top Layer And Track (3130mil,4729.997mil)(3130mil,4759.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad R13-2(3149.995mil,4781.488mil) on Top Layer And Track (3130mil,4759.997mil)(3170mil,4759.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad R13-2(3149.995mil,4781.488mil) on Top Layer And Track (3170mil,4729.997mil)(3170mil,4759.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R13-2(3149.995mil,4781.488mil) on Top Layer And Track (3175mil,4689.997mil)(3175mil,4779.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R13-2(3149.995mil,4781.488mil) on Top Layer And Track (3175mil,4779.997mil)(3175mil,4799.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(2965mil,4324.997mil) on Top Layer And Text "C14" (2918.268mil,4253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R14-1(2965mil,4324.997mil) on Top Layer And Track (2940mil,4304.997mil)(2940mil,4414.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R14-1(2965mil,4324.997mil) on Top Layer And Track (2940mil,4304.997mil)(2990mil,4304.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R14-1(2965mil,4324.997mil) on Top Layer And Track (2945mil,4344.997mil)(2945mil,4374.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R14-1(2965mil,4324.997mil) on Top Layer And Track (2945mil,4344.997mil)(2985mil,4344.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R14-1(2965mil,4324.997mil) on Top Layer And Track (2985mil,4344.997mil)(2985mil,4374.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R14-1(2965mil,4324.997mil) on Top Layer And Track (2990mil,4304.997mil)(2990mil,4394.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Pad R14-2(2964.995mil,4396.488mil) on Top Layer And Track (2940mil,4304.997mil)(2940mil,4414.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Pad R14-2(2964.995mil,4396.488mil) on Top Layer And Track (2940mil,4414.997mil)(2990mil,4414.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad R14-2(2964.995mil,4396.488mil) on Top Layer And Track (2945mil,4344.997mil)(2945mil,4374.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad R14-2(2964.995mil,4396.488mil) on Top Layer And Track (2945mil,4374.997mil)(2985mil,4374.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad R14-2(2964.995mil,4396.488mil) on Top Layer And Track (2985mil,4344.997mil)(2985mil,4374.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R14-2(2964.995mil,4396.488mil) on Top Layer And Track (2990mil,4304.997mil)(2990mil,4394.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R14-2(2964.995mil,4396.488mil) on Top Layer And Track (2990mil,4394.997mil)(2990mil,4414.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(3549.954mil,4564.997mil) on Top Layer And Text "R16" (3502.995mil,4512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R15-1(3549.954mil,4564.997mil) on Top Layer And Track (3524.954mil,4544.997mil)(3524.954mil,4654.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R15-1(3549.954mil,4564.997mil) on Top Layer And Track (3524.954mil,4544.997mil)(3574.954mil,4544.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R15-1(3549.954mil,4564.997mil) on Top Layer And Track (3529.954mil,4584.997mil)(3529.954mil,4614.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R15-1(3549.954mil,4564.997mil) on Top Layer And Track (3529.954mil,4584.997mil)(3569.954mil,4584.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R15-1(3549.954mil,4564.997mil) on Top Layer And Track (3569.954mil,4584.997mil)(3569.954mil,4614.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R15-1(3549.954mil,4564.997mil) on Top Layer And Track (3574.954mil,4544.997mil)(3574.954mil,4634.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Pad R15-2(3549.949mil,4636.488mil) on Top Layer And Track (3524.954mil,4544.997mil)(3524.954mil,4654.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Pad R15-2(3549.949mil,4636.488mil) on Top Layer And Track (3524.954mil,4654.997mil)(3574.954mil,4654.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad R15-2(3549.949mil,4636.488mil) on Top Layer And Track (3529.954mil,4584.997mil)(3529.954mil,4614.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad R15-2(3549.949mil,4636.488mil) on Top Layer And Track (3529.954mil,4614.997mil)(3569.954mil,4614.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad R15-2(3549.949mil,4636.488mil) on Top Layer And Track (3569.954mil,4584.997mil)(3569.954mil,4614.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R15-2(3549.949mil,4636.488mil) on Top Layer And Track (3574.954mil,4544.997mil)(3574.954mil,4634.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R15-2(3549.949mil,4636.488mil) on Top Layer And Track (3574.954mil,4634.997mil)(3574.954mil,4654.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R16-1(3514.992mil,4455mil) on Top Layer And Track (3494.992mil,4430mil)(3494.992mil,4480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R16-1(3514.992mil,4455mil) on Top Layer And Track (3494.992mil,4430mil)(3584.992mil,4430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R16-1(3514.992mil,4455mil) on Top Layer And Track (3494.992mil,4480mil)(3604.992mil,4480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R16-1(3514.992mil,4455mil) on Top Layer And Track (3534.992mil,4435mil)(3534.992mil,4475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R16-1(3514.992mil,4455mil) on Top Layer And Track (3534.992mil,4435mil)(3564.992mil,4435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R16-1(3514.992mil,4455mil) on Top Layer And Track (3534.992mil,4475mil)(3564.992mil,4475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R16-2(3586.484mil,4455.005mil) on Top Layer And Track (3494.992mil,4430mil)(3584.992mil,4430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Pad R16-2(3586.484mil,4455.005mil) on Top Layer And Track (3494.992mil,4480mil)(3604.992mil,4480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad R16-2(3586.484mil,4455.005mil) on Top Layer And Track (3534.992mil,4435mil)(3564.992mil,4435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad R16-2(3586.484mil,4455.005mil) on Top Layer And Track (3534.992mil,4475mil)(3564.992mil,4475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad R16-2(3586.484mil,4455.005mil) on Top Layer And Track (3564.992mil,4435mil)(3564.992mil,4475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R16-2(3586.484mil,4455.005mil) on Top Layer And Track (3584.992mil,4430mil)(3604.992mil,4430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Pad R16-2(3586.484mil,4455.005mil) on Top Layer And Track (3604.992mil,4430mil)(3604.992mil,4480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R18-1(3990.003mil,4225mil) on Bottom Layer And Track (3900.003mil,4250mil)(4010.003mil,4250mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R18-1(3990.003mil,4225mil) on Bottom Layer And Track (3920.003mil,4200mil)(4010.003mil,4200mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R18-1(3990.003mil,4225mil) on Bottom Layer And Track (3940.003mil,4205mil)(3970.003mil,4205mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R18-1(3990.003mil,4225mil) on Bottom Layer And Track (3940.003mil,4245mil)(3970.003mil,4245mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R18-1(3990.003mil,4225mil) on Bottom Layer And Track (3970.003mil,4205mil)(3970.003mil,4245mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R18-1(3990.003mil,4225mil) on Bottom Layer And Track (4010.003mil,4200mil)(4010.003mil,4250mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R2-1(3774.997mil,4935mil) on Top Layer And Track (3754.997mil,4910mil)(3754.997mil,4960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R2-1(3774.997mil,4935mil) on Top Layer And Track (3754.997mil,4910mil)(3844.997mil,4910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R2-1(3774.997mil,4935mil) on Top Layer And Track (3754.997mil,4960mil)(3864.997mil,4960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R2-1(3774.997mil,4935mil) on Top Layer And Track (3794.997mil,4915mil)(3794.997mil,4955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R2-1(3774.997mil,4935mil) on Top Layer And Track (3794.997mil,4915mil)(3824.997mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R2-1(3774.997mil,4935mil) on Top Layer And Track (3794.997mil,4955mil)(3824.997mil,4955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R21-1(4335mil,6220.003mil) on Top Layer And Track (4310mil,6150.003mil)(4310mil,6240.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R21-1(4335mil,6220.003mil) on Top Layer And Track (4310mil,6240.003mil)(4360mil,6240.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R21-1(4335mil,6220.003mil) on Top Layer And Track (4315mil,6170.003mil)(4315mil,6200.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R21-1(4335mil,6220.003mil) on Top Layer And Track (4315mil,6200.003mil)(4355mil,6200.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R21-1(4335mil,6220.003mil) on Top Layer And Track (4355mil,6170.003mil)(4355mil,6200.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R21-1(4335mil,6220.003mil) on Top Layer And Track (4360mil,6130.003mil)(4360mil,6240.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R2-2(3846.488mil,4935.005mil) on Top Layer And Track (3754.997mil,4910mil)(3844.997mil,4910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Pad R2-2(3846.488mil,4935.005mil) on Top Layer And Track (3754.997mil,4960mil)(3864.997mil,4960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad R2-2(3846.488mil,4935.005mil) on Top Layer And Track (3794.997mil,4915mil)(3824.997mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad R2-2(3846.488mil,4935.005mil) on Top Layer And Track (3794.997mil,4955mil)(3824.997mil,4955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad R2-2(3846.488mil,4935.005mil) on Top Layer And Track (3824.997mil,4915mil)(3824.997mil,4955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R2-2(3846.488mil,4935.005mil) on Top Layer And Track (3844.997mil,4910mil)(3864.997mil,4910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Pad R2-2(3846.488mil,4935.005mil) on Top Layer And Track (3864.997mil,4910mil)(3864.997mil,4960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R4-1(3395mil,5320.003mil) on Bottom Layer And Track (3370mil,5230.003mil)(3370mil,5340.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R4-1(3395mil,5320.003mil) on Bottom Layer And Track (3370mil,5340.003mil)(3420mil,5340.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R4-1(3395mil,5320.003mil) on Bottom Layer And Track (3375mil,5270.003mil)(3375mil,5300.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R4-1(3395mil,5320.003mil) on Bottom Layer And Track (3375mil,5300.003mil)(3415mil,5300.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R4-1(3395mil,5320.003mil) on Bottom Layer And Track (3415mil,5270.003mil)(3415mil,5300.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R4-1(3395mil,5320.003mil) on Bottom Layer And Track (3420mil,5250.003mil)(3420mil,5340.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Pad R4-2(3394.995mil,5248.512mil) on Bottom Layer And Track (3370mil,5230.003mil)(3370mil,5340.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Pad R4-2(3394.995mil,5248.512mil) on Bottom Layer And Track (3370mil,5230.003mil)(3420mil,5230.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad R4-2(3394.995mil,5248.512mil) on Bottom Layer And Track (3375mil,5270.003mil)(3375mil,5300.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad R4-2(3394.995mil,5248.512mil) on Bottom Layer And Track (3375mil,5270.003mil)(3415mil,5270.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad R4-2(3394.995mil,5248.512mil) on Bottom Layer And Track (3415mil,5270.003mil)(3415mil,5300.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R4-2(3394.995mil,5248.512mil) on Bottom Layer And Track (3420mil,5230.003mil)(3420mil,5250.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R4-2(3394.995mil,5248.512mil) on Bottom Layer And Track (3420mil,5250.003mil)(3420mil,5340.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R8-1(4470.006mil,4594.995mil) on Top Layer And Track (4380.006mil,4569.995mil)(4490.006mil,4569.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R8-1(4470.006mil,4594.995mil) on Top Layer And Track (4400.006mil,4619.995mil)(4490.006mil,4619.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R8-1(4470.006mil,4594.995mil) on Top Layer And Track (4420.006mil,4574.995mil)(4450.006mil,4574.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R8-1(4470.006mil,4594.995mil) on Top Layer And Track (4420.006mil,4614.995mil)(4450.006mil,4614.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R8-1(4470.006mil,4594.995mil) on Top Layer And Track (4450.006mil,4574.995mil)(4450.006mil,4614.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R8-1(4470.006mil,4594.995mil) on Top Layer And Track (4490.006mil,4569.995mil)(4490.006mil,4619.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Pad R8-2(4398.515mil,4594.991mil) on Top Layer And Track (4380.006mil,4569.995mil)(4380.006mil,4619.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Pad R8-2(4398.515mil,4594.991mil) on Top Layer And Track (4380.006mil,4569.995mil)(4490.006mil,4569.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R8-2(4398.515mil,4594.991mil) on Top Layer And Track (4380.006mil,4619.995mil)(4400.006mil,4619.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R8-2(4398.515mil,4594.991mil) on Top Layer And Track (4400.006mil,4619.995mil)(4490.006mil,4619.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad R8-2(4398.515mil,4594.991mil) on Top Layer And Track (4420.006mil,4574.995mil)(4420.006mil,4614.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad R8-2(4398.515mil,4594.991mil) on Top Layer And Track (4420.006mil,4574.995mil)(4450.006mil,4574.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad R8-2(4398.515mil,4594.991mil) on Top Layer And Track (4420.006mil,4614.995mil)(4450.006mil,4614.995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(4230.003mil,4730mil) on Top Layer And Text "C12" (4085mil,4685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R9-1(4230.003mil,4730mil) on Top Layer And Track (4140.003mil,4705mil)(4250.003mil,4705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R9-1(4230.003mil,4730mil) on Top Layer And Track (4160.003mil,4755mil)(4250.003mil,4755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R9-1(4230.003mil,4730mil) on Top Layer And Track (4180.003mil,4710mil)(4210.003mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.533mil < 10mil) Between Pad R9-1(4230.003mil,4730mil) on Top Layer And Track (4180.003mil,4750mil)(4210.003mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R9-1(4230.003mil,4730mil) on Top Layer And Track (4210.003mil,4710mil)(4210.003mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad R9-1(4230.003mil,4730mil) on Top Layer And Track (4250.003mil,4705mil)(4250.003mil,4755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(4158.512mil,4729.995mil) on Top Layer And Text "C12" (4085mil,4685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.729mil < 10mil) Between Pad R9-2(4158.512mil,4729.995mil) on Top Layer And Track (4140.003mil,4705mil)(4140.003mil,4755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.31mil < 10mil) Between Pad R9-2(4158.512mil,4729.995mil) on Top Layer And Track (4140.003mil,4705mil)(4250.003mil,4705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R9-2(4158.512mil,4729.995mil) on Top Layer And Track (4140.003mil,4755mil)(4160.003mil,4755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.32mil < 10mil) Between Pad R9-2(4158.512mil,4729.995mil) on Top Layer And Track (4160.003mil,4755mil)(4250.003mil,4755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.32mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.712mil < 10mil) Between Pad R9-2(4158.512mil,4729.995mil) on Top Layer And Track (4180.003mil,4710mil)(4180.003mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.712mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.976mil < 10mil) Between Pad R9-2(4158.512mil,4729.995mil) on Top Layer And Track (4180.003mil,4710mil)(4210.003mil,4710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad R9-2(4158.512mil,4729.995mil) on Top Layer And Track (4180.003mil,4750mil)(4210.003mil,4750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.004mil < 10mil) Between Pad X1-1(3800mil,5500mil) on Multi-Layer And Track (3799mil,5421mil)(3799mil,5452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.734mil < 10mil) Between Pad X1-2(3800mil,5300mil) on Multi-Layer And Track (3799mil,5350mil)(3799mil,5380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.734mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Y1-1(3991.732mil,4932.008mil) on Top Layer And Text "C6" (3931mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :339

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (9.871mil < 10mil) Between Arc (3015mil,4070.984mil) on Top Overlay And Text "+" (3027.795mil,4154.646mil) on Top Overlay Silk Text to Silk Clearance [9.871mil]
   Violation between Silk To Silk Clearance Constraint: (9.871mil < 10mil) Between Arc (3090.488mil,5015mil) on Top Overlay And Text "+" (3006.827mil,5027.795mil) on Top Overlay Silk Text to Silk Clearance [9.871mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3326.992mil,4418.071mil) on Top Overlay And Text "IC1" (3237.157mil,4354mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3495.354mil,5195.646mil) on Top Overlay And Text "P1" (3485mil,5180.591mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3991.732mil,4865.079mil) on Top Overlay And Text "C6" (3931mil,4850mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (4291.26mil,5890mil) on Bottom Overlay And Text "Q2" (4251.213mil,5922.402mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.019mil < 10mil) Between Area Fill (3005.038mil,4995.039mil) (3065.038mil,5024.961mil) on Bottom Overlay And Text "R17" (3098mil,4907mil) on Bottom Overlay Silk Text to Silk Clearance [8.019mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C1" (4157mil,4645mil) on Bottom Overlay And Text "C2" (4157mil,4565mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C1" (4157mil,4645mil) on Bottom Overlay And Text "C3" (4157mil,4655mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.158mil < 10mil) Between Text "C1" (4157mil,4645mil) on Bottom Overlay And Text "C4" (4157mil,4735mil) on Bottom Overlay Silk Text to Silk Clearance [4.158mil]
   Violation between Silk To Silk Clearance Constraint: (2.187mil < 10mil) Between Text "C10" (4021mil,5392.5mil) on Top Overlay And Track (4013mil,5447mil)(4013mil,5493mil) on Top Overlay Silk Text to Silk Clearance [2.187mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (4021mil,5392.5mil) on Top Overlay And Track (4013mil,5447mil)(4137mil,5447mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.544mil < 10mil) Between Text "C10" (4021mil,5392.5mil) on Top Overlay And Track (4071mil,5454mil)(4079mil,5454mil) on Top Overlay Silk Text to Silk Clearance [2.544mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (4021mil,5392.5mil) on Top Overlay And Track (4137mil,5447mil)(4137mil,5493mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (4085mil,4685mil) on Top Overlay And Track (4140.003mil,4705mil)(4140.003mil,4755mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (4085mil,4685mil) on Top Overlay And Track (4140.003mil,4705mil)(4250.003mil,4705mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.051mil < 10mil) Between Text "C12" (4085mil,4685mil) on Top Overlay And Track (4140.003mil,4755mil)(4160.003mil,4755mil) on Top Overlay Silk Text to Silk Clearance [3.051mil]
   Violation between Silk To Silk Clearance Constraint: (3.051mil < 10mil) Between Text "C12" (4085mil,4685mil) on Top Overlay And Track (4160.003mil,4755mil)(4250.003mil,4755mil) on Top Overlay Silk Text to Silk Clearance [3.051mil]
   Violation between Silk To Silk Clearance Constraint: (7.993mil < 10mil) Between Text "C12" (4085mil,4685mil) on Top Overlay And Track (4180.003mil,4710mil)(4180.003mil,4750mil) on Top Overlay Silk Text to Silk Clearance [7.993mil]
   Violation between Silk To Silk Clearance Constraint: (0.075mil < 10mil) Between Text "C12" (4085mil,4685mil) on Top Overlay And Track (4180.003mil,4710mil)(4210.003mil,4710mil) on Top Overlay Silk Text to Silk Clearance [0.075mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (4085mil,4685mil) on Top Overlay And Track (4180.003mil,4750mil)(4210.003mil,4750mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (4085mil,4685mil) on Top Overlay And Track (4210.003mil,4710mil)(4210.003mil,4750mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.083mil < 10mil) Between Text "C12" (4085mil,4685mil) on Top Overlay And Track (4250.003mil,4705mil)(4250.003mil,4755mil) on Top Overlay Silk Text to Silk Clearance [8.083mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (2918.268mil,4253mil) on Top Overlay And Track (2940mil,4304.997mil)(2940mil,4414.997mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (2918.268mil,4253mil) on Top Overlay And Track (2940mil,4304.997mil)(2990mil,4304.997mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (2918.268mil,4253mil) on Top Overlay And Track (2990mil,4304.997mil)(2990mil,4394.997mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.411mil < 10mil) Between Text "C14" (2918.268mil,4253mil) on Top Overlay And Track (3075mil,4275mil)(3075mil,4280mil) on Top Overlay Silk Text to Silk Clearance [0.411mil]
   Violation between Silk To Silk Clearance Constraint: (3.48mil < 10mil) Between Text "C14" (2918.268mil,4253mil) on Top Overlay And Track (3075mil,4275mil)(3165mil,4275mil) on Top Overlay Silk Text to Silk Clearance [3.48mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C17" (3265mil,4179mil) on Bottom Overlay And Text "C18" (3390mil,4174mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C2" (4157mil,4565mil) on Bottom Overlay And Text "C3" (4157mil,4655mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (2941mil,4555mil) on Top Overlay And Track (2935mil,4565.003mil)(2935mil,4585.003mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (2941mil,4555mil) on Top Overlay And Track (2935mil,4565.003mil)(2985mil,4565.003mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (2941mil,4555mil) on Top Overlay And Track (2935mil,4585.003mil)(2935mil,4675.003mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (2941mil,4555mil) on Top Overlay And Track (2940mil,4605.003mil)(2940mil,4635.003mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (2941mil,4555mil) on Top Overlay And Track (2940mil,4605.003mil)(2980mil,4605.003mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (2941mil,4555mil) on Top Overlay And Track (2980mil,4605.003mil)(2980mil,4635.003mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (2941mil,4555mil) on Top Overlay And Track (2985mil,4565.003mil)(2985mil,4675.003mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1mil < 10mil) Between Text "C21" (3069mil,4365mil) on Bottom Overlay And Text "R11" (3058mil,4452mil) on Bottom Overlay Silk Text to Silk Clearance [1mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C23" (3249.5mil,4839.5mil) on Top Overlay And Text "R13" (3133.5mil,4831.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C24" (4334mil,4135mil) on Bottom Overlay And Text "C25" (4329mil,4230mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C26" (3661mil,4272mil) on Bottom Overlay And Text "R10" (3627mil,4182mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.051mil < 10mil) Between Text "C26" (3661mil,4272mil) on Bottom Overlay And Track (3585mil,4040.003mil)(3585mil,4150.003mil) on Bottom Overlay Silk Text to Silk Clearance [9.051mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C26" (3661mil,4272mil) on Bottom Overlay And Track (3585mil,4150.003mil)(3635mil,4150.003mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.24mil < 10mil) Between Text "C26" (3661mil,4272mil) on Bottom Overlay And Track (3590mil,4080.003mil)(3590mil,4110.003mil) on Bottom Overlay Silk Text to Silk Clearance [4.24mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C26" (3661mil,4272mil) on Bottom Overlay And Track (3590mil,4110.003mil)(3630mil,4110.003mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.263mil < 10mil) Between Text "C26" (3661mil,4272mil) on Bottom Overlay And Track (3630mil,4080.003mil)(3630mil,4110.003mil) on Bottom Overlay Silk Text to Silk Clearance [2.263mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C26" (3661mil,4272mil) on Bottom Overlay And Track (3635mil,4060.003mil)(3635mil,4150.003mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C27" (3329mil,6145mil) on Top Overlay And Text "C28" (3329mil,6045mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C28" (3329mil,6045mil) on Top Overlay And Text "C9" (3329mil,5885mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C29" (3329mil,5855mil) on Top Overlay And Text "C9" (3329mil,5885mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C3" (4157mil,4655mil) on Bottom Overlay And Text "C4" (4157mil,4735mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C5" (3953mil,5200mil) on Top Overlay And Text "Y1" (3942mil,5136mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.716mil < 10mil) Between Text "C6" (3931mil,4850mil) on Top Overlay And Track (3942.52mil,4920.197mil)(3942.52mil,5069.803mil) on Top Overlay Silk Text to Silk Clearance [2.716mil]
   Violation between Silk To Silk Clearance Constraint: (2.716mil < 10mil) Between Text "C6" (3931mil,4850mil) on Top Overlay And Track (3942.52mil,4920.197mil)(3953.543mil,4920.197mil) on Top Overlay Silk Text to Silk Clearance [2.716mil]
   Violation between Silk To Silk Clearance Constraint: (2.716mil < 10mil) Between Text "C6" (3931mil,4850mil) on Top Overlay And Track (4029.921mil,4920.197mil)(4170.079mil,4920.197mil) on Top Overlay Silk Text to Silk Clearance [2.716mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C7" (3010mil,6039mil) on Top Overlay And Track (2592.362mil,6088.779mil)(3287.638mil,6088.779mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C8" (2593mil,5777mil) on Top Overlay And Track (2674mil,5832mil)(2674mil,5877mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C8" (2593mil,5777mil) on Top Overlay And Track (2674mil,5832mil)(2896mil,5832mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (3010mil,4255mil) on Bottom Overlay And Track (2913mil,4272mil)(2913mil,4318mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (3010mil,4255mil) on Bottom Overlay And Track (2913mil,4272mil)(3037mil,4272mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (3010mil,4255mil) on Bottom Overlay And Track (2913mil,4318mil)(3037mil,4318mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (3010mil,4255mil) on Bottom Overlay And Track (2971mil,4279mil)(2979mil,4279mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (3010mil,4255mil) on Bottom Overlay And Track (2971mil,4311mil)(2979mil,4311mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC1" (3237.157mil,4354mil) on Top Overlay And Text "LED3" (3056mil,4377mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC1" (3237.157mil,4354mil) on Top Overlay And Track (3181.323mil,4398.386mil)(3346.677mil,4398.386mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC1" (3237.157mil,4354mil) on Top Overlay And Track (3346.677mil,4398.386mil)(3346.677mil,4571.614mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC2" (3065mil,4812mil) on Bottom Overlay And Text "J3" (3086mil,4886mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC2" (3065mil,4812mil) on Bottom Overlay And Track (2939.997mil,4825mil)(2939.997mil,4875mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC2" (3065mil,4812mil) on Bottom Overlay And Track (2939.997mil,4825mil)(3049.997mil,4825mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC2" (3065mil,4812mil) on Bottom Overlay And Track (2939.997mil,4875mil)(3029.997mil,4875mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC2" (3065mil,4812mil) on Bottom Overlay And Track (2979.997mil,4830mil)(2979.997mil,4870mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC2" (3065mil,4812mil) on Bottom Overlay And Track (2979.997mil,4830mil)(3009.997mil,4830mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC2" (3065mil,4812mil) on Bottom Overlay And Track (2979.997mil,4870mil)(3009.997mil,4870mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC2" (3065mil,4812mil) on Bottom Overlay And Track (3009.997mil,4830mil)(3009.997mil,4870mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC2" (3065mil,4812mil) on Bottom Overlay And Track (3029.997mil,4875mil)(3049.997mil,4875mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC2" (3065mil,4812mil) on Bottom Overlay And Track (3049.997mil,4825mil)(3049.997mil,4875mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.019mil < 10mil) Between Text "IC3" (3136mil,4611mil) on Top Overlay And Track (3242mil,4683mil)(3288mil,4683mil) on Top Overlay Silk Text to Silk Clearance [5.019mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC4" (4042mil,4196mil) on Bottom Overlay And Track (3900.003mil,4200mil)(3900.003mil,4250mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC4" (4042mil,4196mil) on Bottom Overlay And Track (3900.003mil,4200mil)(3920.003mil,4200mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC4" (4042mil,4196mil) on Bottom Overlay And Track (3900.003mil,4250mil)(4010.003mil,4250mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC4" (4042mil,4196mil) on Bottom Overlay And Track (3920.003mil,4200mil)(4010.003mil,4200mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.999mil < 10mil) Between Text "IC4" (4042mil,4196mil) on Bottom Overlay And Track (3940.003mil,4205mil)(3940.003mil,4245mil) on Bottom Overlay Silk Text to Silk Clearance [0.999mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC4" (4042mil,4196mil) on Bottom Overlay And Track (3940.003mil,4205mil)(3970.003mil,4205mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "IC4" (4042mil,4196mil) on Bottom Overlay And Track (3940.003mil,4245mil)(3970.003mil,4245mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.031mil < 10mil) Between Text "IC4" (4042mil,4196mil) on Bottom Overlay And Track (3970.003mil,4205mil)(3970.003mil,4245mil) on Bottom Overlay Silk Text to Silk Clearance [2.031mil]
   Violation between Silk To Silk Clearance Constraint: (5.684mil < 10mil) Between Text "IC4" (4042mil,4196mil) on Bottom Overlay And Track (4010.003mil,4200mil)(4010.003mil,4250mil) on Bottom Overlay Silk Text to Silk Clearance [5.684mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J3" (3086mil,4886mil) on Bottom Overlay And Track (2907.055mil,4780mil)(3072.945mil,4780mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J3" (3086mil,4886mil) on Bottom Overlay And Track (2939.997mil,4825mil)(3049.997mil,4825mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.025mil < 10mil) Between Text "J3" (3086mil,4886mil) on Bottom Overlay And Track (2939.997mil,4875mil)(3029.997mil,4875mil) on Bottom Overlay Silk Text to Silk Clearance [2.025mil]
   Violation between Silk To Silk Clearance Constraint: (9.544mil < 10mil) Between Text "J3" (3086mil,4886mil) on Bottom Overlay And Track (2979.997mil,4870mil)(3009.997mil,4870mil) on Bottom Overlay Silk Text to Silk Clearance [9.544mil]
   Violation between Silk To Silk Clearance Constraint: (9.054mil < 10mil) Between Text "J3" (3086mil,4886mil) on Bottom Overlay And Track (3009.997mil,4830mil)(3009.997mil,4870mil) on Bottom Overlay Silk Text to Silk Clearance [9.054mil]
   Violation between Silk To Silk Clearance Constraint: (2.865mil < 10mil) Between Text "J3" (3086mil,4886mil) on Bottom Overlay And Track (3029.997mil,4875mil)(3049.997mil,4875mil) on Bottom Overlay Silk Text to Silk Clearance [2.865mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J3" (3086mil,4886mil) on Bottom Overlay And Track (3049.997mil,4825mil)(3049.997mil,4875mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J3" (3086mil,4886mil) on Bottom Overlay And Track (3072.945mil,4580mil)(3072.945mil,4780mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.723mil < 10mil) Between Text "LED1" (3746mil,5107mil) on Top Overlay And Text "Y1" (3942mil,5136mil) on Top Overlay Silk Text to Silk Clearance [7.723mil]
   Violation between Silk To Silk Clearance Constraint: (2.061mil < 10mil) Between Text "LED1" (3746mil,5107mil) on Top Overlay And Track (3945mil,5122mil)(3945mil,5168mil) on Top Overlay Silk Text to Silk Clearance [2.061mil]
   Violation between Silk To Silk Clearance Constraint: (2.061mil < 10mil) Between Text "LED1" (3746mil,5107mil) on Top Overlay And Track (3945mil,5122mil)(4069mil,5122mil) on Top Overlay Silk Text to Silk Clearance [2.061mil]
   Violation between Silk To Silk Clearance Constraint: (2.119mil < 10mil) Between Text "LED1" (3746mil,5107mil) on Top Overlay And Track (3945mil,5168mil)(4069mil,5168mil) on Top Overlay Silk Text to Silk Clearance [2.119mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED3" (3056mil,4377mil) on Top Overlay And Track (3181.323mil,4398.386mil)(3181.323mil,4571.614mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED3" (3056mil,4377mil) on Top Overlay And Track (3181.323mil,4398.386mil)(3346.677mil,4398.386mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.082mil < 10mil) Between Text "LED4" (4338.729mil,5937mil) on Top Overlay And Track (4333mil,6007mil)(4487mil,6007mil) on Top Overlay Silk Text to Silk Clearance [1.082mil]
   Violation between Silk To Silk Clearance Constraint: (3.483mil < 10mil) Between Text "LED4" (4338.729mil,5937mil) on Top Overlay And Track (4333mil,6008mil)(4333mil,6073mil) on Top Overlay Silk Text to Silk Clearance [3.483mil]
   Violation between Silk To Silk Clearance Constraint: (1.082mil < 10mil) Between Text "LED4" (4338.729mil,5937mil) on Top Overlay And Track (4487mil,6007mil)(4487mil,6073mil) on Top Overlay Silk Text to Silk Clearance [1.082mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED5" (4339mil,6107mil) on Top Overlay And Track (4310mil,6130.003mil)(4360mil,6130.003mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED5" (4339mil,6107mil) on Top Overlay And Track (4315mil,6170.003mil)(4355mil,6170.003mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.315mil < 10mil) Between Text "LED5" (4339mil,6107mil) on Top Overlay And Track (4355mil,6170.003mil)(4355mil,6200.003mil) on Top Overlay Silk Text to Silk Clearance [9.315mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED5" (4339mil,6107mil) on Top Overlay And Track (4454.37mil,6152.047mil)(4454.37mil,6192.087mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED5" (4339mil,6107mil) on Top Overlay And Track (4454.37mil,6152.047mil)(4467.401mil,6152.047mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "P2" (4445mil,6339mil) on Top Overlay And Text "R21" (4318.005mil,6271.512mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7mil < 10mil) Between Text "PW1" (3731mil,4522mil) on Top Overlay And Track (3745mil,4561.488mil)(3745mil,4566.488mil) on Top Overlay Silk Text to Silk Clearance [7mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "PW1" (3731mil,4522mil) on Top Overlay And Track (3745mil,4561.488mil)(3835mil,4561.488mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "PW1" (3731mil,4522mil) on Top Overlay And Track (3835mil,4561.488mil)(3835mil,4566.488mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.276mil < 10mil) Between Text "Q2" (4251.213mil,5922.402mil) on Bottom Overlay And Track (4235mil,5883.465mil)(4235mil,5901.181mil) on Bottom Overlay Silk Text to Silk Clearance [7.276mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q2" (4251.213mil,5922.402mil) on Bottom Overlay And Track (4235mil,5901.181mil)(4293.071mil,5901.181mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (3058mil,4452mil) on Bottom Overlay And Track (2913mil,4467mil)(3037mil,4467mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (3058mil,4452mil) on Bottom Overlay And Track (2913mil,4513mil)(3037mil,4513mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.023mil < 10mil) Between Text "R11" (3058mil,4452mil) on Bottom Overlay And Track (2971mil,4474mil)(2979mil,4474mil) on Bottom Overlay Silk Text to Silk Clearance [2.023mil]
   Violation between Silk To Silk Clearance Constraint: (2.023mil < 10mil) Between Text "R11" (3058mil,4452mil) on Bottom Overlay And Track (2971mil,4506mil)(2979mil,4506mil) on Bottom Overlay Silk Text to Silk Clearance [2.023mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11" (3058mil,4452mil) on Bottom Overlay And Track (3037mil,4467mil)(3037mil,4513mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8mil < 10mil) Between Text "R14" (2948mil,4447mil) on Top Overlay And Track (2933mil,4477mil)(2933mil,4523mil) on Top Overlay Silk Text to Silk Clearance [8mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (2948mil,4447mil) on Top Overlay And Track (2933mil,4477mil)(3057mil,4477mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.019mil < 10mil) Between Text "R14" (2948mil,4447mil) on Top Overlay And Track (2933mil,4523mil)(3057mil,4523mil) on Top Overlay Silk Text to Silk Clearance [9.019mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (2948mil,4447mil) on Top Overlay And Track (2991mil,4484mil)(2999mil,4484mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.577mil < 10mil) Between Text "R14" (2948mil,4447mil) on Top Overlay And Track (2991mil,4516mil)(2999mil,4516mil) on Top Overlay Silk Text to Silk Clearance [8.577mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (2948mil,4447mil) on Top Overlay And Track (3057mil,4477mil)(3057mil,4523mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R16" (3502.995mil,4512mil) on Top Overlay And Track (3524.954mil,4544.997mil)(3524.954mil,4654.997mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R16" (3502.995mil,4512mil) on Top Overlay And Track (3524.954mil,4544.997mil)(3574.954mil,4544.997mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.048mil < 10mil) Between Text "R16" (3502.995mil,4512mil) on Top Overlay And Track (3529.954mil,4584.997mil)(3529.954mil,4614.997mil) on Top Overlay Silk Text to Silk Clearance [6.048mil]
   Violation between Silk To Silk Clearance Constraint: (6.048mil < 10mil) Between Text "R16" (3502.995mil,4512mil) on Top Overlay And Track (3529.954mil,4584.997mil)(3569.954mil,4584.997mil) on Top Overlay Silk Text to Silk Clearance [6.048mil]
   Violation between Silk To Silk Clearance Constraint: (6.393mil < 10mil) Between Text "R16" (3502.995mil,4512mil) on Top Overlay And Track (3569.954mil,4584.997mil)(3569.954mil,4614.997mil) on Top Overlay Silk Text to Silk Clearance [6.393mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R16" (3502.995mil,4512mil) on Top Overlay And Track (3574.954mil,4544.997mil)(3574.954mil,4634.997mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R17" (3098mil,4907mil) on Bottom Overlay And Track (2900.079mil,4960mil)(3049.921mil,4960mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R17" (3098mil,4907mil) on Bottom Overlay And Track (3049.921mil,4960mil)(3049.921mil,5270mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R19" (4519mil,5787mil) on Bottom Overlay And Track (4405mil,5795.003mil)(4405mil,5905.003mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R19" (4519mil,5787mil) on Bottom Overlay And Track (4405mil,5795.003mil)(4455mil,5795.003mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R19" (4519mil,5787mil) on Bottom Overlay And Track (4410mil,5835.003mil)(4410mil,5865.003mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R19" (4519mil,5787mil) on Bottom Overlay And Track (4410mil,5835.003mil)(4450mil,5835.003mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R19" (4519mil,5787mil) on Bottom Overlay And Track (4450mil,5835.003mil)(4450mil,5865.003mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R19" (4519mil,5787mil) on Bottom Overlay And Track (4455mil,5795.003mil)(4455mil,5815.003mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R19" (4519mil,5787mil) on Bottom Overlay And Track (4455mil,5815.003mil)(4455mil,5905.003mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (3763mil,4992mil) on Top Overlay And Track (3765mil,5005mil)(3765mil,5010mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2" (3763mil,4992mil) on Top Overlay And Track (3765mil,5005mil)(3855mil,5005mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.913mil < 10mil) Between Text "R2" (3763mil,4992mil) on Top Overlay And Track (3855mil,5005mil)(3855mil,5010mil) on Top Overlay Silk Text to Silk Clearance [2.913mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R20" (4572.853mil,5937mil) on Bottom Overlay And Track (4395.003mil,5987.402mil)(4415.003mil,5987.402mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R20" (4572.853mil,5937mil) on Bottom Overlay And Track (4415.003mil,5987.402mil)(4505.003mil,5987.402mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R20" (4572.853mil,5937mil) on Bottom Overlay And Track (4435.003mil,5992.402mil)(4435.003mil,6032.402mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R20" (4572.853mil,5937mil) on Bottom Overlay And Track (4435.003mil,5992.402mil)(4465.003mil,5992.402mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.596mil < 10mil) Between Text "R20" (4572.853mil,5937mil) on Bottom Overlay And Track (4465.003mil,5992.402mil)(4465.003mil,6032.402mil) on Bottom Overlay Silk Text to Silk Clearance [2.596mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R20" (4572.853mil,5937mil) on Bottom Overlay And Track (4505.003mil,5987.402mil)(4505.003mil,6037.402mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R21" (4318.005mil,6271.512mil) on Top Overlay And Track (4454.016mil,6250.157mil)(4454.016mil,6290.197mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R21" (4318.005mil,6271.512mil) on Top Overlay And Track (4454.016mil,6290.197mil)(4467.047mil,6290.197mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (2943.003mil,5852mil) on Top Overlay And Track (3002mil,5883mil)(3002mil,6007mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (2943.003mil,5852mil) on Top Overlay And Track (3002mil,5883mil)(3048mil,5883mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3" (2943.003mil,5852mil) on Top Overlay And Track (3048mil,5883mil)(3048mil,6007mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW1" (2622mil,6013mil) on Top Overlay And Track (2592.362mil,6088.779mil)(3287.638mil,6088.779mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "X1" (3717mil,5663mil) on Top Overlay And Track (3497.087mil,5701.772mil)(4132.913mil,5701.772mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.595mil < 10mil) Between Text "Y1" (3942mil,5136mil) on Top Overlay And Track (3945mil,5122mil)(3945mil,5168mil) on Top Overlay Silk Text to Silk Clearance [3.595mil]
   Violation between Silk To Silk Clearance Constraint: (7mil < 10mil) Between Text "Y1" (3942mil,5136mil) on Top Overlay And Track (3945mil,5122mil)(4069mil,5122mil) on Top Overlay Silk Text to Silk Clearance [7mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Y1" (3942mil,5136mil) on Top Overlay And Track (3945mil,5168mil)(4069mil,5168mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Y1" (3942mil,5136mil) on Top Overlay And Track (4003mil,5129mil)(4011mil,5129mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Y1" (3942mil,5136mil) on Top Overlay And Track (4003mil,5161mil)(4011mil,5161mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :161

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01