CS224 Assignment 6
Group 3

220101042 Gagandeep Singh
220101045 Himank Bohara
220101039 Divyansh Chandak
220101003 Adarsh Gupta


Problem Statement: Implement a 4 story lift controller in verilog and implement & demonstrate on FPGA.

Folder Structure:
	root:
 	 |
	 | - report.pdf: Report on logic
	 |
 	 | - LiftController.v: Main code for module
	 | 
	 | - tb_lift.v: Testbench to simulate the code
	 |
	 | - lift.xdc: Constraint file for implementation on Artix-7 csg324
	 |
	 | - Extra:
		| - LiftController_utilization_synth.rpt: Utilization Report
