$comment
	File created using the following command:
		vcd file Encoder4_2En.msim.vcd -direction
$end
$date
	Thu Jun 10 13:34:36 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module encoder4_2en_vhd_vec_tst $end
$var wire 1 ! enable $end
$var wire 1 " inputs [3] $end
$var wire 1 # inputs [2] $end
$var wire 1 $ inputs [1] $end
$var wire 1 % inputs [0] $end
$var wire 1 & outputs [1] $end
$var wire 1 ' outputs [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_enable $end
$var wire 1 2 ww_inputs [3] $end
$var wire 1 3 ww_inputs [2] $end
$var wire 1 4 ww_inputs [1] $end
$var wire 1 5 ww_inputs [0] $end
$var wire 1 6 ww_outputs [1] $end
$var wire 1 7 ww_outputs [0] $end
$var wire 1 8 \outputs[0]~output_o\ $end
$var wire 1 9 \outputs[1]~output_o\ $end
$var wire 1 : \inputs[2]~input_o\ $end
$var wire 1 ; \inputs[0]~input_o\ $end
$var wire 1 < \enable~input_o\ $end
$var wire 1 = \outputs[0]~2_combout\ $end
$var wire 1 > \inputs[1]~input_o\ $end
$var wire 1 ? \inputs[3]~input_o\ $end
$var wire 1 @ \Mux2~0_combout\ $end
$var wire 1 A \outputs[1]~3_combout\ $end
$var wire 1 B \outputs[1]~4_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0(
1)
x*
1+
1,
1-
1.
1/
10
01
08
09
0:
1;
0<
0=
0>
0?
1@
1A
0B
0"
0#
0$
1%
02
03
04
15
06
07
0&
0'
$end
#60000
1!
11
1<
#200000
1$
0%
05
14
1>
0;
1=
18
17
1'
#440000
0$
1#
04
13
1:
0>
1B
0=
08
19
07
16
0'
1&
#660000
0#
1"
03
12
1?
0:
1=
18
17
1'
#840000
0"
02
0?
0@
0A
z8
z9
z7
z6
z'
z&
#920000
0!
01
0<
0=
1A
0B
09
08
06
07
0'
0&
#1000000
