
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1703350                       # Simulator instruction rate (inst/s)
host_mem_usage                              201491792                       # Number of bytes of host memory used
host_op_rate                                  1897524                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1708.27                       # Real time elapsed on the host
host_tick_rate                              626869677                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2909775858                       # Number of instructions simulated
sim_ops                                    3241477761                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860736513                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    41                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       429608                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        859199                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 135906046                       # Number of branches fetched
system.switch_cpus.committedInsts           909775857                       # Number of instructions committed
system.switch_cpus.committedOps            1013531286                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2568011358                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2568011358                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    261723531                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    256237489                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    116012064                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            11019144                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     867151066                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            867151066                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1374946964                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    801385268                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           214965806                       # Number of load instructions
system.switch_cpus.num_mem_refs             301735088                       # number of memory refs
system.switch_cpus.num_store_insts           86769282                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      90815563                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             90815563                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    118741588                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     71900614                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         616231036     60.80%     60.80% # Class of executed instruction
system.switch_cpus.op_class::IntMult         35664839      3.52%     64.32% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            685725      0.07%     64.39% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        11400492      1.12%     65.51% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         7543378      0.74%     66.26% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3103722      0.31%     66.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       10286329      1.01%     67.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     12377418      1.22%     68.80% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1731496      0.17%     68.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       12086076      1.19%     70.16% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           685728      0.07%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::MemRead        214965806     21.21%     91.44% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        86769282      8.56%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1013531327                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2635795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           63                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5271590                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             66                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             414697                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       156570                       # Transaction distribution
system.membus.trans_dist::CleanEvict           273020                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14912                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14912                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        414697                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       644388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       644420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1288808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1288808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     37537408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     37493504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     75030912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                75030912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            429609                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  429609    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              429609                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1262252996                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1259212871                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4052192000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2589602                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1072092                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1993345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            46193                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           46193                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2589602                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7907385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7907385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    454568576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              454568576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          429642                       # Total snoops (count)
system.tol2bus.snoopTraffic                  20040960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3065437                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000031                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005711                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3065346    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     88      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3065437                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3725343726                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5495632575                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     27492096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          27492096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     10045312                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       10045312                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       214782                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             214782                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks        78479                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             78479                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     25672896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             25672896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       9380596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             9380596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       9380596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     25672896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            35053492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    156958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    429261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.002007827448                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         8757                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         8757                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             996870                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            148311                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     214782                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     78479                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   429564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  156958                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   303                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            26265                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            27247                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            28427                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            28381                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            28012                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            27633                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            28235                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            29618                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            26273                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            26131                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           26455                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           25696                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           25299                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           24548                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           25048                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           25993                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             9270                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             9078                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            10288                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            10106                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             9312                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             9490                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            11340                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            12796                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            10690                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            10090                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            9835                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            9604                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            8850                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            8394                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            8210                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            9584                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.03                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  7364859306                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                2146305000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            15413503056                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17157.07                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               35907.07                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  279241                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                  73188                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                65.05                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               46.63                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               429564                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              156958                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 214640                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 214621                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  8410                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  8413                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                  8759                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  8758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  8758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  8758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  8757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  8757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  8757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  8757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  8757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  8757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  8757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  8757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  8757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  8757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  8757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  8757                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       233768                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   160.485131                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   138.990558                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   126.297737                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        16148      6.91%      6.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       193257     82.67%     89.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         7275      3.11%     92.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         4444      1.90%     94.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         4196      1.79%     96.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         3981      1.70%     98.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         4456      1.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       233768                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         8757                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     49.017129                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    46.523348                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    15.710228                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11             1      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15            7      0.08%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19           61      0.70%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23          132      1.51%      2.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27          289      3.30%      5.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31          490      5.60%     11.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35          680      7.77%     18.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39          811      9.26%     28.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43          894     10.21%     38.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47          977     11.16%     49.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          860      9.82%     59.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          772      8.82%     68.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          672      7.67%     75.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          542      6.19%     82.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          430      4.91%     86.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          346      3.95%     90.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          226      2.58%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          169      1.93%     95.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          141      1.61%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           82      0.94%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           55      0.63%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95           55      0.63%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99           25      0.29%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103           21      0.24%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107           13      0.15%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::108-111            5      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::124-127            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         8757                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         8757                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.921320                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.916741                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.391024                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             346      3.95%      3.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               2      0.02%      3.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            8405     95.98%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               3      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         8757                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              27472704                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  19392                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               10043968                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               27492096                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            10045312                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       25.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        9.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    25.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     9.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.27                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070857195956                       # Total gap between requests
system.mem_ctrls0.avgGap                   3651549.97                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     27472704                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     10043968                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 25654786.904839035124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 9379340.989478951320                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       429564                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       156958                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  15413503056                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24704743256851                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35881.74                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 157397158.84                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   60.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           778402800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           413727105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1466863020                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         392841540                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    128086249260                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    303347135040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      519017887245                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       484.673562                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 787271002941                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 247831413572                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           890707860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           473422455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         1598060520                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         426369600                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    144408832530                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    289600094880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      521930156325                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       487.393121                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 751357579791                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 283744836722                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     27497856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          27497856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks      9995648                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        9995648                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       214827                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             214827                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks        78091                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             78091                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     25678275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             25678275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks       9334218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             9334218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks       9334218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     25678275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            35012493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    156182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    429381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.001892231712                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         8716                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         8716                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             996657                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            147559                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     214827                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     78091                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   429654                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  156182                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   273                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            26215                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            27388                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            28775                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            28176                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            28092                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            27704                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            28127                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            29657                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            26265                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            26058                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           26518                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           25680                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           25212                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           24687                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           24954                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           25873                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             9312                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             9252                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            10152                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            10198                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             9134                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             9408                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            11132                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            12586                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            10694                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            10047                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            9858                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            9344                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            8936                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            8548                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            8096                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            9468                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.02                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  7365083926                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                2146905000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            15415977676                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17152.79                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35902.79                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  279228                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                  72797                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                65.03                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               46.61                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               429654                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              156182                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 214696                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 214685                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                  8349                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  8352                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                  8718                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  8719                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  8717                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  8716                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  8716                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  8716                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  8716                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  8716                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  8716                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  8716                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  8716                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  8716                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  8716                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  8716                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  8716                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  8716                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       233520                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   160.476876                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   138.937667                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   126.573687                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        16173      6.93%      6.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       193051     82.67%     89.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         7338      3.14%     92.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         4250      1.82%     94.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         4200      1.80%     96.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         3992      1.71%     98.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         4503      1.93%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       233520                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         8716                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     49.261703                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    46.881647                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    15.456459                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15             5      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          151      1.73%      1.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          733      8.41%     10.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         1498     17.19%     27.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         1825     20.94%     48.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         1708     19.60%     67.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         1255     14.40%     82.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71          775      8.89%     91.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79          410      4.70%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          184      2.11%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          102      1.17%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103           47      0.54%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           15      0.17%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119            3      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         8716                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         8716                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.917049                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.912177                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.403517                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             365      4.19%      4.19% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               3      0.03%      4.22% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            8341     95.70%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               4      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         8716                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              27480384                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  17472                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                9994560                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               27497856                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             9995648                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       25.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        9.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    25.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     9.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.27                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070829907476                       # Total gap between requests
system.mem_ctrls1.avgGap                   3655732.69                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     27480384                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks      9994560                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 25661958.705744735897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 9333202.403652295470                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       429654                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       156182                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  15415977676                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24671170222280                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35879.98                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 157964235.46                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   60.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           776382180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           412653120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1465463580                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         391453020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    128109634650                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    303325735200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      519013990230                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       484.669923                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 787219624139                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 247882792374                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           890957760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           473555280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         1600316760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         423728280                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    144804088770                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    289267247520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      521992562850                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       487.451398                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 750490075326                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 284612341187                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2206186                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2206186                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2206186                       # number of overall hits
system.l2.overall_hits::total                 2206186                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       429609                       # number of demand (read+write) misses
system.l2.demand_misses::total                 429609                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       429609                       # number of overall misses
system.l2.overall_misses::total                429609                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  37221904971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37221904971                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  37221904971                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37221904971                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2635795                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2635795                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2635795                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2635795                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.162990                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.162990                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.162990                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.162990                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 86641.352884                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86641.352884                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86641.352884                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86641.352884                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              156570                       # number of writebacks
system.l2.writebacks::total                    156570                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       429609                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            429609                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       429609                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           429609                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  33545231287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33545231287                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  33545231287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33545231287                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.162990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.162990                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.162990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.162990                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78083.166989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78083.166989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78083.166989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78083.166989                       # average overall mshr miss latency
system.l2.replacements                         429642                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       915522                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           915522                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       915522                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       915522                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        31281                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 31281                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        14912                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14912                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1361296083                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1361296083                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        46193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             46193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.322819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.322819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91288.632175                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91288.632175                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        14912                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14912                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1233474281                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1233474281                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.322819                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.322819                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82716.891161                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82716.891161                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2174905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2174905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       414697                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          414697                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  35860608888                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  35860608888                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2589602                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2589602                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.160139                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.160139                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86474.242370                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86474.242370                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       414697                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       414697                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  32311757006                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  32311757006                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.160139                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.160139                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77916.543901                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77916.543901                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    12954521                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    446026                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     29.044318                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.489814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1830.243711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 14552.266474                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.111709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.888200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3569                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12422                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  84774682                       # Number of tag accesses
system.l2.tags.data_accesses                 84774682                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139263487                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860736513                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204366                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    909775899                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2909980265                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204366                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    909775899                       # number of overall hits
system.cpu.icache.overall_hits::total      2909980265                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            872                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          872                       # number of overall misses
system.cpu.icache.overall_misses::total           872                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    909775899                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2909981137                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    909775899                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2909981137                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204366                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    909775899                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2909980265                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           872                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    909775899                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2909981137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.935379                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2909981137                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               872                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3337134.331422                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.935379                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      113489265215                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     113489265215                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633437558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    288246306                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        921683864                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633437558                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    288246306                       # number of overall hits
system.cpu.dcache.overall_hits::total       921683864                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6104164                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2635761                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8739925                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6104164                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2635761                       # number of overall misses
system.cpu.dcache.overall_misses::total       8739925                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  62036886087                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  62036886087                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  62036886087                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  62036886087                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541722                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    290882067                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    930423789                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541722                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    290882067                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    930423789                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009545                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009061                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009393                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009545                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009061                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009393                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 23536.612799                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7098.102797                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 23536.612799                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7098.102797                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3386245                       # number of writebacks
system.cpu.dcache.writebacks::total           3386245                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2635761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2635761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2635761                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2635761                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  59838661413                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59838661413                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  59838661413                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59838661413                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009061                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002833                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009061                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002833                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 22702.612799                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22702.612799                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 22702.612799                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22702.612799                       # average overall mshr miss latency
system.cpu.dcache.replacements                8739780                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453548561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    207655375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       661203936                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5768968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2589568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8358536                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  60305306514                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  60305306514                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317529                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    210244943                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    669562472                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.012317                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012484                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 23287.786424                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7214.816867                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2589568                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2589568                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  58145606802                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  58145606802                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012317                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003868                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 22453.786424                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22453.786424                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179888997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     80590931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      260479928                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       335196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46193                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       381389                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1731579573                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1731579573                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224193                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     80637124                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    260861317                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001860                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001462                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37485.756998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  4540.192751                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1693054611                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1693054611                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000573                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 36651.756998                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36651.756998                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495614                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      6171764                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     19667378                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           77                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           34                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          111                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       370713                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       370713                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      6171798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     19667489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 10903.323529                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  3339.756757                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           34                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       342357                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       342357                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10069.323529                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10069.323529                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      6171798                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     19667489                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      6171798                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     19667489                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           969758767                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8740036                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.955924                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   136.499611                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   119.499688                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.533202                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.466796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31041020580                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31041020580                       # Number of data accesses

---------- End Simulation Statistics   ----------
