<stg><name>EvalCircuit_Pipeline_VITIS_LOOP_107_2</name>


<trans_list>

<trans id="185" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V_1, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V_0, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %d_strm_cp, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %a1_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a0_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %circuit, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %d_strm, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:10 %store_ln107 = store i18 0, i18 %i_10

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln107 = br void %for.body10

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
for.body10:0 %i = load i18 %i_10

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body10:1 %icmp_ln107 = icmp_eq  i18 %i, i18 192086

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body10:2 %i_20 = add i18 %i, i18 1

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body10:3 %br_ln107 = br i1 %icmp_ln107, void %for.body10.split, void %for.end69.exitStub

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67:0 %store_ln107 = store i18 %i_20, i18 %i_10

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
for.inc67:1 %br_ln107 = br void %for.body10

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.body10.split:3 %circuit_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %circuit

]]></Node>
<StgValue><ssdm name="circuit_read"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="128">
<![CDATA[
for.body10.split:4 %gate_is_and = trunc i128 %circuit_read

]]></Node>
<StgValue><ssdm name="gate_is_and"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="19" op_0_bw="19" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.body10.split:5 %gate_in1 = partselect i19 @_ssdm_op_PartSelect.i19.i128.i128, i128 %circuit_read, i128 32

]]></Node>
<StgValue><ssdm name="gate_in1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="19" op_0_bw="19" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.body10.split:6 %gate_in2 = partselect i19 @_ssdm_op_PartSelect.i19.i128.i128, i128 %circuit_read, i128 64

]]></Node>
<StgValue><ssdm name="gate_in2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="19" op_0_bw="19" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.body10.split:7 %gate_out = partselect i19 @_ssdm_op_PartSelect.i19.i128.i128, i128 %circuit_read, i128 96

]]></Node>
<StgValue><ssdm name="gate_out"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="19">
<![CDATA[
for.body10.split:8 %zext_ln124 = zext i19 %gate_in1

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.body10.split:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %circuit_read, i128 32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="18" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body10.split:10 %lshr_ln = partselect i18 @_ssdm_op_PartSelect.i18.i128.i32.i32, i128 %circuit_read, i32 33, i32 50

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="18">
<![CDATA[
for.body10.split:11 %zext_ln124_1 = zext i18 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln124_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="19" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:12 %extended_witness_addr = getelementptr i1 %extended_witness, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="extended_witness_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="19">
<![CDATA[
for.body10.split:13 %zext_ln124_2 = zext i19 %gate_in2

]]></Node>
<StgValue><ssdm name="zext_ln124_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.body10.split:14 %tmp_843 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %circuit_read, i128 64

]]></Node>
<StgValue><ssdm name="tmp_843"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="18" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body10.split:15 %lshr_ln124_s = partselect i18 @_ssdm_op_PartSelect.i18.i128.i32.i32, i128 %circuit_read, i32 65, i32 82

]]></Node>
<StgValue><ssdm name="lshr_ln124_s"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="18">
<![CDATA[
for.body10.split:16 %zext_ln124_3 = zext i18 %lshr_ln124_s

]]></Node>
<StgValue><ssdm name="zext_ln124_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="19" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:17 %extended_witness_addr_1 = getelementptr i1 %extended_witness, i64 0, i64 %zext_ln124_2

]]></Node>
<StgValue><ssdm name="extended_witness_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.body10.split:19 %tmp_844 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %circuit_read, i128 96

]]></Node>
<StgValue><ssdm name="tmp_844"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="18" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body10.split:20 %lshr_ln124_1 = partselect i18 @_ssdm_op_PartSelect.i18.i128.i32.i32, i128 %circuit_read, i32 97, i32 114

]]></Node>
<StgValue><ssdm name="lshr_ln124_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="19">
<![CDATA[
for.body10.split:25 %extended_witness_load = load i19 %extended_witness_addr

]]></Node>
<StgValue><ssdm name="extended_witness_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="19">
<![CDATA[
for.body10.split:26 %extended_witness_load_1 = load i19 %extended_witness_addr_1

]]></Node>
<StgValue><ssdm name="extended_witness_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body10.split:27 %br_ln113 = br i1 %gate_is_and, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:9 %V_0_addr_3 = getelementptr i128 %V_0, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="V_0_addr_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:10 %V_1_addr_3 = getelementptr i128 %V_1, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="V_1_addr_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:11 %V_0_addr_4 = getelementptr i128 %V_0, i64 0, i64 %zext_ln124_3

]]></Node>
<StgValue><ssdm name="V_0_addr_4"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:12 %V_1_addr_4 = getelementptr i128 %V_1, i64 0, i64 %zext_ln124_3

]]></Node>
<StgValue><ssdm name="V_1_addr_4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="128" op_0_bw="18">
<![CDATA[
if.else:13 %V_0_load_3 = load i18 %V_0_addr_3

]]></Node>
<StgValue><ssdm name="V_0_load_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="18">
<![CDATA[
if.else:14 %V_1_load_3 = load i18 %V_1_addr_3

]]></Node>
<StgValue><ssdm name="V_1_load_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="128" op_0_bw="18">
<![CDATA[
if.else:16 %V_0_load_4 = load i18 %V_0_addr_4

]]></Node>
<StgValue><ssdm name="V_0_load_4"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="128" op_0_bw="18">
<![CDATA[
if.else:17 %V_1_load_4 = load i18 %V_1_addr_4

]]></Node>
<StgValue><ssdm name="V_1_load_4"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:22 %br_ln125 = br i1 %tmp_844, void %arrayidx663.case.0, void %arrayidx663.case.1

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx663.exit:0 %br_ln0 = br void %for.inc67

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="18" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:9 %V_0_addr = getelementptr i128 %V_0, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="V_0_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:10 %V_1_addr = getelementptr i128 %V_1, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="V_1_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="128" op_0_bw="18">
<![CDATA[
if.then:11 %V_0_load = load i18 %V_0_addr

]]></Node>
<StgValue><ssdm name="V_0_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="128" op_0_bw="18">
<![CDATA[
if.then:12 %V_1_load = load i18 %V_1_addr

]]></Node>
<StgValue><ssdm name="V_1_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:14 %V_0_addr_1 = getelementptr i128 %V_0, i64 0, i64 %zext_ln124_3

]]></Node>
<StgValue><ssdm name="V_0_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="18" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:15 %V_1_addr_1 = getelementptr i128 %V_1, i64 0, i64 %zext_ln124_3

]]></Node>
<StgValue><ssdm name="V_1_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="128" op_0_bw="18">
<![CDATA[
if.then:16 %V_0_load_1 = load i18 %V_0_addr_1

]]></Node>
<StgValue><ssdm name="V_0_load_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="128" op_0_bw="18">
<![CDATA[
if.then:17 %V_1_load_1 = load i18 %V_1_addr_1

]]></Node>
<StgValue><ssdm name="V_1_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body10.split:0 %specpipeline_ln108 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_34

]]></Node>
<StgValue><ssdm name="specpipeline_ln108"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body10.split:1 %speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 192086, i64 192086, i64 192086

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln107"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body10.split:2 %specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln107"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="19">
<![CDATA[
for.body10.split:18 %zext_ln124_4 = zext i19 %gate_out

]]></Node>
<StgValue><ssdm name="zext_ln124_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="18">
<![CDATA[
for.body10.split:21 %zext_ln124_5 = zext i18 %lshr_ln124_1

]]></Node>
<StgValue><ssdm name="zext_ln124_5"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="19" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:22 %extended_witness_addr_2 = getelementptr i1 %extended_witness, i64 0, i64 %zext_ln124_4

]]></Node>
<StgValue><ssdm name="extended_witness_addr_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:23 %u_0_addr = getelementptr i1 %u_0, i64 0, i64 %zext_ln124_5

]]></Node>
<StgValue><ssdm name="u_0_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body10.split:24 %u_1_addr = getelementptr i1 %u_1, i64 0, i64 %zext_ln124_5

]]></Node>
<StgValue><ssdm name="u_1_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="19">
<![CDATA[
for.body10.split:25 %extended_witness_load = load i19 %extended_witness_addr

]]></Node>
<StgValue><ssdm name="extended_witness_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="19">
<![CDATA[
for.body10.split:26 %extended_witness_load_1 = load i19 %extended_witness_addr_1

]]></Node>
<StgValue><ssdm name="extended_witness_load_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:0 %xor_ln124 = xor i1 %extended_witness_load, i1 %extended_witness_load_1

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:1 %store_ln124 = store i1 %xor_ln124, i19 %extended_witness_addr_2

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:2 %u_0_addr_1 = getelementptr i1 %u_0, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="u_0_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:3 %u_1_addr_1 = getelementptr i1 %u_1, i64 0, i64 %zext_ln124_1

]]></Node>
<StgValue><ssdm name="u_1_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="18">
<![CDATA[
if.else:4 %u_0_load_1 = load i18 %u_0_addr_1

]]></Node>
<StgValue><ssdm name="u_0_load_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="18">
<![CDATA[
if.else:5 %u_1_load_1 = load i18 %u_1_addr_1

]]></Node>
<StgValue><ssdm name="u_1_load_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="128" op_0_bw="18">
<![CDATA[
if.else:13 %V_0_load_3 = load i18 %V_0_addr_3

]]></Node>
<StgValue><ssdm name="V_0_load_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="18">
<![CDATA[
if.else:14 %V_1_load_3 = load i18 %V_1_addr_3

]]></Node>
<StgValue><ssdm name="V_1_load_3"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.else:15 %select_ln126 = select i1 %tmp, i128 %V_1_load_3, i128 %V_0_load_3

]]></Node>
<StgValue><ssdm name="select_ln126"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="128" op_0_bw="18">
<![CDATA[
if.else:16 %V_0_load_4 = load i18 %V_0_addr_4

]]></Node>
<StgValue><ssdm name="V_0_load_4"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="128" op_0_bw="18">
<![CDATA[
if.else:17 %V_1_load_4 = load i18 %V_1_addr_4

]]></Node>
<StgValue><ssdm name="V_1_load_4"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.else:18 %select_ln126_1 = select i1 %tmp_843, i128 %V_1_load_4, i128 %V_0_load_4

]]></Node>
<StgValue><ssdm name="select_ln126_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.else:19 %xor_ln126 = xor i128 %select_ln126_1, i128 %select_ln126

]]></Node>
<StgValue><ssdm name="xor_ln126"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:20 %V_0_addr_5 = getelementptr i128 %V_0, i64 0, i64 %zext_ln124_5

]]></Node>
<StgValue><ssdm name="V_0_addr_5"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:21 %V_1_addr_5 = getelementptr i128 %V_1, i64 0, i64 %zext_ln124_5

]]></Node>
<StgValue><ssdm name="V_1_addr_5"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:0 %and_ln114 = and i1 %extended_witness_load, i1 %extended_witness_load_1

]]></Node>
<StgValue><ssdm name="and_ln114"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then:1 %store_ln114 = store i1 %and_ln114, i19 %extended_witness_addr_2

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="18">
<![CDATA[
if.then:2 %u_0_load = load i18 %u_0_addr

]]></Node>
<StgValue><ssdm name="u_0_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="18">
<![CDATA[
if.then:3 %u_1_load = load i18 %u_1_addr

]]></Node>
<StgValue><ssdm name="u_1_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="128" op_0_bw="18">
<![CDATA[
if.then:11 %V_0_load = load i18 %V_0_addr

]]></Node>
<StgValue><ssdm name="V_0_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="128" op_0_bw="18">
<![CDATA[
if.then:12 %V_1_load = load i18 %V_1_addr

]]></Node>
<StgValue><ssdm name="V_1_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="128" op_0_bw="18">
<![CDATA[
if.then:16 %V_0_load_1 = load i18 %V_0_addr_1

]]></Node>
<StgValue><ssdm name="V_0_load_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="128" op_0_bw="18">
<![CDATA[
if.then:17 %V_1_load_1 = load i18 %V_1_addr_1

]]></Node>
<StgValue><ssdm name="V_1_load_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
<literal name="tmp_844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="18" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:28 %V_0_addr_2 = getelementptr i128 %V_0, i64 0, i64 %zext_ln124_5

]]></Node>
<StgValue><ssdm name="V_0_addr_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
<literal name="tmp_844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="18" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:29 %V_1_addr_2 = getelementptr i128 %V_1, i64 0, i64 %zext_ln124_5

]]></Node>
<StgValue><ssdm name="V_1_addr_2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
<literal name="tmp_844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="128" op_0_bw="18">
<![CDATA[
if.then:30 %V_0_load_2 = load i18 %V_0_addr_2

]]></Node>
<StgValue><ssdm name="V_0_load_2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
<literal name="tmp_844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="128" op_0_bw="18">
<![CDATA[
if.then:31 %V_1_load_2 = load i18 %V_1_addr_2

]]></Node>
<StgValue><ssdm name="V_1_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="107" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="18">
<![CDATA[
if.else:4 %u_0_load_1 = load i18 %u_0_addr_1

]]></Node>
<StgValue><ssdm name="u_0_load_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="18">
<![CDATA[
if.else:5 %u_1_load_1 = load i18 %u_1_addr_1

]]></Node>
<StgValue><ssdm name="u_1_load_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.else:6 %select_ln125 = select i1 %tmp, i1 %u_1_load_1, i1 %u_0_load_1

]]></Node>
<StgValue><ssdm name="select_ln125"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="19" op_1_bw="0">
<![CDATA[
if.else:7 %extended_witness_load_4 = load i19 %extended_witness_addr_1

]]></Node>
<StgValue><ssdm name="extended_witness_load_4"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="0"/>
<literal name="tmp_844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="128" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx663.case.0:1 %store_ln126 = store i128 %xor_ln126, i18 %V_0_addr_5

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="0"/>
<literal name="tmp_844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="128" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx663.case.1:1 %store_ln126 = store i128 %xor_ln126, i18 %V_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="18">
<![CDATA[
if.then:2 %u_0_load = load i18 %u_0_addr

]]></Node>
<StgValue><ssdm name="u_0_load"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="18">
<![CDATA[
if.then:3 %u_1_load = load i18 %u_1_addr

]]></Node>
<StgValue><ssdm name="u_1_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then:13 %select_ln119 = select i1 %tmp, i128 %V_1_load, i128 %V_0_load

]]></Node>
<StgValue><ssdm name="select_ln119"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then:18 %select_ln119_1 = select i1 %tmp_843, i128 %V_1_load_1, i128 %V_0_load_1

]]></Node>
<StgValue><ssdm name="select_ln119_1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="255" op_0_bw="255" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then:19 %a0 = call i255 @gf128_clmul, i128 %select_ln119, i128 %select_ln119_1

]]></Node>
<StgValue><ssdm name="a0"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="19" op_1_bw="0">
<![CDATA[
if.then:21 %extended_witness_load_2 = load i19 %extended_witness_addr

]]></Node>
<StgValue><ssdm name="extended_witness_load_2"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="19" op_1_bw="0">
<![CDATA[
if.then:22 %extended_witness_load_3 = load i19 %extended_witness_addr_1

]]></Node>
<StgValue><ssdm name="extended_witness_load_3"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
<literal name="tmp_844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="128" op_0_bw="18">
<![CDATA[
if.then:30 %V_0_load_2 = load i18 %V_0_addr_2

]]></Node>
<StgValue><ssdm name="V_0_load_2"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
<literal name="tmp_844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="128" op_0_bw="18">
<![CDATA[
if.then:31 %V_1_load_2 = load i18 %V_1_addr_2

]]></Node>
<StgValue><ssdm name="V_1_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="122" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="19" op_1_bw="0">
<![CDATA[
if.else:7 %extended_witness_load_4 = load i19 %extended_witness_addr_1

]]></Node>
<StgValue><ssdm name="extended_witness_load_4"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:8 %xor_ln125 = xor i1 %extended_witness_load_4, i1 %select_ln125

]]></Node>
<StgValue><ssdm name="xor_ln125"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="0"/>
<literal name="tmp_844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="18" op_2_bw="0">
<![CDATA[
arrayidx663.case.0:0 %store_ln125 = store i1 %xor_ln125, i18 %u_0_addr

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="0"/>
<literal name="tmp_844" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx663.case.0:2 %br_ln126 = br void %arrayidx663.exit

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="0"/>
<literal name="tmp_844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="18" op_2_bw="0">
<![CDATA[
arrayidx663.case.1:0 %store_ln125 = store i1 %xor_ln125, i18 %u_1_addr

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="0"/>
<literal name="tmp_844" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx663.case.1:2 %br_ln126 = br void %arrayidx663.exit

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.then:4 %select_ln115 = select i1 %tmp_844, i1 %u_1_load, i1 %u_0_load

]]></Node>
<StgValue><ssdm name="select_ln115"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:5 %d = xor i1 %and_ln114, i1 %select_ln115

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="255" op_0_bw="255" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then:19 %a0 = call i255 @gf128_clmul, i128 %select_ln119, i128 %select_ln119_1

]]></Node>
<StgValue><ssdm name="a0"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="19" op_1_bw="0">
<![CDATA[
if.then:21 %extended_witness_load_2 = load i19 %extended_witness_addr

]]></Node>
<StgValue><ssdm name="extended_witness_load_2"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="19" op_1_bw="0">
<![CDATA[
if.then:22 %extended_witness_load_3 = load i19 %extended_witness_addr_1

]]></Node>
<StgValue><ssdm name="extended_witness_load_3"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then:23 %select_ln120_1 = select i1 %extended_witness_load_2, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln120_1"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.then:24 %and_ln120 = and i128 %select_ln119_1, i128 %select_ln120_1

]]></Node>
<StgValue><ssdm name="and_ln120"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then:25 %select_ln120_2 = select i1 %extended_witness_load_3, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln120_2"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.then:26 %and_ln120_1 = and i128 %select_ln119, i128 %select_ln120_2

]]></Node>
<StgValue><ssdm name="and_ln120_1"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.then:27 %add_ln120 = add i128 %and_ln120_1, i128 %and_ln120

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then:32 %select_ln120 = select i1 %tmp_844, i128 %V_1_load_2, i128 %V_0_load_2

]]></Node>
<StgValue><ssdm name="select_ln120"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.then:33 %a1 = sub i128 %add_ln120, i128 %select_ln120

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="140" st_id="6" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="255" op_0_bw="255" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then:19 %a0 = call i255 @gf128_clmul, i128 %select_ln119, i128 %select_ln119_1

]]></Node>
<StgValue><ssdm name="a0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="141" st_id="7" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="255" op_0_bw="255" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then:19 %a0 = call i255 @gf128_clmul, i128 %select_ln119, i128 %select_ln119_1

]]></Node>
<StgValue><ssdm name="a0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="142" st_id="8" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="255" op_0_bw="255" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then:19 %a0 = call i255 @gf128_clmul, i128 %select_ln119, i128 %select_ln119_1

]]></Node>
<StgValue><ssdm name="a0"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0">
<![CDATA[
for.end69.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="143" st_id="9" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="255" op_0_bw="255" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then:19 %a0 = call i255 @gf128_clmul, i128 %select_ln119, i128 %select_ln119_1

]]></Node>
<StgValue><ssdm name="a0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="144" st_id="10" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
<literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="255" op_0_bw="255" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then:19 %a0 = call i255 @gf128_clmul, i128 %select_ln119, i128 %select_ln119_1

]]></Node>
<StgValue><ssdm name="a0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1">
<![CDATA[
if.then:6 %zext_ln116 = zext i1 %d

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then:7 %write_ln116 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %d_strm, i8 %zext_ln116

]]></Node>
<StgValue><ssdm name="write_ln116"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.then:8 %write_ln117 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %d_strm_cp, i1 %d

]]></Node>
<StgValue><ssdm name="write_ln117"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="256" op_0_bw="255">
<![CDATA[
if.then:20 %zext_ln119 = zext i255 %a0

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
if.then:34 %write_ln121 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %a0_strm, i256 %zext_ln119

]]></Node>
<StgValue><ssdm name="write_ln121"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then:35 %write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %a1_strm, i128 %a1

]]></Node>
<StgValue><ssdm name="write_ln122"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="gate_is_and" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
if.then:36 %br_ln123 = br void %for.inc67

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
