0.6
2019.2
Nov  6 2019
21:57:16
E:/DSY_SOLUTIONS/Assignmnet_3/Assignmnet_3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/DSY_SOLUTIONS/Assignmnet_3/Assignmnet_3.srcs/sim_1/new/RCA_tb.v,1738200965,verilog,,,,RCA_tb,,,,,,,,
E:/DSY_SOLUTIONS/Assignmnet_3/Assignmnet_3.srcs/sources_1/new/FA.v,1738199785,verilog,,E:/DSY_SOLUTIONS/Assignmnet_3/Assignmnet_3.srcs/sources_1/new/Half_Adder.v,,Full_Adder,,,,,,,,
E:/DSY_SOLUTIONS/Assignmnet_3/Assignmnet_3.srcs/sources_1/new/Half_Adder.v,1738199971,verilog,,E:/DSY_SOLUTIONS/Assignmnet_3/Assignmnet_3.srcs/sources_1/new/Ripple_Carry_Adder.v,,Half_Adder,,,,,,,,
E:/DSY_SOLUTIONS/Assignmnet_3/Assignmnet_3.srcs/sources_1/new/Ripple_Carry_Adder.v,1738200141,verilog,,E:/DSY_SOLUTIONS/Assignmnet_3/Assignmnet_3.srcs/sim_1/new/RCA_tb.v,,Ripple_Carry_Adder,,,,,,,,
