#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 25 19:52:45 2022
# Process ID: 11192
# Current directory: C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1
# Command line: vivado.exe -log top_Digital.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Digital.tcl
# Log file: C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/top_Digital.vds
# Journal file: C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_Digital.tcl -notrace
Command: synth_design -top top_Digital -part xc7k160tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18420 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 364.664 ; gain = 104.875
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port trigger is neither a static name nor a globally static expression [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2755]
WARNING: [Synth 8-2519] partially associated formal dout cannot have actual OPEN [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:500]
INFO: [Synth 8-638] synthesizing module 'TOP_Digital' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:256]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:893]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:894]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:895]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:896]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:897]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:898]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:899]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:900]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS25 - type: string 
INFO: [Synth 8-113] binding component instance 'D_CLK_LVDS' to cell 'IBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1565]
INFO: [Synth 8-3491] module 'DTClockGenerator' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/realtime/DTClockGenerator_stub.vhdl:5' bound to instance 'dcm_top' of component 'DTClockGenerator' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'DTClockGenerator' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/realtime/DTClockGenerator_stub.vhdl:18]
INFO: [Synth 8-3491] module 'fast_clock' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/realtime/fast_clock_stub.vhdl:5' bound to instance 'FASTCLOCKGEN' of component 'fast_clock' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1591]
INFO: [Synth 8-638] synthesizing module 'fast_clock' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/realtime/fast_clock_stub.vhdl:20]
	Parameter BUFR_DIVIDE bound to: 2 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_125MHZ' to cell 'BUFR' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1613]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153' bound to instance 'xpm_cdc_single_inst' of component 'xpm_cdc_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1629]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (1#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-3491] module 'ft600_fifo245_wrapper' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:13' bound to instance 'USBInterface' of component 'ft600_fifo245_wrapper' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1646]
INFO: [Synth 8-638] synthesizing module 'ft600_fifo245_wrapper' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:218]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:294]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:295]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:296]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:297]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:301]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:303]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:304]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:306]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:307]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:308]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:314]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:342]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:356]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:358]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:382]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:383]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153' bound to instance 'xpm_cdc_single_inst' of component 'xpm_cdc_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:391]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single__parameterized0' (1#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-3491] module 'ft600_fifo245_core' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_core.vhd:18' bound to instance 'Inst_ft600_fifo245_core' of component 'ft600_fifo245_core' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:410]
INFO: [Synth 8-638] synthesizing module 'spi93lc56_16bit' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi93lc56_16bit.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'spi93lc56_16bit' (2#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi93lc56_16bit.vhd:51]
INFO: [Synth 8-3491] module 'FTDI_FIFO_AW' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/realtime/FTDI_FIFO_AW_stub.vhdl:5' bound to instance 'ADDRESS_FIFO' of component 'FTDI_FIFO_AW' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:445]
INFO: [Synth 8-638] synthesizing module 'FTDI_FIFO_AW' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/realtime/FTDI_FIFO_AW_stub.vhdl:23]
INFO: [Synth 8-3491] module 'FTDI_FIFOs' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/realtime/FTDI_FIFOs_stub.vhdl:5' bound to instance 'DATA_READ_FIFO' of component 'FTDI_FIFOs' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:488]
INFO: [Synth 8-638] synthesizing module 'FTDI_FIFOs' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/realtime/FTDI_FIFOs_stub.vhdl:23]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:586]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:617]
WARNING: [Synth 8-6014] Unused sequential element rreg_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:1000]
WARNING: [Synth 8-3848] Net BUS_PetirocCfg0_R_INT in module/entity ft600_fifo245_wrapper does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:120]
WARNING: [Synth 8-3848] Net BUS_i2chv_R_INT in module/entity ft600_fifo245_wrapper does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:171]
WARNING: [Synth 8-3848] Net REG_UNIQUE_WR in module/entity ft600_fifo245_wrapper does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'ft600_fifo245_wrapper' (5#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:218]
INFO: [Synth 8-3491] module 'TestBram' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/realtime/TestBram_stub.vhdl:5' bound to instance 'TBR' of component 'TestBram' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1853]
INFO: [Synth 8-638] synthesizing module 'TestBram' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/realtime/TestBram_stub.vhdl:16]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'A_VAL' to cell 'OBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1954]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'B_VAL' to cell 'OBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1964]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'C_VAL' to cell 'OBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1975]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'D_VAL' to cell 'OBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1985]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'A_RAZ' to cell 'OBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'B_RAZ' to cell 'OBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2009]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'C_RAZ' to cell 'OBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2019]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'D_RAZ' to cell 'OBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2030]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS25 - type: string 
INFO: [Synth 8-113] binding component instance 'D_DOUT_LVDS' to cell 'IBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2042]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS25 - type: string 
INFO: [Synth 8-113] binding component instance 'C_DOUT_LVDS' to cell 'IBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2054]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS25 - type: string 
INFO: [Synth 8-113] binding component instance 'B_DOUT_LVDS' to cell 'IBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2066]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS25 - type: string 
INFO: [Synth 8-113] binding component instance 'A_DOUT_LVDS' to cell 'IBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2077]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS25 - type: string 
INFO: [Synth 8-113] binding component instance 'CLK_40_LVDS' to cell 'IBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2090]
	Parameter ComponentBaseAddress bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'init_clock_gen' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/init_clock_gen.vhd:35' bound to instance 'CDCE0' of component 'init_clock_gen' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2107]
INFO: [Synth 8-638] synthesizing module 'init_clock_gen' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/init_clock_gen.vhd:52]
	Parameter ComponentBaseAddress bound to: 16'b0000000000000000 
WARNING: [Synth 8-5640] Port 'dataout' is missing in component declaration [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/init_clock_gen.vhd:55]
WARNING: [Synth 8-5640] Port 'serial_in' is missing in component declaration [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/init_clock_gen.vhd:55]
	Parameter SPISLAVEBits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'spi32bit_master_write' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi32bit_master_write.vhd:11' bound to instance 'SPI_MASTER_CLKGEN' of component 'spi32bit_master_write' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/init_clock_gen.vhd:124]
INFO: [Synth 8-638] synthesizing module 'spi32bit_master_write' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi32bit_master_write.vhd:25]
	Parameter SPISLAVEBits bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi32bit_master_write.vhd:22]
INFO: [Synth 8-3491] module 'spi_timing_module' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi_timing_module.vhd:30' bound to instance 'Inst_spi_timing_module' of component 'spi_timing_module' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi32bit_master_write.vhd:55]
INFO: [Synth 8-638] synthesizing module 'spi_timing_module' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi_timing_module.vhd:38]
	Parameter clock_speed bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_timing_module' (6#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi_timing_module.vhd:38]
WARNING: [Synth 8-614] signal 'lowfreqclk' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi32bit_master_write.vhd:103]
WARNING: [Synth 8-614] signal 'lowfreqclk' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi32bit_master_write.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'spi32bit_master_write' (7#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi32bit_master_write.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element oSTARSTROBE_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/init_clock_gen.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'init_clock_gen' (8#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/init_clock_gen.vhd:52]
	Parameter test_mode bound to: 1'b0 
INFO: [Synth 8-3491] module 'adcs_top' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:33' bound to instance 'adcs' of component 'adcs_top' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2126]
INFO: [Synth 8-638] synthesizing module 'adcs_top' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:80]
	Parameter test_mode bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:157]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'dcm_ref' of component 'clk_wiz_0' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:209]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/realtime/clk_wiz_0_stub.vhdl:19]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:237]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:238]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:286]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:369]
	Parameter ADC_A_INV bound to: 8'b11111010 
	Parameter ADC_B_INV bound to: 8'b11101110 
	Parameter ADC_CLK_INV bound to: 1'b0 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group1 - type: string 
INFO: [Synth 8-3491] module 'adc_interface' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:39' bound to instance 'adc_interface1' of component 'adc_interface' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:603]
INFO: [Synth 8-638] synthesizing module 'adc_interface' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:86]
	Parameter ADC_A_INV bound to: 8'b11111010 
	Parameter ADC_B_INV bound to: 8'b11101110 
	Parameter ADC_CLK_INV bound to: 1'b0 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group1 - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:171]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:172]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:173]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:174]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:176]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:181]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:182]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:183]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:184]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:185]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:186]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:187]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:188]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:193]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:194]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:195]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:196]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:197]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:198]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:200]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:203]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:205]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:206]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:207]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'ADC_OUTFIFO1' of component 'fifo_generator_0' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:287]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/realtime/fifo_generator_0_stub.vhdl:20]
	Parameter SYS_W bound to: 17 - type: integer 
	Parameter DEV_W bound to: 238 - type: integer 
INFO: [Synth 8-3491] module 'ADC_REC_1' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC1.v:56' bound to instance 'ADC_DESER1' of component 'ADC_REC_1' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:472]
INFO: [Synth 8-638] synthesizing module 'ADC_REC_1' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC1.v:56]
	Parameter SYS_W bound to: 17 - type: integer 
	Parameter DEV_W bound to: 238 - type: integer 
	Parameter num_serial_bits bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (9#1400) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (10#1400) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25007]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (11#1400) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25007]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2__parameterized0' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25007]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2__parameterized0' (11#1400) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25007]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized0' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized0' (11#1400) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (12#1400) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-638] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:884]
	Parameter BUFR_DIVIDE bound to: 7 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (13#1400) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21504]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (14#1400) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21504]
INFO: [Synth 8-256] done synthesizing module 'ADC_REC_1' (15#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC1.v:56]
INFO: [Synth 8-3491] module 'adc_sync' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:40' bound to instance 'ADC_SYNC1' of component 'adc_sync' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:529]
INFO: [Synth 8-638] synthesizing module 'adc_sync' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element delay_val_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:266]
WARNING: [Synth 8-6014] Unused sequential element start_bitsleep2_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:280]
INFO: [Synth 8-256] done synthesizing module 'adc_sync' (16#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_sync.vhd:55]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'ADC_CLOCK_BUFFER' to cell 'IBUFDS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:562]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_A0' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:575]
INFO: [Synth 8-638] synthesizing module 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'ADC_FRAME_S' (17#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:48]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_B0' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:582]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_A1' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:589]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_B1' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:596]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_A2' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:603]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_B2' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:610]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_A3' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:617]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_B3' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:624]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_A4' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:631]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_B4' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:638]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_A5' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:645]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_B5' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:652]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_A6' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:659]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_B6' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:666]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_A7' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:673]
INFO: [Synth 8-3491] module 'ADC_FRAME_S' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ADC_FRAME_S.vhd:40' bound to instance 'AF_B7' of component 'ADC_FRAME_S' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:680]
WARNING: [Synth 8-3848] Net SMADC_1_RESET in module/entity adc_interface does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'adc_interface' (18#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:86]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'STATUS_SYNC' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:740]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single__parameterized1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single__parameterized1' (18#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single' (19#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sserdes2_delaylock_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:294]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sSserdes2_delaylock_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:295]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sserdes3_delaylock_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:296]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sSserdes3_delaylock_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:297]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sserdes4_delaylock_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:298]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sSserdes4_delaylock_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:299]
WARNING: [Synth 8-6014] Unused sequential element aaprog.reset_clkref_dcm_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:304]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sbitlock2_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:380]
WARNING: [Synth 8-6014] Unused sequential element aaprog.ssbitlock2_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:381]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sinitialized2_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:382]
WARNING: [Synth 8-6014] Unused sequential element aaprog.ssinitialized2_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:383]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sbitlock3_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element aaprog.ssbitlock3_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:385]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sinitialized3_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element aaprog.ssinitialized3_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:387]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sbitlock4_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:388]
WARNING: [Synth 8-6014] Unused sequential element aaprog.ssbitlock4_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:389]
WARNING: [Synth 8-6014] Unused sequential element aaprog.sinitialized4_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:390]
WARNING: [Synth 8-6014] Unused sequential element aaprog.ssinitialized4_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:391]
WARNING: [Synth 8-3848] Net CHv0_7 in module/entity adcs_top does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'adcs_top' (20#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:80]
INFO: [Synth 8-3491] module 'FlashController' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:36' bound to instance 'FC' of component 'FlashController' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2163]
INFO: [Synth 8-638] synthesizing module 'FlashController' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:88]
INFO: [Synth 8-3491] module 'FlashPageMemory' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/realtime/FlashPageMemory_stub.vhdl:5' bound to instance 'PAGEMEM' of component 'FlashPageMemory' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:138]
INFO: [Synth 8-638] synthesizing module 'FlashPageMemory' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/realtime/FlashPageMemory_stub.vhdl:21]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:7' bound to instance 'Inst_spi_ctrl' of component 'spi_ctrl' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:154]
INFO: [Synth 8-638] synthesizing module 'spi_ctrl' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:23]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register tx_empty_reg in module spi_ctrl. This is not a recommended register style for Xilinx devices  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'spi_ctrl' (21#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element SP_status_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'FlashController' (22#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/FlashController.vhd:64]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-113] binding component instance 'STARTUPE2_inst' to cell 'STARTUPE2' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2190]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'LEMO0_BUFF' to cell 'IOBUF' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2220]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'LEMO1_BUFF' to cell 'IOBUF' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2232]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'LEMO2_BUFF' to cell 'IOBUF' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2244]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'LEMO3_BUFF' to cell 'IOBUF' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2256]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'LEMO4_BUFF' to cell 'IOBUF' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2268]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'LEMO5_BUFF' to cell 'IOBUF' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2280]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'LEMO6_BUFF' to cell 'IOBUF' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2292]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'LEMO7_BUFF' to cell 'IOBUF' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2304]
	Parameter bitSize bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_RISING' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/counter_rising.vhd:22' bound to instance 'U0' of component 'COUNTER_RISING' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2475]
INFO: [Synth 8-638] synthesizing module 'COUNTER_RISING' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/counter_rising.vhd:36]
	Parameter bitSize bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/counter_rising.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'COUNTER_RISING' (23#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/counter_rising.vhd:36]
	Parameter maxDelay bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'SW_GATE_AND_DELAY' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:23' bound to instance 'U5' of component 'SW_GATE_AND_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2508]
INFO: [Synth 8-638] synthesizing module 'SW_GATE_AND_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:36]
	Parameter maxDelay bound to: 1024 - type: integer 
WARNING: [Synth 8-614] signal 'intReset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:49]
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: false - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_sdpram' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877' bound to instance 'xpm_memory_sdpram_inst' of component 'xpm_memory_sdpram' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:85]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (24#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram' (25#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'SW_GATE_AND_DELAY' (26#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:36]
	Parameter nbits bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'TimestampGenerator' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/TimestampGenerator.vhd:11' bound to instance 'U9' of component 'TimestampGenerator' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2522]
INFO: [Synth 8-638] synthesizing module 'TimestampGenerator' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/TimestampGenerator.vhd:20]
	Parameter nbits bound to: 64 - type: integer 
WARNING: [Synth 8-614] signal 'InternalReset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/TimestampGenerator.vhd:25]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_gray' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300' bound to instance 'xpm_cdc_gray_inst_1' of component 'xpm_cdc_gray' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/TimestampGenerator.vhd:53]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (27#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_gray' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300' bound to instance 'xpm_cdc_gray_inst_2' of component 'xpm_cdc_gray' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/TimestampGenerator.vhd:68]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_async_rst' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177' bound to instance 'xpm_cdc_async_rst_inst' of component 'xpm_cdc_async_rst' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/TimestampGenerator.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1228]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (28#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-256] done synthesizing module 'TimestampGenerator' (29#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/TimestampGenerator.vhd:20]
INFO: [Synth 8-3491] module 'PULSE_GENERATOR' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PULSE_GENERATOR.vhd:28' bound to instance 'U15' of component 'PULSE_GENERATOR' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'PULSE_GENERATOR' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PULSE_GENERATOR.vhd:39]
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PULSE_GENERATOR.vhd:43]
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PULSE_GENERATOR.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'PULSE_GENERATOR' (30#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PULSE_GENERATOR.vhd:39]
INFO: [Synth 8-3491] module 'FF_SR' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ff_sr.vhd:22' bound to instance 'U28' of component 'FF_SR' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2581]
INFO: [Synth 8-638] synthesizing module 'FF_SR' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ff_sr.vhd:32]
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ff_sr.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'FF_SR' (31#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ff_sr.vhd:32]
	Parameter maxDelay bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'SW_GATE_AND_DELAY' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:23' bound to instance 'U33' of component 'SW_GATE_AND_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2593]
	Parameter maxDelay bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'SW_GATE_AND_DELAY' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:23' bound to instance 'U34' of component 'SW_GATE_AND_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2605]
	Parameter CfgDefault bound to: 640'b0000000000000000000000000000000000000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000000000000000000000000000000000000000000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000011100000110000010101110110011110000101011111111111111111010111111111001111111111111001001 
	Parameter CfgMonitorDefault bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DoStartupSetup bound to: 1'b1 
INFO: [Synth 8-3491] module 'PetirocSlowControl' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocSlowControl.vhd:15' bound to instance 'U42' of component 'PetirocSlowControl' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2636]
INFO: [Synth 8-638] synthesizing module 'PetirocSlowControl' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocSlowControl.vhd:68]
	Parameter CfgDefault bound to: 640'b0000000000000000000000000000000000000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000001100000000000000000000000000000000000000000000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000010000011100000110000010101110110011110000101011111111111111111010111111111001111111111111001001 
	Parameter CfgMonitorDefault bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DoStartupSetup bound to: 1'b1 
	Parameter Halfbit bound to: 10000 - type: integer 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocSlowControl.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'PetirocSlowControl' (32#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocSlowControl.vhd:68]
INFO: [Synth 8-3491] module 'SUBPAGE_Timer64' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_Timer64.vhd:11' bound to instance 'U43' of component 'SUBPAGE_Timer64' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'SUBPAGE_Timer64' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_Timer64.vhd:39]
	Parameter bitSize bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_RISING' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/counter_rising.vhd:22' bound to instance 'U0' of component 'COUNTER_RISING' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_Timer64.vhd:70]
	Parameter bitSize bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'CHRONO_ENABLE' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronoenable.vhd:22' bound to instance 'U1' of component 'CHRONO_ENABLE' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_Timer64.vhd:81]
INFO: [Synth 8-638] synthesizing module 'CHRONO_ENABLE' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronoenable.vhd:37]
	Parameter bitSize bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronoenable.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'CHRONO_ENABLE' (33#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronoenable.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SUBPAGE_Timer64' (34#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_Timer64.vhd:39]
	Parameter bitSize bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'COUNTER_RISING' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/counter_rising.vhd:22' bound to instance 'U44' of component 'COUNTER_RISING' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2702]
	Parameter CLK_FREQ bound to: 160000 - type: integer 
	Parameter BAUD bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'i2cmaster' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/i2cmaster.vhd:17' bound to instance 'U47' of component 'i2cmaster' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2720]
INFO: [Synth 8-638] synthesizing module 'i2cmaster' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/i2cmaster.vhd:38]
	Parameter CLK_FREQ bound to: 160000 - type: integer 
	Parameter BAUD bound to: 100 - type: integer 
	Parameter CLK_FREQ bound to: 160000 - type: integer 
	Parameter BAUD bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master_v01' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/i2cmaster.vhd:122' bound to instance 'IICCORE' of component 'i2c_master_v01' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/i2cmaster.vhd:74]
INFO: [Synth 8-638] synthesizing module 'i2c_master_v01' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/i2cmaster.vhd:153]
	Parameter CLK_FREQ bound to: 160000 - type: integer 
	Parameter BAUD bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master_v01' (35#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/i2cmaster.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'i2cmaster' (36#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/i2cmaster.vhd:38]
	Parameter maxDelay bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'SW_GATE_AND_DELAY' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:23' bound to instance 'U51' of component 'SW_GATE_AND_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2736]
	Parameter CHANNEL_COUNT bound to: 5 - type: integer 
	Parameter CLK_FREQ bound to: 160000000 - type: integer 
INFO: [Synth 8-3491] module 'MCRateMeter' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:33' bound to instance 'U56' of component 'MCRateMeter' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2750]
INFO: [Synth 8-638] synthesizing module 'MCRateMeter' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:48]
	Parameter CHANNEL_COUNT bound to: 5 - type: integer 
	Parameter CLK_FREQ bound to: 160000000 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_CPS' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single__parameterized2' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single__parameterized2' (36#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized0' (36#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_TCNTR' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:106]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single__parameterized3' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single__parameterized3' (36#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized1' (36#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_CPS' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:87]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_TCNTR' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:106]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_CPS' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:87]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_TCNTR' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:106]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_CPS' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:87]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_TCNTR' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:106]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_CPS' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:87]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'SYNC_WORD_TCNTR' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'MCRateMeter' (37#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:48]
WARNING: [Synth 8-614] signal 'U80_D_READY' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2764]
	Parameter bitSize bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'EDGE_DETECTOR_FE' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_neg.vhd:22' bound to instance 'U60' of component 'EDGE_DETECTOR_FE' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2772]
INFO: [Synth 8-638] synthesizing module 'EDGE_DETECTOR_FE' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_neg.vhd:35]
	Parameter bitSize bound to: 1 - type: integer 
WARNING: [Synth 8-614] signal 'int_reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_neg.vhd:59]
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_neg.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'EDGE_DETECTOR_FE' (38#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_neg.vhd:35]
	Parameter memLength bound to: 1024 - type: integer 
	Parameter wordWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'U79_custompacket' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U79_custompacket.vhd:12' bound to instance 'U79' of component 'U79_custompacket' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2804]
INFO: [Synth 8-638] synthesizing module 'U79_custompacket' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U79_custompacket.vhd:46]
	Parameter wordWidth bound to: 32 - type: integer 
	Parameter memLength bound to: 1024 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 1017 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 3 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U79_custompacket.vhd:89]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 1017 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 3 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 1017 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 3 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 32768 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 1017 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1021 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1021 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (38#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized0' (38#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
	Parameter REG_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec' (39#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:449]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray__parameterized1' (39#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
	Parameter REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (39#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1778]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_reg_pipe_bit' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
	Parameter PIPE_STAGES bound to: 2 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_bit' (40#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-256] done synthesizing module 'xpm_reg_pipe_bit' (41#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1097]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_sync_rst' (42#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-638] synthesizing module 'xpm_reg_pipe_bit__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
	Parameter PIPE_STAGES bound to: 3 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_reg_pipe_bit__parameterized0' (42#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1819]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_rst' (43#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn' (44#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized0' (44#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized1' (44#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net invalid_state in module/entity xpm_fifo_base does not have driver. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:230]
WARNING: [Synth 8-3848] Net ram_regce_pipe in module/entity xpm_fifo_base does not have driver. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:254]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base' (45#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_async' (46#1400) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1988]
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U79_custompacket.vhd:145]
WARNING: [Synth 8-614] signal 'CONFIG' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U79_custompacket.vhd:145]
WARNING: [Synth 8-614] signal 'SYNC_RESET' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U79_custompacket.vhd:145]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_RunTimer' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U79_custompacket.vhd:162]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_GlobalCounter' of component 'xpm_cdc_array_single' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U79_custompacket.vhd:181]
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U79_custompacket.vhd:202]
WARNING: [Synth 8-614] signal 'CONFIG' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U79_custompacket.vhd:202]
WARNING: [Synth 8-614] signal 'SYNC_RESET' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U79_custompacket.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element COUNTER_IN_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U79_custompacket.vhd:205]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'U79_custompacket' (47#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U79_custompacket.vhd:46]
INFO: [Synth 8-3491] module 'SUBPAGE_ToT_And_TS' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:11' bound to instance 'U80' of component 'SUBPAGE_ToT_And_TS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2831]
INFO: [Synth 8-638] synthesizing module 'SUBPAGE_ToT_And_TS' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:40]
	Parameter bitSize bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'CHRONO_STARTSTOP' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronostartstop.vhd:22' bound to instance 'U0' of component 'CHRONO_STARTSTOP' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:123]
INFO: [Synth 8-638] synthesizing module 'CHRONO_STARTSTOP' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronostartstop.vhd:38]
	Parameter bitSize bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronostartstop.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'CHRONO_STARTSTOP' (48#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronostartstop.vhd:38]
	Parameter bitSize bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'EDGE_DETECTOR_FE' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_neg.vhd:22' bound to instance 'U1' of component 'EDGE_DETECTOR_FE' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:136]
	Parameter bitSize bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'EDGE_DETECTOR_RE' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_pos.vhd:22' bound to instance 'U2' of component 'EDGE_DETECTOR_RE' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:146]
INFO: [Synth 8-638] synthesizing module 'EDGE_DETECTOR_RE' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_pos.vhd:35]
	Parameter bitSize bound to: 1 - type: integer 
WARNING: [Synth 8-614] signal 'int_reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_pos.vhd:59]
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_pos.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'EDGE_DETECTOR_RE' (49#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_pos.vhd:35]
	Parameter IN_SIZE bound to: 32 - type: integer 
	Parameter EDGE bound to: rising - type: string 
INFO: [Synth 8-3491] module 'd_latch' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:13' bound to instance 'U4' of component 'd_latch' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:156]
INFO: [Synth 8-638] synthesizing module 'd_latch' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:26]
	Parameter IN_SIZE bound to: 32 - type: integer 
	Parameter EDGE bound to: rising - type: string 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:34]
WARNING: [Synth 8-614] signal 'reset_val' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:34]
WARNING: [Synth 8-614] signal 'ce' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'd_latch' (50#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:26]
	Parameter maxDelay bound to: 1 - type: integer 
	Parameter busWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SYNC_FIX_DELAY' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/delay_fix.vhd:23' bound to instance 'U9' of component 'SYNC_FIX_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:171]
INFO: [Synth 8-638] synthesizing module 'SYNC_FIX_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/delay_fix.vhd:35]
	Parameter maxDelay bound to: 1 - type: integer 
	Parameter busWidth bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element DELAY_V_reg[0] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/delay_fix.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'SYNC_FIX_DELAY' (51#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/delay_fix.vhd:35]
	Parameter maxDelay bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'SW_GATE_AND_DELAY' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:23' bound to instance 'U10' of component 'SW_GATE_AND_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:182]
	Parameter IN_SIZE bound to: 64 - type: integer 
	Parameter EDGE bound to: rising - type: string 
INFO: [Synth 8-3491] module 'd_latch' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:13' bound to instance 'U15' of component 'd_latch' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:195]
INFO: [Synth 8-638] synthesizing module 'd_latch__parameterized1' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:26]
	Parameter IN_SIZE bound to: 64 - type: integer 
	Parameter EDGE bound to: rising - type: string 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:34]
WARNING: [Synth 8-614] signal 'reset_val' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:34]
WARNING: [Synth 8-614] signal 'ce' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'd_latch__parameterized1' (51#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:26]
	Parameter maxDelay bound to: 1 - type: integer 
	Parameter busWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SYNC_FIX_DELAY' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/delay_fix.vhd:23' bound to instance 'U17' of component 'SYNC_FIX_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:208]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'SUBPAGE_ToT_And_TS' (52#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_ToT_And_TS.vhd:40]
	Parameter CLKDIV bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'PetirocAnalogReadout' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:42' bound to instance 'U81' of component 'PetirocAnalogReadout' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2856]
INFO: [Synth 8-638] synthesizing module 'PetirocAnalogReadout' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:140]
	Parameter CLKDIV bound to: 40 - type: integer 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element ANALOG_READOUT.filterMem_reg[32] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element ANALOG_READOUT.BUFFER_DATA_reg[32] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:244]
WARNING: [Synth 8-6014] Unused sequential element ANALOG_READOUT.BUFFER_DATA_reg[33] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:244]
WARNING: [Synth 8-6014] Unused sequential element ANALOG_READOUT.BUFFER_DATA_reg[34] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:244]
WARNING: [Synth 8-6014] Unused sequential element ANALOG_READOUT.BUFFER_DATA_reg[35] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'PetirocAnalogReadout' (53#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:140]
INFO: [Synth 8-3491] module 'SUBPAGE_MUX64' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_MUX64.vhd:11' bound to instance 'U83' of component 'SUBPAGE_MUX64' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2949]
INFO: [Synth 8-638] synthesizing module 'SUBPAGE_MUX64' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_MUX64.vhd:39]
INFO: [Synth 8-3491] module 'U0_UserHDL_MULTIPLEX_64' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U0_UserHDL_MULTIPLEX_64.vhd:6' bound to instance 'U0' of component 'U0_UserHDL_MULTIPLEX_64' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_MUX64.vhd:53]
INFO: [Synth 8-638] synthesizing module 'U0_UserHDL_MULTIPLEX_64' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U0_UserHDL_MULTIPLEX_64.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'U0_UserHDL_MULTIPLEX_64' (54#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U0_UserHDL_MULTIPLEX_64.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'SUBPAGE_MUX64' (55#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/subpage_MUX64.vhd:39]
	Parameter bitSize bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FF_FE' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ff_neg.vhd:22' bound to instance 'U89' of component 'FF_FE' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2978]
INFO: [Synth 8-638] synthesizing module 'FF_FE' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ff_neg.vhd:35]
	Parameter bitSize bound to: 1 - type: integer 
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ff_neg.vhd:39]
WARNING: [Synth 8-614] signal 'PRESET' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ff_neg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'FF_FE' (56#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ff_neg.vhd:35]
	Parameter IN_SIZE bound to: 1 - type: integer 
	Parameter EDGE bound to: rising - type: string 
INFO: [Synth 8-3491] module 'd_latch' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:13' bound to instance 'U95' of component 'd_latch' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2993]
INFO: [Synth 8-638] synthesizing module 'd_latch__parameterized3' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:26]
	Parameter IN_SIZE bound to: 1 - type: integer 
	Parameter EDGE bound to: rising - type: string 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:34]
WARNING: [Synth 8-614] signal 'reset_val' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:34]
WARNING: [Synth 8-614] signal 'ce' is read in the process but is not in the sensitivity list [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'd_latch__parameterized3' (56#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/d_latch.vhd:26]
	Parameter maxDelay bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'SW_GATE_AND_DELAY' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:23' bound to instance 'U97' of component 'SW_GATE_AND_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:3005]
	Parameter maxDelay bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'SW_GATE_AND_DELAY' declared at 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:23' bound to instance 'U98' of component 'SW_GATE_AND_DELAY' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:3017]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net BUS_PetirocCfg0_READ_DATA in module/entity TOP_Digital does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1429]
WARNING: [Synth 8-3848] Net BUS_i2chv_READ_DATA in module/entity TOP_Digital does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1477]
WARNING: [Synth 8-3848] Net LEMO_2_3_A_IN in module/entity TOP_Digital does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:876]
WARNING: [Synth 8-3848] Net LEMO_2_3_B_IN in module/entity TOP_Digital does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:878]
WARNING: [Synth 8-3848] Net LEMO_4_5_A_IN in module/entity TOP_Digital does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:880]
WARNING: [Synth 8-3848] Net LEMO_4_5_B_IN in module/entity TOP_Digital does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:882]
WARNING: [Synth 8-3848] Net LEMO_6_7_A_IN in module/entity TOP_Digital does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:884]
WARNING: [Synth 8-3848] Net LEMO_6_7_B_IN in module/entity TOP_Digital does not have driver. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:886]
INFO: [Synth 8-256] done synthesizing module 'TOP_Digital' (57#1400) [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:256]
WARNING: [Synth 8-3917] design TOP_Digital has port CK_SPI_NSYNC driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port LEMO01_dir driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port LEMO23_dir driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port LEMO45_dir driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port LEMO67_dir driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_MOSI driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_SLOAD driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_RESETB driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_SELECT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_MOSI driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_SLOAD driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_RESETB driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_SELECT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_MOSI driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_SLOAD driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_RESETB driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_SELECT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port A_TRIG_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_TRIG_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_TRIG_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port A_START_CONV driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_START_CONV driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_START_CONV driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_START_CONV driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port A_HOLD_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_HOLD_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_HOLD_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_HOLD_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port A_STARTB_ADC_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_STARTB_ADC_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_STARTB_ADC_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_STARTB_ADC_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_ANALOG_DIN driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_ANALOG_DIN driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_ANALOG_DIN driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_ANALOG_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_ANALOG_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_ANALOG_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port SMADC_1_PD driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design SUBPAGE_MUX64 has unconnected port async_clk[0]
WARNING: [Synth 8-3331] design SUBPAGE_MUX64 has unconnected port CLK_ACQ[0]
WARNING: [Synth 8-3331] design SUBPAGE_MUX64 has unconnected port BUS_CLK[0]
WARNING: [Synth 8-3331] design SUBPAGE_MUX64 has unconnected port CLK_40[0]
WARNING: [Synth 8-3331] design SUBPAGE_MUX64 has unconnected port CLK_50[0]
WARNING: [Synth 8-3331] design SUBPAGE_MUX64 has unconnected port CLK_80[0]
WARNING: [Synth 8-3331] design SUBPAGE_MUX64 has unconnected port clk_160[0]
WARNING: [Synth 8-3331] design SUBPAGE_MUX64 has unconnected port clk_320[0]
WARNING: [Synth 8-3331] design SUBPAGE_MUX64 has unconnected port CLK_125[0]
WARNING: [Synth 8-3331] design SUBPAGE_MUX64 has unconnected port FAST_CLK_100[0]
WARNING: [Synth 8-3331] design SUBPAGE_MUX64 has unconnected port FAST_CLK_200[0]
WARNING: [Synth 8-3331] design SUBPAGE_MUX64 has unconnected port FAST_CLK_250[0]
WARNING: [Synth 8-3331] design SUBPAGE_MUX64 has unconnected port FAST_CLK_250_90[0]
WARNING: [Synth 8-3331] design SUBPAGE_MUX64 has unconnected port FAST_CLK_500[0]
WARNING: [Synth 8-3331] design SUBPAGE_MUX64 has unconnected port FAST_CLK_500_90[0]
WARNING: [Synth 8-3331] design SUBPAGE_MUX64 has unconnected port GlobalClock[0]
WARNING: [Synth 8-3331] design SUBPAGE_MUX64 has unconnected port GlobalReset[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port CLK_ACQ[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port BUS_CLK[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port CLK_40[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port CLK_50[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port CLK_80[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port clk_160[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port clk_320[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port CLK_125[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port FAST_CLK_100[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port FAST_CLK_200[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port FAST_CLK_250[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port FAST_CLK_250_90[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port FAST_CLK_500[0]
WARNING: [Synth 8-3331] design SUBPAGE_ToT_And_TS has unconnected port FAST_CLK_500_90[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port READ_STATUS[7]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port READ_STATUS[6]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port READ_STATUS[5]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port READ_STATUS[4]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port READ_STATUS[3]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port CONFIG[31]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port CONFIG[30]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port CONFIG[29]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port CONFIG[28]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port CONFIG[27]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port CONFIG[26]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port CONFIG[25]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port CONFIG[24]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port CONFIG[23]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port CONFIG[22]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port CONFIG[21]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port CONFIG[20]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port CONFIG[19]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port CONFIG[18]
WARNING: [Synth 8-3331] design U79_custompacket has unconnected port CONFIG[17]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 497.242 ; gain = 237.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin SPI_MASTER_CLKGEN:serial_in to constant 0 [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/init_clock_gen.vhd:124]
WARNING: [Synth 8-3295] tying undriven pin ADC_DESER1:bitslip[0] to constant 0 [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:472]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 497.242 ; gain = 237.453
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2077]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2066]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2090]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2054]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1565]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2042]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/dcp8/clk_wiz_0_in_context.xdc] for cell 'adcs/dcm_ref'
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/dcp8/clk_wiz_0_in_context.xdc] for cell 'adcs/dcm_ref'
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/dcp9/DTClockGenerator_in_context.xdc] for cell 'dcm_top'
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/dcp9/DTClockGenerator_in_context.xdc] for cell 'dcm_top'
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/dcp10/fast_clock_in_context.xdc] for cell 'FASTCLOCKGEN'
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/dcp10/fast_clock_in_context.xdc] for cell 'FASTCLOCKGEN'
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/dcp11/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1'
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/dcp11/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1'
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/dcp12/FlashPageMemory_in_context.xdc] for cell 'FC/PAGEMEM'
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/dcp12/FlashPageMemory_in_context.xdc] for cell 'FC/PAGEMEM'
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/dcp13/FTDI_FIFOs_in_context.xdc] for cell 'USBInterface/DATA_READ_FIFO'
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/dcp13/FTDI_FIFOs_in_context.xdc] for cell 'USBInterface/DATA_READ_FIFO'
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/dcp14/FTDI_FIFO_AW_in_context.xdc] for cell 'USBInterface/ADDRESS_FIFO'
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/dcp14/FTDI_FIFO_AW_in_context.xdc] for cell 'USBInterface/ADDRESS_FIFO'
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/dcp15/TestBram_in_context.xdc] for cell 'TBR'
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/.Xil/Vivado-11192-LAPTOP-O3N8AFU4/dcp15/TestBram_in_context.xdc] for cell 'TBR'
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'timecode_clock'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:877]
WARNING: [Vivado 12-507] No nets matched 'itimecode_clock'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:879]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:896]
WARNING: [Vivado 12-508] No pins matched 'adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:896]
WARNING: [Vivado 12-508] No pins matched 'adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT2'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:897]
WARNING: [Vivado 12-508] No pins matched 'adcs/adc_interface1/aaprog.iinitialized1_reg/D'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:902]
WARNING: [Vivado 12-508] No pins matched 'adcs/adc_interface1/start_delay_reg/C'. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc:903]
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_Digital_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/constrs_1/imports/HDL/dt555w_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Digital_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Digital_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/dont_touch.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U9/xpm_cdc_async_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U9/xpm_cdc_async_rst_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Digital_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Digital_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U9/big_counter.xpm_cdc_gray_inst_1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U9/big_counter.xpm_cdc_gray_inst_1' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U9/big_counter.xpm_cdc_gray_inst_1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U9/big_counter.xpm_cdc_gray_inst_1'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U9/big_counter.xpm_cdc_gray_inst_2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U9/big_counter.xpm_cdc_gray_inst_2' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U9/big_counter.xpm_cdc_gray_inst_2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U9/big_counter.xpm_cdc_gray_inst_2'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Digital_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Digital_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'USBInterface/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'USBInterface/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/STATUS_SYNC/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Common 17-14] Message 'Vivado 12-3272' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Common 17-14] Message 'XPM_CDC_SINGLE: TCL 1000' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_GlobalCounter/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U79/xpm_RunTimer/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[1].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[2].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[3].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U56/CPS_GENERATE[4].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Digital_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Digital_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Digital_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Digital_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U33/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U33/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U34/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U34/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U5/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U5/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U51/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U51/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U80/U10/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U80/U10/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U97/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U97/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U98/xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U98/xpm_memory_sdpram_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_Digital_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_Digital_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 44 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 892.074 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'TBR' at clock pin 'clka' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'FC/PAGEMEM' at clock pin 'clka' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'USBInterface/ADDRESS_FIFO' at clock pin 'rd_clk' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'USBInterface/DATA_READ_FIFO' at clock pin 'wr_clk' is different from the actual clock period '6.250', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adcs/adc_interface1/ADC_OUTFIFO1' at clock pin 'rd_clk' is different from the actual clock period '6.250', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 892.074 ; gain = 632.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 892.074 ; gain = 632.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for FASTCLOCKGEN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FC/PAGEMEM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for TBR. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U33/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U34/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U5/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U51/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_CPS /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[1].SYNC_WORD_TCNTR /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_CPS /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[2].SYNC_WORD_TCNTR /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_CPS /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[3].SYNC_WORD_TCNTR /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_CPS /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U56/\CPS_GENERATE[4].SYNC_WORD_TCNTR /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_GlobalCounter/\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_RunTimer/\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U79/xpm_fifo_async_inst/\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U80/U10/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U9/\big_counter.xpm_cdc_gray_inst_1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U9/\big_counter.xpm_cdc_gray_inst_2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U9/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U97/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U98/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for USBInterface/ADDRESS_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for USBInterface/DATA_READ_FIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for USBInterface/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/STATUS_SYNC/\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/ADC_OUTFIFO1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/dcm_ref. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dcm_top. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 892.074 ; gain = 632.285
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'EEPROM_SM_reg' in module 'spi93lc56_16bit'
INFO: [Synth 8-5545] ROM "edge" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "waittime" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "iECLK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EEPROM_SM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EEPROM_SM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dummytime" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "license_ok" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "DNA_load" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "DNA_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DNA_INTKEY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SHA_enableall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iCAPCLOCK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "startupsm_eeprom" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'SMsec_reg' in module 'security'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ft600_fifo245_core'
INFO: [Synth 8-5545] ROM "int_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "WD_Counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "state_interface" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "use_alter_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "T" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "push_address_in_fifo_for_burst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "paylan" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "FTDI_OEN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'INT_run_time_lsb_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:626]
INFO: [Synth 8-4471] merging register 'INT_run_time_msb_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:629]
INFO: [Synth 8-4471] merging register 'INT_run_start_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:632]
INFO: [Synth 8-4471] merging register 'INT_sw_trig_freq_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:635]
INFO: [Synth 8-4471] merging register 'INT_tr_sel_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:638]
INFO: [Synth 8-4471] merging register 'INT_e16_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:641]
INFO: [Synth 8-4471] merging register 'INT_evt_ts_msb_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:644]
INFO: [Synth 8-4471] merging register 'INT_evt_ts_lsb_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:647]
INFO: [Synth 8-4471] merging register 'INT_e15_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:650]
INFO: [Synth 8-4471] merging register 'INT_tr_en_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:653]
INFO: [Synth 8-4471] merging register 'INT_fw_ver_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:656]
INFO: [Synth 8-4471] merging register 'INT_dv_tot_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:702]
INFO: [Synth 8-4471] merging register 'INT_i2chv_MON_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:706]
INFO: [Synth 8-4471] merging register 'INT_rej_delay_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:709]
INFO: [Synth 8-4471] merging register 'INT_rej_en_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:712]
INFO: [Synth 8-4471] merging register 'INT_tot16_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:716]
INFO: [Synth 8-4471] merging register 'INT_CP_0_READ_STATUS_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:718]
INFO: [Synth 8-4471] merging register 'INT_CP_0_READ_VALID_WORDS_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:719]
INFO: [Synth 8-4471] merging register 'INT_FLASH_ADDRESS_RD_reg[0:0]' into 'INT_c_tot_RD_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:727]
WARNING: [Synth 8-6014] Unused sequential element INT_run_time_lsb_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:626]
WARNING: [Synth 8-6014] Unused sequential element INT_run_time_msb_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:629]
WARNING: [Synth 8-6014] Unused sequential element INT_run_start_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:632]
WARNING: [Synth 8-6014] Unused sequential element INT_sw_trig_freq_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:635]
WARNING: [Synth 8-6014] Unused sequential element INT_tr_sel_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:638]
WARNING: [Synth 8-6014] Unused sequential element INT_e16_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element INT_evt_ts_msb_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:644]
WARNING: [Synth 8-6014] Unused sequential element INT_evt_ts_lsb_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:647]
WARNING: [Synth 8-6014] Unused sequential element INT_e15_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:650]
WARNING: [Synth 8-6014] Unused sequential element INT_tr_en_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:653]
WARNING: [Synth 8-6014] Unused sequential element INT_fw_ver_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:656]
WARNING: [Synth 8-6014] Unused sequential element INT_dv_tot_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:702]
WARNING: [Synth 8-6014] Unused sequential element INT_i2chv_MON_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:706]
WARNING: [Synth 8-6014] Unused sequential element INT_rej_delay_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:709]
WARNING: [Synth 8-6014] Unused sequential element INT_rej_en_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:712]
WARNING: [Synth 8-6014] Unused sequential element INT_tot16_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:716]
WARNING: [Synth 8-6014] Unused sequential element INT_CP_0_READ_STATUS_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:718]
WARNING: [Synth 8-6014] Unused sequential element INT_CP_0_READ_VALID_WORDS_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element INT_FLASH_ADDRESS_RD_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/ft600_fifo245_wrapper.vhd:727]
INFO: [Synth 8-5546] ROM "clock_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clock_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state_machine" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element bit_count_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/spi32bit_master_write.vhd:83]
INFO: [Synth 8-802] inferred FSM for state register 'cfg_state_machine_reg' in module 'init_clock_gen'
INFO: [Synth 8-5545] ROM "phy_start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "phy_start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "phy_start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "phy_start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lockCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "contatore" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "contatore" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "contatore" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "contatore" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gate_SPI_CLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "cfg_state_machine" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'bllok_reg' in module 'adc_sync'
INFO: [Synth 8-5545] ROM "sm_df" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "word_probe" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "left_locked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bit_locked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bllok" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLSlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "iinitialized" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bllok" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'bllok_reg' in module 'ADC_FRAME_S'
INFO: [Synth 8-5545] ROM "bllok" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLSlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "bllok" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SMADC_CS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SMADC_1_MOSI" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "adc_programmed" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ay_ADC_READY" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADCnew" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADCnew" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADCnew" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMID" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMID" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMID" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADC_1_RESET" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "WATCH_DOG" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "WATCH_DOG" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "delay_end" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "SMADC_1_CLK" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element aaprog.SMID_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:374]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_ctrl'
INFO: [Synth 8-5546] ROM "rd_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_add_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_add_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_add_l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_stat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_add_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_add_m" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_add_l" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_bit_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "is_wait6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_bit_cnt_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "is_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "tx_enable" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "spi_cs_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clk_cnt_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element tx_bit_cnt_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:497]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_cnt_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:581]
INFO: [Synth 8-802] inferred FSM for state register 'SM_read_status_register_reg' in module 'FlashController'
INFO: [Synth 8-802] inferred FSM for state register 'SM_program_page_reg' in module 'FlashController'
INFO: [Synth 8-802] inferred FSM for state register 'SM_read_page_reg' in module 'FlashController'
INFO: [Synth 8-802] inferred FSM for state register 'SM_NOP_reg' in module 'FlashController'
INFO: [Synth 8-5545] ROM "SP_W" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SP_W" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SM_enable_write" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SP_D_WR" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_machine_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SP_W" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SM_read_status_register" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "SM_program_page" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "SP_W" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_web" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SM_program_page" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "SM_read_page" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state_machine_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SP_W" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SM_NOP" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element COUNTER_REGISTER_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/counter_rising.vhd:43]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element InternalCounter_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/TimestampGenerator.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element TimeCounter_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PULSE_GENERATOR.vhd:46]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5545] ROM "ProgSMp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ProgSM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ProgSM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TimeCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TimeCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element delayStartup_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocSlowControl.vhd:97]
INFO: [Synth 8-4471] merging register 'RUNNING_reg[0:0]' into 'oENABLE_reg[0:0]' [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronoenable.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RUNNING_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronoenable.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element COUNTER_REGISTER_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronoenable.vhd:44]
INFO: [Synth 8-802] inferred FSM for state register 'stm_mstr_reg' in module 'i2c_master_v01'
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_scl_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_free" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_scl_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_free" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stm_mstr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-5545] ROM "sec_pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sec_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[0].TOTAL_RCOUNTERS_reg[0] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[1].RUNTIME_COUNTERS_reg[1] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[1].TOTAL_RCOUNTERS_reg[1] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[2].RUNTIME_COUNTERS_reg[2] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[2].TOTAL_RCOUNTERS_reg[2] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[3].RUNTIME_COUNTERS_reg[3] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[3].TOTAL_RCOUNTERS_reg[3] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[4].RUNTIME_COUNTERS_reg[4] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[4].TOTAL_RCOUNTERS_reg[4] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:133]
INFO: [Synth 8-5545] ROM "COUNTERS[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PORT_OUT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element GEN_EDGE[0].COUNTERS_reg[0] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_neg.vhd:62]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:818]
INFO: [Synth 8-802] inferred FSM for state register 'SMSI_reg' in module 'U79_custompacket'
INFO: [Synth 8-5546] ROM "FIFO_WE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUSY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "SMSI" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element TIMESTAMP_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U79_custompacket.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element COUNTER_IN_GLOBAL_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/U79_custompacket.vhd:148]
WARNING: [Synth 8-6014] Unused sequential element COUNTER_REGISTER_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/chronostartstop.vhd:47]
INFO: [Synth 8-5545] ROM "COUNTERS[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PORT_OUT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element GEN_EDGE[0].COUNTERS_reg[0] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/edge_pos.vhd:62]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
INFO: [Synth 8-802] inferred FSM for state register 'ANALOG_READOUT.BLKSM_reg' in module 'PetirocAnalogReadout'
INFO: [Synth 8-5545] ROM "P_DV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "start_c_raz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "start_c_raz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLKSM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bitcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "BLKSM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "P_DV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "start_c_raz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "start_c_raz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "BLKSM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bitcounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BUFFER_DATA_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "BLKSM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   sidle |                              000 |                              000
                  sstart |                              001 |                              001
                 sstart1 |                              010 |                              010
                  swrite |                              011 |                              011
                    send |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EEPROM_SM_reg' using encoding 'sequential' in module 'spi93lc56_16bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                            00000
                 iSTATE0 |                              001 |                            00011
                 iSTATE1 |                              010 |                            00001
                 iSTATE2 |                              011 |                            00010
                 iSTATE3 |                              100 |                            10000
                 iSTATE4 |                              101 |                            10001
                 iSTATE5 |                              110 |                            11111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SMsec_reg' using encoding 'sequential' in module 'security'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              000
                 iSTATE0 |                             0010 |                              001
                 iSTATE1 |                             0100 |                              011
                 iSTATE2 |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ft600_fifo245_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              attesaprog |        0000000000000000000000001 |                            00000
          attesainiziale |        0000000000000000000000010 |                            00001
         trasmissione_r0 |        0000000000000000000000100 |                            00010
               attesa_r0 |        0000000000000000000001000 |                            00011
         trasmissione_r1 |        0000000000000000000010000 |                            00100
               attesa_r1 |        0000000000000000000100000 |                            00101
         trasmissione_r2 |        0000000000000000001000000 |                            00110
               attesa_r2 |        0000000000000000010000000 |                            00111
         trasmissione_r3 |        0000000000000000100000000 |                            01000
               attesa_r3 |        0000000000000001000000000 |                            01001
         trasmissione_r4 |        0000000000000010000000000 |                            01010
               attesa_r4 |        0000000000000100000000000 |                            01011
         trasmissione_r5 |        0000000000001000000000000 |                            01100
               attesa_r5 |        0000000000010000000000000 |                            01101
         trasmissione_r6 |        0000000000100000000000000 |                            01110
               attesa_r6 |        0000000001000000000000000 |                            01111
         trasmissione_r7 |        0000000010000000000000000 |                            10000
               attesa_r7 |        0000000100000000000000000 |                            10001
         trasmissione_r8 |        0000001000000000000000000 |                            10010
               attesa_r8 |        0000010000000000000000000 |                            10011
         trasmissione_r9 |        0000100000000000000000000 |                            10100
               attesa_r9 |        0001000000000000000000000 |                            10101
        trasmissione_r10 |        0010000000000000000000000 |                            10110
              wait_lock1 |        0100000000000000000000000 |                            10111
                    idle |        1000000000000000000000000 |                            11000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cfg_state_machine_reg' using encoding 'one-hot' in module 'init_clock_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
                 iSTATE0 |                            00010 |                             0001
                 iSTATE1 |                            00100 |                             0010
                 iSTATE3 |                            01000 |                             1111
                 iSTATE2 |                            10000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bllok_reg' using encoding 'one-hot' in module 'adc_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE3 |                              011 |                             1111
                 iSTATE2 |                              100 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bllok_reg' using encoding 'sequential' in module 'ADC_FRAME_S'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
                   txcmd |                            00001 |                            00001
                   wait1 |                            00010 |                            01000
                 txadd_h |                            00011 |                            00010
                   wait2 |                            00100 |                            01001
                 txadd_m |                            00101 |                            00011
                   wait3 |                            00110 |                            01010
                 txadd_l |                            00111 |                            00100
                   wait4 |                            01000 |                            01011
                 txdummy |                            01001 |                            00101
                  txdata |                            01010 |                            00110
                   wait6 |                            01011 |                            01100
                  rxdata |                            01100 |                            00111
                   wait7 |                            01101 |                            01110
                   wait8 |                            01110 |                            01111
                   wait5 |                            01111 |                            01101
                 clr_cmd |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 00000000000000000000000000000000
                 iSTATE0 |                              001 | 00000000000000000000000000000001
                 iSTATE1 |                              010 | 00000000000000000000000000000010
                 iSTATE2 |                              011 | 00000000000000000000000000000011
                 iSTATE3 |                              100 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SM_NOP_reg' using encoding 'sequential' in module 'FlashController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 00000000000000000000000000000000
                 iSTATE0 |                              001 | 00000000000000000000000000000001
                 iSTATE1 |                              010 | 00000000000000000000000000000010
                 iSTATE3 |                              011 | 00000000000000000000000000000100
                 iSTATE4 |                              100 | 00000000000000000000000000000101
                 iSTATE5 |                              101 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SM_program_page_reg' using encoding 'sequential' in module 'FlashController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 | 00000000000000000000000000000000
                 iSTATE0 |                              001 | 00000000000000000000000000000001
                 iSTATE1 |                              010 | 00000000000000000000000000000010
                 iSTATE2 |                              011 | 00000000000000000000000000000011
                 iSTATE3 |                              100 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SM_read_status_register_reg' using encoding 'sequential' in module 'FlashController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 | 00000000000000000000000000000000
                 iSTATE0 |                             0001 | 00000000000000000000000000000001
                 iSTATE1 |                             0010 | 00000000000000000000000000000010
                 iSTATE2 |                             0011 | 00000000000000000000000000000011
                 iSTATE3 |                             0100 | 00000000000000000000000000000100
                 iSTATE4 |                             0101 | 00000000000000000000000000000101
                 iSTATE5 |                             0110 | 00000000000000000000000000000110
                 iSTATE6 |                             0111 | 00000000000000000000000000000111
                 iSTATE7 |                             1000 | 00000000000000000000000000001000
                 iSTATE8 |                             1001 | 00000000000000000000000000001001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SM_read_page_reg' using encoding 'sequential' in module 'FlashController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               mstr_idle |                            00000 |                            00000
          mstr_start_cnt |                            00001 |                            00001
             mstr_active |                            00010 |                            00010
        mstr_rd_wait_low |                            00011 |                            01010
       mstr_rd_wait_half |                            00100 |                            01011
            mstr_rd_read |                            00101 |                            01100
        mstr_rd_wait_ack |                            00110 |                            01111
         mstr_rd_get_ack |                            00111 |                            10000
    mstr_rd_wait_ack_bit |                            01000 |                            01110
  mstr_rd_wait_last_half |                            01001 |                            10100
    mstr_wait_first_half |                            01010 |                            00011
   mstr_wait_second_half |                            01011 |                            00100
          mstr_wait_full |                            01100 |                            00101
           mstr_wait_ack |                            01101 |                            00110
mstr_wait_ack_second_half |                            01110 |                            00111
mstr_wait_ack_third_half |                            01111 |                            01000
mstr_wait_ack_fourth_half |                            10000 |                            01001
             mstr_stop_1 |                            10001 |                            10011
               mstr_stop |                            10010 |                            01101
                mstr_gap |                            10011 |                            10010
            mstr_restart |                            10100 |                            10001
   mstr_restart_clk_high |                            10101 |                            10101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stm_mstr_reg' using encoding 'sequential' in module 'i2c_master_v01'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                            00000
                 iSTATE0 |                              001 |                            00001
                 iSTATE1 |                              010 |                            00010
                 iSTATE2 |                              011 |                            00011
                 iSTATE3 |                              100 |                            00100
                 iSTATE4 |                              101 |                            00101
                 iSTATE5 |                              110 |                            00110
                 iSTATE6 |                              111 |                            00111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SMSI_reg' using encoding 'sequential' in module 'U79_custompacket'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                             0000
                 iSTATE0 |                               01 |                             0001
                 iSTATE1 |                               10 |                             0010
                 iSTATE2 |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ANALOG_READOUT.BLKSM_reg' using encoding 'sequential' in module 'PetirocAnalogReadout'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 892.074 ; gain = 632.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |ft600_fifo245_core__GC0    |           1|     12630|
|2     |ft600_fifo245_wrapper__GC0 |           1|      5580|
|3     |ADC_REC_1__GC0             |           1|        56|
|4     |adc_interface__GC0         |           1|     12379|
|5     |adcs_top__GC0              |           1|     17278|
|6     |TOP_Digital__GCB0          |           1|     52410|
|7     |TOP_Digital__GCB1          |           1|     13495|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 47    
	   2 Input     31 Bit       Adders := 1     
	   4 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 36    
	   2 Input     14 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 8     
	   4 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 19    
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     56 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 2     
	   2 Input     11 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 100   
+---Registers : 
	              640 Bit    Registers := 2     
	              352 Bit    Registers := 1     
	              200 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 138   
	               31 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 151   
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 13    
	               10 Bit    Registers := 26    
	                8 Bit    Registers := 22    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 270   
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 169   
	                1 Bit    Registers := 998   
+---RAMs : 
	              32K Bit         RAMs := 1     
	             1024 Bit         RAMs := 7     
+---Muxes : 
	   2 Input    640 Bit        Muxes := 3     
	   9 Input    640 Bit        Muxes := 1     
	   4 Input    352 Bit        Muxes := 1     
	   2 Input    352 Bit        Muxes := 1     
	   2 Input    200 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 3     
	   7 Input     57 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 3     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 62    
	   5 Input     32 Bit        Muxes := 19    
	   4 Input     32 Bit        Muxes := 3     
	  13 Input     32 Bit        Muxes := 2     
	  30 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 2     
	  25 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 1     
	  22 Input     31 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 3     
	  27 Input     25 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 20    
	   5 Input     16 Bit        Muxes := 19    
	  12 Input     16 Bit        Muxes := 1     
	  23 Input     16 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 1     
	   7 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	  16 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 32    
	   7 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	  12 Input      8 Bit        Muxes := 3     
	  13 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 3     
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   7 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	  30 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	  45 Input      5 Bit        Muxes := 1     
	  44 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 18    
	   2 Input      4 Bit        Muxes := 36    
	  12 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 17    
	   4 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 235   
	   5 Input      1 Bit        Muxes := 134   
	   4 Input      1 Bit        Muxes := 71    
	   7 Input      1 Bit        Muxes := 26    
	  13 Input      1 Bit        Muxes := 22    
	  14 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 40    
	  12 Input      1 Bit        Muxes := 6     
	  23 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 20    
	   8 Input      1 Bit        Muxes := 18    
	   6 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 9     
	  22 Input      1 Bit        Muxes := 18    
	  25 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP_Digital 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module spi93lc56_16bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
Module security 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     56 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 2     
+---Registers : 
	              352 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input    352 Bit        Muxes := 1     
	   2 Input    352 Bit        Muxes := 1     
	   7 Input     57 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 9     
Module ft600_fifo245_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	  13 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 14    
	  14 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 5     
Module xpm_cdc_single__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ft600_fifo245_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 47    
	                1 Bit    Registers := 53    
+---Muxes : 
	  30 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	  30 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module adc_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 20    
	  12 Input      8 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 32    
	  12 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 15    
Module ADC_FRAME_S__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ADC_FRAME_S 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module adc_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 238   
Module xpm_cdc_single__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module adcs_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     16 Bit       Adders := 10    
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	  23 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	  11 Input     16 Bit        Muxes := 1     
	   7 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	  16 Input     14 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
	  16 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module spi_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	  45 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  11 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 8     
Module FlashController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   8 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 7     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_gray__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 31    
+---Registers : 
	               32 Bit    Registers := 5     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 31    
+---Registers : 
	               32 Bit    Registers := 5     
Module U0_UserHDL_MULTIPLEX_64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module PetirocAnalogReadout 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   4 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 98    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input     35 Bit        Muxes := 3     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 78    
	   4 Input      1 Bit        Muxes := 49    
Module PetirocSlowControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	              640 Bit    Registers := 2     
	              200 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input    640 Bit        Muxes := 3     
	   9 Input    640 Bit        Muxes := 1     
	   2 Input    200 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module COUNTER_RISING__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module CHRONO_ENABLE 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CHRONO_STARTSTOP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module EDGE_DETECTOR_FE__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
Module EDGE_DETECTOR_RE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
Module d_latch 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module SYNC_FIX_DELAY__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_memory_base__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module d_latch__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module SYNC_FIX_DELAY 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SUBPAGE_ToT_And_TS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module xpm_cdc_gray__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 3     
Module xpm_fifo_reg_vec__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 3     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               11 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_cdc_sync_rst__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_single__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__63 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__65 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__66 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__67 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module U79_custompacket 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_cdc_single__parameterized2__199 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__200 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__201 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__202 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__203 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__204 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__205 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__206 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__207 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__208 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__209 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__210 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__211 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__212 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__213 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__214 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__215 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__216 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__217 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__218 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__219 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__220 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__221 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__222 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__223 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__224 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__225 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__226 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__227 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__228 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__229 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__133 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__134 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__135 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__136 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__137 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__138 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__139 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__140 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__141 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__142 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__143 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__144 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__145 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__146 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__147 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__148 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__149 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__150 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__151 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__152 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__153 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__154 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__155 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__156 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__157 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__158 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__159 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__160 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__161 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__162 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__163 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__167 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__168 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__169 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__170 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__171 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__172 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__173 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__174 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__175 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__176 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__177 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__178 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__179 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__180 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__181 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__182 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__183 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__184 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__185 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__186 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__187 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__188 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__189 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__190 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__191 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__192 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__193 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__194 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__195 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__196 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__197 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__198 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__101 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__102 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__103 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__104 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__105 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__106 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__107 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__108 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__109 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__110 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__111 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__112 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__113 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__114 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__115 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__116 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__117 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__118 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__119 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__120 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__121 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__122 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__123 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__124 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__125 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__126 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__127 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__128 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__129 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__130 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__131 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__132 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__135 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__136 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__137 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__138 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__139 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__140 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__141 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__142 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__143 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__144 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__145 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__146 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__147 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__148 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__149 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__150 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__151 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__152 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__153 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__154 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__155 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__156 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__157 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__158 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__159 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__160 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__161 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__162 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__163 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__164 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__165 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__166 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__69 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__70 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__71 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__72 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__73 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__74 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__75 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__76 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__77 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__78 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__79 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__80 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__81 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__82 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__83 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__84 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__85 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__86 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__87 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__88 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__89 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__90 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__91 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__92 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__93 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__94 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__95 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__96 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__97 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__98 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__99 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__100 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__103 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__104 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__105 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__106 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__107 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__108 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__109 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__110 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__111 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__112 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__113 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__114 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__115 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__116 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__117 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__118 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__119 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__120 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__121 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__122 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__123 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__124 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__125 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__126 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__127 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__128 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__129 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__130 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__131 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__132 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__133 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__134 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__58 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__59 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__61 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__62 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__63 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__64 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__65 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__66 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__67 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__68 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__73 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__74 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__75 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__85 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__95 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__96 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__97 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__98 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__99 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__100 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__101 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__102 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized3__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MCRateMeter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module EDGE_DETECTOR_FE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
Module i2c_master_v01 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	  22 Input     31 Bit        Muxes := 2     
	  22 Input      8 Bit        Muxes := 1     
	  44 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 18    
Module i2cmaster 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module COUNTER_RISING__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module xpm_memory_base__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FF_FE 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module d_latch__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FF_SR 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PULSE_GENERATOR 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module xpm_memory_base__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module COUNTER_RISING 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module spi_timing_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module spi32bit_master_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module init_clock_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  25 Input     32 Bit        Muxes := 3     
	  27 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  25 Input      1 Bit        Muxes := 9     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design TOP_Digital has port CK_SPI_NSYNC driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port LEMO01_dir driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port LEMO23_dir driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port LEMO45_dir driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port LEMO67_dir driven by constant 1
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_MOSI driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_SLOAD driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_RESETB driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_B_SELECT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_MOSI driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_SLOAD driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_RESETB driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_C_SELECT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_MOSI driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_SLOAD driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_RESETB driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port PETIROC_D_SELECT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port A_TRIG_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_TRIG_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_TRIG_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port A_START_CONV driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_START_CONV driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_START_CONV driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_START_CONV driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port A_HOLD_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_HOLD_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_HOLD_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_HOLD_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port A_STARTB_ADC_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_STARTB_ADC_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_STARTB_ADC_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_STARTB_ADC_EXT driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_ANALOG_DIN driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_ANALOG_DIN driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_ANALOG_DIN driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port B_ANALOG_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port C_ANALOG_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port D_ANALOG_CLK driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital has port SMADC_1_PD driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (USBInterfacei_0/\INT_c_tot_RD_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (USBInterfacei_0/\INT_FLASH_CNTR_WR_reg[0] )
INFO: [Synth 8-5545] ROM "waittime" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "edge" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "iECLK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EEPROM_SM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dummytime" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "EEPROM_SM" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "startupsm_eeprom" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element HZcounter_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/security.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element trialCOUNTER_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/security.vhd:177]
INFO: [Synth 8-5545] ROM "WD_Counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "int_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SEC_SYS/\EEPROM_CMD_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SEC_SYS/Inst_spi93lc56_16bit/\WRITEWORD_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SEC_SYS/Inst_spi93lc56_16bit/\WRITEWORD_reg[0] )
WARNING: [Synth 8-3332] Sequential element (WRITEWORD_reg[0]) is unused and will be removed from module spi93lc56_16bit.
WARNING: [Synth 8-3332] Sequential element (HZcounter_reg[20]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (HZcounter_reg[21]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (HZcounter_reg[22]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (HZcounter_reg[23]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (HZcounter_reg[24]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (HZcounter_reg[25]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (HZcounter_reg[26]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (HZcounter_reg[27]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[351]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[350]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[349]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[348]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[347]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[346]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[345]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[344]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[343]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[342]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[341]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[340]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[339]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[338]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[337]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[336]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[335]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[334]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[333]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[332]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[331]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[330]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[329]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[328]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[327]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[326]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[325]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[324]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[323]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[322]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[321]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[320]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[319]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[318]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[317]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[316]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[315]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[314]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[313]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[312]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[311]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[310]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[309]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[308]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[307]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[306]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[305]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[304]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[303]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[302]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[301]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[300]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[299]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[298]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[297]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[296]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[295]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[294]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[293]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[292]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[291]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[290]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[289]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[288]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[287]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[286]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[285]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[284]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[283]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[282]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[281]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[280]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[279]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[278]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[277]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[276]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[275]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[274]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[273]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[272]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[271]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[270]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[269]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[268]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[267]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[266]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[265]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[264]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[263]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[262]) is unused and will be removed from module security.
WARNING: [Synth 8-3332] Sequential element (EEPROM_SHA_reg[261]) is unused and will be removed from module security.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "word_probe" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "error_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "left_locked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sm_df" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bit_locked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'AF_A6/sstart_bitsleep_reg' (FD) to 'AF_A7/sstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_A6/ssstart_bitsleep_reg' (FD) to 'AF_A7/ssstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_B6/sstart_bitsleep_reg' (FD) to 'AF_A7/sstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_B6/ssstart_bitsleep_reg' (FD) to 'AF_A7/ssstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_B7/sstart_bitsleep_reg' (FD) to 'AF_A7/sstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_B7/ssstart_bitsleep_reg' (FD) to 'AF_A7/ssstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_A7/sstart_bitsleep_reg' (FD) to 'AF_A5/sstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_A7/ssstart_bitsleep_reg' (FD) to 'AF_A5/ssstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_A4/sstart_bitsleep_reg' (FD) to 'AF_A5/sstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_A4/ssstart_bitsleep_reg' (FD) to 'AF_A5/ssstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_B4/sstart_bitsleep_reg' (FD) to 'AF_A5/sstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_B4/ssstart_bitsleep_reg' (FD) to 'AF_A5/ssstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_A5/sstart_bitsleep_reg' (FD) to 'AF_A3/sstart_bitsleep_reg'
INFO: [Synth 8-3886] merging instance 'AF_A5/ssstart_bitsleep_reg' (FD) to 'AF_A3/ssstart_bitsleep_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'aaprog.SMADC_CS_reg' and it is trimmed from '4' to '1' bits. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:226]
INFO: [Synth 8-5545] ROM "delay_end" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "WATCH_DOG" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SMADCnew" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element aaprog.SMID_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:374]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\aaprog.SMADCnew_reg[2] )
INFO: [Synth 8-3886] merging instance 'aaprog.SMADCwordwrite_reg[23]' (FDE) to 'aaprog.SMADCwordwrite_reg[8]'
INFO: [Synth 8-3886] merging instance 'aaprog.SMADCwordwrite_reg[20]' (FDE) to 'aaprog.SMADCwordwrite_reg[8]'
INFO: [Synth 8-3886] merging instance 'aaprog.SMADCwordwrite_reg[19]' (FDE) to 'aaprog.SMADCwordwrite_reg[7]'
INFO: [Synth 8-3886] merging instance 'aaprog.SMADCwordwrite_reg[9]' (FDE) to 'aaprog.SMADCwordwrite_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\aaprog.SMADCwordwrite_reg[8] )
INFO: [Synth 8-3886] merging instance 'aaprog.SMADCwordwrite_reg[6]' (FDE) to 'aaprog.SMADCwordwrite_reg[5]'
INFO: [Synth 8-3886] merging instance 'aaprog.SMADCwordwrite_reg[4]' (FDE) to 'aaprog.SMADCwordwrite_reg[1]'
INFO: [Synth 8-3886] merging instance 'aaprog.SMADCwordwrite_reg[2]' (FDE) to 'aaprog.SMADCwordwrite_reg[1]'
INFO: [Synth 8-3886] merging instance 'aaprog.SMADC_CS_CTRL_reg[1]' (FDE) to 'aaprog.SMADC_CS_CTRL_reg[0]'
INFO: [Synth 8-3886] merging instance 'aaprog.SMADC_CS_CTRL_reg[3]' (FDE) to 'aaprog.SMADC_CS_CTRL_reg[0]'
INFO: [Synth 8-3886] merging instance 'CH7_reg[14]' (FD) to 'CH6_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH7_reg[15]' (FD) to 'CH6_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH6_reg[14]' (FD) to 'CH6_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH6_reg[15]' (FD) to 'CH4_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH5_reg[14]' (FD) to 'CH4_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH5_reg[15]' (FD) to 'CH4_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH4_reg[14]' (FD) to 'CH4_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH4_reg[15]' (FD) to 'CH2_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH3_reg[14]' (FD) to 'CH2_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH3_reg[15]' (FD) to 'CH2_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH2_reg[14]' (FD) to 'CH2_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH2_reg[15]' (FD) to 'CH0_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH1_reg[14]' (FD) to 'CH0_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH1_reg[15]' (FD) to 'CH0_reg[15]'
INFO: [Synth 8-3886] merging instance 'CH0_reg[14]' (FD) to 'CH0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CH0_reg[15] )
INFO: [Synth 8-3886] merging instance 'aaprog.SMADCwordwrite_reg[14]' (FDE) to 'aaprog.SMADCwordwrite_reg[11]'
INFO: [Synth 8-3886] merging instance 'aaprog.SMADCwordwrite_reg[12]' (FDE) to 'aaprog.SMADCwordwrite_reg[11]'
WARNING: [Synth 8-6014] Unused sequential element clk_cnt_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element tx_bit_cnt_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:497]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_cnt_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/flash_prog.vhd:581]
WARNING: [Synth 8-6014] Unused sequential element delayStartup_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocSlowControl.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1811]
WARNING: [Synth 8-6014] Unused sequential element U81/ANALOG_READOUT.S_CHID_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element U81/ANALOG_READOUT.S_ENERGY_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:248]
WARNING: [Synth 8-6014] Unused sequential element U81/ANALOG_READOUT.S_HIT_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:249]
WARNING: [Synth 8-6014] Unused sequential element U81/ANALOG_READOUT.S_DV_reg was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:179]
WARNING: [Synth 8-6014] Unused sequential element U81/ANALOG_READOUT.BUFFER_DATA_reg[0] was removed.  [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/pcores/PetirocAnalogReadout.vhd:244]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[25] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[24] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[23] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[22] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[21] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[20] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[19] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[18] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[17] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[16] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[15] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[14] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[13] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_STATUS[12] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_VALID_WORDS[31] driven by constant 0
WARNING: [Synth 8-3917] design TOP_Digital__GCB0 has port READ_VALID_WORDS[30] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/iPULSEWIDTH_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/iPULSEWIDTH_reg[1] )
INFO: [Synth 8-3886] merging instance 'U80/U10/iDELAY_reg[0]' (FDE) to 'U80/U10/iDELAY_reg[2]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iGATE_reg[2]' (FDE) to 'U80/U10/iGATE_reg[1]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iGATE_reg[1]' (FDE) to 'U80/U10/iGATE_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U80/U10/iGATE_reg[0] )
INFO: [Synth 8-3886] merging instance 'U80/U10/iDELAY_reg[10]' (FDE) to 'U80/U10/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iDELAY_reg[11]' (FDE) to 'U80/U10/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iDELAY_reg[12]' (FDE) to 'U80/U10/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iDELAY_reg[13]' (FDE) to 'U80/U10/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iDELAY_reg[14]' (FDE) to 'U80/U10/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iDELAY_reg[15]' (FDE) to 'U80/U10/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iGATE_reg[3]' (FDE) to 'U80/U10/iGATE_reg[4]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iGATE_reg[4]' (FDE) to 'U80/U10/iGATE_reg[5]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iGATE_reg[5]' (FDE) to 'U80/U10/iGATE_reg[6]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iGATE_reg[6]' (FDE) to 'U80/U10/iGATE_reg[7]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iGATE_reg[7]' (FDE) to 'U80/U10/iGATE_reg[8]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iGATE_reg[8]' (FDE) to 'U80/U10/iGATE_reg[9]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iGATE_reg[9]' (FDE) to 'U80/U10/iGATE_reg[10]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iGATE_reg[10]' (FDE) to 'U80/U10/iGATE_reg[11]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iGATE_reg[11]' (FDE) to 'U80/U10/iGATE_reg[12]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iGATE_reg[12]' (FDE) to 'U80/U10/iGATE_reg[13]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iGATE_reg[13]' (FDE) to 'U80/U10/iGATE_reg[14]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iGATE_reg[14]' (FDE) to 'U80/U10/iGATE_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U10/iGATE_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U42/\ilSTART_MON_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U42/\ilSTART_CFG_reg[0] )
INFO: [Synth 8-3886] merging instance 'U80/U10/iDELAY_reg[1]' (FDE) to 'U80/U10/iDELAY_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U80/U10/iDELAY_reg[2] )
INFO: [Synth 8-3886] merging instance 'U80/U10/iDELAY_reg[3]' (FDE) to 'U80/U10/iDELAY_reg[4]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iDELAY_reg[4]' (FDE) to 'U80/U10/iDELAY_reg[5]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iDELAY_reg[5]' (FDE) to 'U80/U10/iDELAY_reg[6]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iDELAY_reg[6]' (FDE) to 'U80/U10/iDELAY_reg[7]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iDELAY_reg[7]' (FDE) to 'U80/U10/iDELAY_reg[8]'
INFO: [Synth 8-3886] merging instance 'U80/U10/iDELAY_reg[8]' (FDE) to 'U80/U10/iDELAY_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U10/iDELAY_reg[9] )
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[19]' (FDE) to 'FC/SM_erase_sector_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[18]' (FDE) to 'FC/SM_erase_sector_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[17]' (FDE) to 'FC/SM_erase_sector_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[23]' (FDE) to 'FC/SM_erase_sector_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[22]' (FDE) to 'FC/SM_erase_sector_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[21]' (FDE) to 'FC/SM_erase_sector_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[20]' (FDE) to 'FC/SM_erase_sector_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[29]' (FDE) to 'FC/SM_erase_sector_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[28]' (FDE) to 'FC/SM_erase_sector_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[31]' (FDE) to 'FC/SM_erase_sector_reg[30]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[30]' (FDE) to 'FC/SM_erase_sector_reg[27]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[25]' (FDE) to 'FC/SM_erase_sector_reg[27]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[24]' (FDE) to 'FC/SM_erase_sector_reg[27]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[27]' (FDE) to 'FC/SM_erase_sector_reg[26]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[26]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[5]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[3]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[4]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[9]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[8]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[7]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[6]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[14]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[13]' (FDE) to 'FC/SM_erase_sector_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[16]' (FDE) to 'FC/SM_erase_sector_reg[15]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[15]' (FDE) to 'FC/SM_erase_sector_reg[12]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[12]' (FDE) to 'FC/SM_erase_sector_reg[11]'
INFO: [Synth 8-3886] merging instance 'FC/SM_erase_sector_reg[11]' (FDE) to 'FC/SM_erase_sector_reg[10]'
INFO: [Synth 8-3886] merging instance 'FC/SM_enable_write_reg[19]' (FDE) to 'FC/SM_enable_write_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_enable_write_reg[18]' (FDE) to 'FC/SM_enable_write_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_enable_write_reg[17]' (FDE) to 'FC/SM_enable_write_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC/SM_enable_write_reg[23]' (FDE) to 'FC/SM_enable_write_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FC/SM_enable_write_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FC/RG_payload_len_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FC/RG_payload_len_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FC/RG_payload_len_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FC/RG_payload_len_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FC/RG_payload_len_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FC/RG_payload_len_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FC/RG_payload_len_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\FC/RG_payload_len_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/oPULSEWIDTH_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/oPULSEWIDTH_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/oPULSEWIDTH_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U2/oPULSEWIDTH_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/oPULSEWIDTH_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/oPULSEWIDTH_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/oPULSEWIDTH_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/oPULSEWIDTH_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/oPULSEWIDTH_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/oPULSEWIDTH_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/oPULSEWIDTH_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/oPULSEWIDTH_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/oPULSEWIDTH_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/oPULSEWIDTH_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U80/U1/oPULSEWIDTH_reg[13] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:39 ; elapsed = 00:03:28 . Memory (MB): peak = 892.074 ; gain = 632.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |ft600_fifo245_core__GC0    |           1|      5082|
|2     |ft600_fifo245_wrapper__GC0 |           1|      3321|
|3     |ADC_REC_1__GC0             |           1|        56|
|4     |adc_interface__GC0         |           1|      7258|
|5     |adcs_top__GC0              |           1|      1393|
|6     |TOP_Digital__GCB0          |           1|     10250|
|7     |TOP_Digital__GCB1          |           1|      5734|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out1' to pin 'dcm_ref/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out2' to pin 'dcm_ref/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out3' to pin 'dcm_ref/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out4' to pin 'dcm_ref/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out5' to pin 'dcm_ref/bbstub_clk_out5/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_top/clk_out1' to pin 'dcm_top/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'dcm_top/clk_in1' to 'i_28/U0/COUNTER_REGISTER_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_top/clk_out2' to pin 'dcm_top/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'dcm_top/clk_in1' to 'i_28/U0/COUNTER_REGISTER_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_top/clk_out3' to pin 'dcm_top/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'dcm_top/clk_in1' to 'i_28/U0/COUNTER_REGISTER_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_top/clk_out4' to pin 'dcm_top/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'dcm_top/clk_in1' to 'i_28/U0/COUNTER_REGISTER_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_top/clk_out5' to pin 'dcm_top/bbstub_clk_out5/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'dcm_top/clk_in1' to 'i_28/U0/COUNTER_REGISTER_reg[0]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'FASTCLOCKGEN/clk_100' to pin 'FASTCLOCKGEN/bbstub_clk_100/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'FASTCLOCKGEN/clk_in1' to 'i_5/CLK_80[0]'
INFO: [Synth 8-5578] Moved timing constraint from pin 'FASTCLOCKGEN/clk_200' to pin 'FASTCLOCKGEN/bbstub_clk_200/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'FASTCLOCKGEN/clk_in1' to 'i_5/CLK_80[0]'
INFO: [Synth 8-5578] Moved timing constraint from pin 'FASTCLOCKGEN/clk_250' to pin 'FASTCLOCKGEN/bbstub_clk_250/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'FASTCLOCKGEN/clk_in1' to 'i_5/CLK_80[0]'
INFO: [Synth 8-5578] Moved timing constraint from pin 'FASTCLOCKGEN/clk_250_90' to pin 'FASTCLOCKGEN/bbstub_clk_250_90/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'FASTCLOCKGEN/clk_in1' to 'i_5/CLK_80[0]'
INFO: [Synth 8-5578] Moved timing constraint from pin 'FASTCLOCKGEN/clk_500' to pin 'FASTCLOCKGEN/bbstub_clk_500/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'FASTCLOCKGEN/clk_in1' to 'i_5/CLK_80[0]'
INFO: [Synth 8-5578] Moved timing constraint from pin 'FASTCLOCKGEN/clk_500_90' to pin 'FASTCLOCKGEN/bbstub_clk_500_90/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'FASTCLOCKGEN/clk_in1' to 'i_5/CLK_80[0]'
INFO: [Synth 8-5819] Moved 18 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:56 ; elapsed = 00:03:45 . Memory (MB): peak = 1035.031 ; gain = 775.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'adcsi_6' in module 'TOP_Digital' to reference 'TOP_Digital_GT2' which has no pins
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:06 ; elapsed = 00:03:54 . Memory (MB): peak = 1048.035 ; gain = 788.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |ft600_fifo245_core__GC0    |           1|      5076|
|2     |ft600_fifo245_wrapper__GC0 |           1|      3185|
|3     |TOP_Digital__GCB0          |           1|     10172|
|4     |TOP_Digital__GCB1          |           1|      5734|
|5     |TOP_Digital_GT1            |           1|        14|
|6     |TOP_Digital_GT0            |           1|      8304|
|7     |TOP_Digital_GT1__1         |           1|         1|
|8     |TOP_Digital_GT2__1         |           1|        14|
|9     |TOP_Digital_GT3            |           1|        14|
|10    |TOP_Digital_GT4            |           1|        14|
|11    |TOP_Digital_GT5            |           1|        14|
|12    |TOP_Digital_GT6            |           1|        14|
|13    |TOP_Digital_GT7            |           1|        14|
|14    |TOP_Digital_GT8            |           1|        14|
|15    |TOP_Digital_GT9            |           1|        14|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'adcsi_6' in module 'TOP_Digital' to reference 'TOP_Digital__GC' which has no pins
INFO: [Synth 8-4480] The timing for the instance i_4/U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:29 ; elapsed = 00:04:32 . Memory (MB): peak = 1048.078 ; gain = 788.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |TOP_Digital__GCB0 |           1|      6432|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U79/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin adcs/adc_interface1/ADC_F_1_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:35 ; elapsed = 00:04:41 . Memory (MB): peak = 1048.078 ; gain = 788.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:35 ; elapsed = 00:04:41 . Memory (MB): peak = 1048.078 ; gain = 788.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:38 ; elapsed = 00:04:44 . Memory (MB): peak = 1048.078 ; gain = 788.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:38 ; elapsed = 00:04:44 . Memory (MB): peak = 1048.078 ; gain = 788.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:39 ; elapsed = 00:04:45 . Memory (MB): peak = 1048.078 ; gain = 788.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:39 ; elapsed = 00:04:45 . Memory (MB): peak = 1048.078 ; gain = 788.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xpm_fifo_base | xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/d_out_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|TOP_Digital   | U81/ANALOG_READOUT.filterMem_reg[31][15]                                          | 31     | 16    | NO           | NO                 | YES               | 0      | 16      | 
+--------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |TestBram         |         1|
|2     |DTClockGenerator |         1|
|3     |fast_clock       |         1|
|4     |FlashPageMemory  |         1|
|5     |FTDI_FIFO_AW     |         1|
|6     |FTDI_FIFOs       |         1|
|7     |clk_wiz_0        |         1|
|8     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |DTClockGenerator_bbox_0 |     1|
|2     |FTDI_FIFO_AW_bbox_2     |     1|
|3     |FTDI_FIFOs_bbox_3       |     1|
|4     |FlashPageMemory_bbox_7  |     1|
|5     |TestBram_bbox_4         |     1|
|6     |clk_wiz_0_bbox_5        |     1|
|7     |fast_clock_bbox_1       |     1|
|8     |fifo_generator_0_bbox_6 |     1|
|9     |BUFG                    |     4|
|10    |BUFIO                   |     1|
|11    |BUFR                    |     1|
|12    |BUFR_1                  |     1|
|13    |CARRY4                  |   740|
|14    |DNA_PORT                |     1|
|15    |IDELAYCTRL              |     1|
|16    |IDELAYE2                |     1|
|17    |IDELAYE2_1              |    17|
|18    |ISERDESE2               |    17|
|19    |ISERDESE2_1             |    17|
|20    |LUT1                    |  1869|
|21    |LUT2                    |  1080|
|22    |LUT3                    |  1152|
|23    |LUT4                    |  1054|
|24    |LUT5                    |   966|
|25    |LUT6                    |  1586|
|26    |MUXF7                   |   101|
|27    |MUXF8                   |    36|
|28    |RAMB18E1_1              |     7|
|29    |RAMB36E1                |     1|
|30    |SRL16E                  |     1|
|31    |SRLC32E                 |    16|
|32    |STARTUPE2               |     1|
|33    |FDCE                    |   474|
|34    |FDPE                    |    27|
|35    |FDRE                    |  9225|
|36    |FDSE                    |   249|
|37    |LDC                     |     8|
|38    |IBUF                    |    38|
|39    |IBUFDS                  |    24|
|40    |IOBUF                   |    45|
|41    |OBUF                    |    71|
|42    |OBUFDS                  |     8|
|43    |OBUFT                   |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------------------+------+
|      |Instance                                     |Module                                          |Cells |
+------+---------------------------------------------+------------------------------------------------+------+
|1     |top                                          |                                                | 19156|
|2     |  xpm_cdc_single_inst                        |xpm_cdc_single                                  |     5|
|3     |  CDCE0                                      |init_clock_gen                                  |   367|
|4     |    SPI_MASTER_CLKGEN                        |spi32bit_master_write                           |    88|
|5     |      Inst_spi_timing_module                 |spi_timing_module                               |     7|
|6     |  FC                                         |FlashController                                 |   762|
|7     |    Inst_spi_ctrl                            |spi_ctrl                                        |   289|
|8     |  U0                                         |COUNTER_RISING                                  |    44|
|9     |  U15                                        |PULSE_GENERATOR                                 |   146|
|10    |  U28                                        |FF_SR                                           |     1|
|11    |  U33                                        |SW_GATE_AND_DELAY__xdcDup__1                    |    92|
|12    |    xpm_memory_sdpram_inst                   |xpm_memory_sdpram__11                           |     1|
|13    |      xpm_memory_base_inst                   |xpm_memory_base__11                             |     1|
|14    |  U34                                        |SW_GATE_AND_DELAY__xdcDup__2                    |    93|
|15    |    xpm_memory_sdpram_inst                   |xpm_memory_sdpram__12                           |     1|
|16    |      xpm_memory_base_inst                   |xpm_memory_base__12                             |     1|
|17    |  U42                                        |PetirocSlowControl                              |  2271|
|18    |  U43                                        |SUBPAGE_Timer64                                 |    89|
|19    |    U0                                       |COUNTER_RISING_26                               |    44|
|20    |    U1                                       |CHRONO_ENABLE                                   |    45|
|21    |  U44                                        |COUNTER_RISING_0                                |    44|
|22    |  U47                                        |i2cmaster                                       |   230|
|23    |    IICCORE                                  |i2c_master_v01                                  |   209|
|24    |  U5                                         |SW_GATE_AND_DELAY__xdcDup__3                    |    91|
|25    |    xpm_memory_sdpram_inst                   |xpm_memory_sdpram__8                            |     1|
|26    |      xpm_memory_base_inst                   |xpm_memory_base__8                              |     1|
|27    |  U51                                        |SW_GATE_AND_DELAY__xdcDup__4                    |   119|
|28    |    xpm_memory_sdpram_inst                   |xpm_memory_sdpram                               |     1|
|29    |      xpm_memory_base_inst                   |xpm_memory_base                                 |     1|
|30    |  U56                                        |MCRateMeter                                     |  2083|
|31    |    \CPS_GENERATE[0].SYNC_WORD_CPS           |xpm_cdc_array_single__parameterized0__xdcDup__1 |   160|
|32    |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__199             |     5|
|33    |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__200             |     5|
|34    |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__201             |     5|
|35    |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__202             |     5|
|36    |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__203             |     5|
|37    |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__204             |     5|
|38    |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__205             |     5|
|39    |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__206             |     5|
|40    |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__207             |     5|
|41    |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__208             |     5|
|42    |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__209             |     5|
|43    |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__210             |     5|
|44    |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__211             |     5|
|45    |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__212             |     5|
|46    |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__213             |     5|
|47    |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__214             |     5|
|48    |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__215             |     5|
|49    |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__216             |     5|
|50    |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__217             |     5|
|51    |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__218             |     5|
|52    |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__219             |     5|
|53    |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__220             |     5|
|54    |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__221             |     5|
|55    |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__222             |     5|
|56    |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__223             |     5|
|57    |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__224             |     5|
|58    |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__225             |     5|
|59    |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__226             |     5|
|60    |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__227             |     5|
|61    |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__228             |     5|
|62    |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__229             |     5|
|63    |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2                  |     5|
|64    |    \CPS_GENERATE[0].SYNC_WORD_TCNTR         |xpm_cdc_array_single__parameterized1__xdcDup__1 |    96|
|65    |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__133             |     3|
|66    |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__134             |     3|
|67    |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__135             |     3|
|68    |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__136             |     3|
|69    |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__137             |     3|
|70    |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__138             |     3|
|71    |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__139             |     3|
|72    |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__140             |     3|
|73    |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__141             |     3|
|74    |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__142             |     3|
|75    |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__143             |     3|
|76    |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__144             |     3|
|77    |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__145             |     3|
|78    |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__146             |     3|
|79    |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__147             |     3|
|80    |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__148             |     3|
|81    |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__149             |     3|
|82    |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__150             |     3|
|83    |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__151             |     3|
|84    |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__152             |     3|
|85    |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__153             |     3|
|86    |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__154             |     3|
|87    |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__155             |     3|
|88    |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__156             |     3|
|89    |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__157             |     3|
|90    |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__158             |     3|
|91    |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__159             |     3|
|92    |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__160             |     3|
|93    |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__161             |     3|
|94    |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__162             |     3|
|95    |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__163             |     3|
|96    |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3                  |     3|
|97    |    \CPS_GENERATE[1].SYNC_WORD_CPS           |xpm_cdc_array_single__parameterized0__xdcDup__2 |   160|
|98    |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__167             |     5|
|99    |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__168             |     5|
|100   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__169             |     5|
|101   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__170             |     5|
|102   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__171             |     5|
|103   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__172             |     5|
|104   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__173             |     5|
|105   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__174             |     5|
|106   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__175             |     5|
|107   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__176             |     5|
|108   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__177             |     5|
|109   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__178             |     5|
|110   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__179             |     5|
|111   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__180             |     5|
|112   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__181             |     5|
|113   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__182             |     5|
|114   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__183             |     5|
|115   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__184             |     5|
|116   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__185             |     5|
|117   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__186             |     5|
|118   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__187             |     5|
|119   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__188             |     5|
|120   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__189             |     5|
|121   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__190             |     5|
|122   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__191             |     5|
|123   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__192             |     5|
|124   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__193             |     5|
|125   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__194             |     5|
|126   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__195             |     5|
|127   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__196             |     5|
|128   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__197             |     5|
|129   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__198             |     5|
|130   |    \CPS_GENERATE[1].SYNC_WORD_TCNTR         |xpm_cdc_array_single__parameterized1__xdcDup__2 |    96|
|131   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__101             |     3|
|132   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__102             |     3|
|133   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__103             |     3|
|134   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__104             |     3|
|135   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__105             |     3|
|136   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__106             |     3|
|137   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__107             |     3|
|138   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__108             |     3|
|139   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__109             |     3|
|140   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__110             |     3|
|141   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__111             |     3|
|142   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__112             |     3|
|143   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__113             |     3|
|144   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__114             |     3|
|145   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__115             |     3|
|146   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__116             |     3|
|147   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__117             |     3|
|148   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__118             |     3|
|149   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__119             |     3|
|150   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__120             |     3|
|151   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__121             |     3|
|152   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__122             |     3|
|153   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__123             |     3|
|154   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__124             |     3|
|155   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__125             |     3|
|156   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__126             |     3|
|157   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__127             |     3|
|158   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__128             |     3|
|159   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__129             |     3|
|160   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__130             |     3|
|161   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__131             |     3|
|162   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__132             |     3|
|163   |    \CPS_GENERATE[2].SYNC_WORD_CPS           |xpm_cdc_array_single__parameterized0__xdcDup__3 |   160|
|164   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__135             |     5|
|165   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__136             |     5|
|166   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__137             |     5|
|167   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__138             |     5|
|168   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__139             |     5|
|169   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__140             |     5|
|170   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__141             |     5|
|171   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__142             |     5|
|172   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__143             |     5|
|173   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__144             |     5|
|174   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__145             |     5|
|175   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__146             |     5|
|176   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__147             |     5|
|177   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__148             |     5|
|178   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__149             |     5|
|179   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__150             |     5|
|180   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__151             |     5|
|181   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__152             |     5|
|182   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__153             |     5|
|183   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__154             |     5|
|184   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__155             |     5|
|185   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__156             |     5|
|186   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__157             |     5|
|187   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__158             |     5|
|188   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__159             |     5|
|189   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__160             |     5|
|190   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__161             |     5|
|191   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__162             |     5|
|192   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__163             |     5|
|193   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__164             |     5|
|194   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__165             |     5|
|195   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__166             |     5|
|196   |    \CPS_GENERATE[2].SYNC_WORD_TCNTR         |xpm_cdc_array_single__parameterized1__xdcDup__3 |    96|
|197   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__69              |     3|
|198   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__70              |     3|
|199   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__71              |     3|
|200   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__72              |     3|
|201   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__73              |     3|
|202   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__74              |     3|
|203   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__75              |     3|
|204   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__76              |     3|
|205   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__77              |     3|
|206   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__78              |     3|
|207   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__79              |     3|
|208   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__80              |     3|
|209   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__81              |     3|
|210   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__82              |     3|
|211   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__83              |     3|
|212   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__84              |     3|
|213   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__85              |     3|
|214   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__86              |     3|
|215   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__87              |     3|
|216   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__88              |     3|
|217   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__89              |     3|
|218   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__90              |     3|
|219   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__91              |     3|
|220   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__92              |     3|
|221   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__93              |     3|
|222   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__94              |     3|
|223   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__95              |     3|
|224   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__96              |     3|
|225   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__97              |     3|
|226   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__98              |     3|
|227   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__99              |     3|
|228   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__100             |     3|
|229   |    \CPS_GENERATE[3].SYNC_WORD_CPS           |xpm_cdc_array_single__parameterized0__xdcDup__4 |   160|
|230   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__103             |     5|
|231   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__104             |     5|
|232   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__105             |     5|
|233   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__106             |     5|
|234   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__107             |     5|
|235   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__108             |     5|
|236   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__109             |     5|
|237   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__110             |     5|
|238   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__111             |     5|
|239   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__112             |     5|
|240   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__113             |     5|
|241   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__114             |     5|
|242   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__115             |     5|
|243   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__116             |     5|
|244   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__117             |     5|
|245   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__118             |     5|
|246   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__119             |     5|
|247   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__120             |     5|
|248   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__121             |     5|
|249   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__122             |     5|
|250   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__123             |     5|
|251   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__124             |     5|
|252   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__125             |     5|
|253   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__126             |     5|
|254   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__127             |     5|
|255   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__128             |     5|
|256   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__129             |     5|
|257   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__130             |     5|
|258   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__131             |     5|
|259   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__132             |     5|
|260   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__133             |     5|
|261   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__134             |     5|
|262   |    \CPS_GENERATE[3].SYNC_WORD_TCNTR         |xpm_cdc_array_single__parameterized1__xdcDup__4 |    96|
|263   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__37              |     3|
|264   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__38              |     3|
|265   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__39              |     3|
|266   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__40              |     3|
|267   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__41              |     3|
|268   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__42              |     3|
|269   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__43              |     3|
|270   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__44              |     3|
|271   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__45              |     3|
|272   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__46              |     3|
|273   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__47              |     3|
|274   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__48              |     3|
|275   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__49              |     3|
|276   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__50              |     3|
|277   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__51              |     3|
|278   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__52              |     3|
|279   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__53              |     3|
|280   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__54              |     3|
|281   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__55              |     3|
|282   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__56              |     3|
|283   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__57              |     3|
|284   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__58              |     3|
|285   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__59              |     3|
|286   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__60              |     3|
|287   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__61              |     3|
|288   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__62              |     3|
|289   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__63              |     3|
|290   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__64              |     3|
|291   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__65              |     3|
|292   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__66              |     3|
|293   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__67              |     3|
|294   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__68              |     3|
|295   |    \CPS_GENERATE[4].SYNC_WORD_CPS           |xpm_cdc_array_single__parameterized0__xdcDup__5 |   160|
|296   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__71              |     5|
|297   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__72              |     5|
|298   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__73              |     5|
|299   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__74              |     5|
|300   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__75              |     5|
|301   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__76              |     5|
|302   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__77              |     5|
|303   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__78              |     5|
|304   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__79              |     5|
|305   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__80              |     5|
|306   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__81              |     5|
|307   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__82              |     5|
|308   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__83              |     5|
|309   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__84              |     5|
|310   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__85              |     5|
|311   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__86              |     5|
|312   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__87              |     5|
|313   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__88              |     5|
|314   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__89              |     5|
|315   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__90              |     5|
|316   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__91              |     5|
|317   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__92              |     5|
|318   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__93              |     5|
|319   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__94              |     5|
|320   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__95              |     5|
|321   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__96              |     5|
|322   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__97              |     5|
|323   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__98              |     5|
|324   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__99              |     5|
|325   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__100             |     5|
|326   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__101             |     5|
|327   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__102             |     5|
|328   |    \CPS_GENERATE[4].SYNC_WORD_TCNTR         |xpm_cdc_array_single__parameterized1            |    96|
|329   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__5               |     3|
|330   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__6               |     3|
|331   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__7               |     3|
|332   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__8               |     3|
|333   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__9               |     3|
|334   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__10              |     3|
|335   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__11              |     3|
|336   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__12              |     3|
|337   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__13              |     3|
|338   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized3__14              |     3|
|339   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__15              |     3|
|340   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__16              |     3|
|341   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__17              |     3|
|342   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__18              |     3|
|343   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__19              |     3|
|344   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__20              |     3|
|345   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__21              |     3|
|346   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__22              |     3|
|347   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__23              |     3|
|348   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__24              |     3|
|349   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__25              |     3|
|350   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__26              |     3|
|351   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__27              |     3|
|352   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__28              |     3|
|353   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__29              |     3|
|354   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__30              |     3|
|355   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__31              |     3|
|356   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__32              |     3|
|357   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__33              |     3|
|358   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__34              |     3|
|359   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__35              |     3|
|360   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized3__36              |     3|
|361   |  U60                                        |EDGE_DETECTOR_FE                                |   118|
|362   |  U79                                        |U79_custompacket                                |  1069|
|363   |    xpm_RunTimer                             |xpm_cdc_array_single__parameterized0            |   160|
|364   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__39              |     5|
|365   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__40              |     5|
|366   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__41              |     5|
|367   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__42              |     5|
|368   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__43              |     5|
|369   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__44              |     5|
|370   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__45              |     5|
|371   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__46              |     5|
|372   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__47              |     5|
|373   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__48              |     5|
|374   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__49              |     5|
|375   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__50              |     5|
|376   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__51              |     5|
|377   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__52              |     5|
|378   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__53              |     5|
|379   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__54              |     5|
|380   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__55              |     5|
|381   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__56              |     5|
|382   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__57              |     5|
|383   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__58              |     5|
|384   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__59              |     5|
|385   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__60              |     5|
|386   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__61              |     5|
|387   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__62              |     5|
|388   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__63              |     5|
|389   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__64              |     5|
|390   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__65              |     5|
|391   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__66              |     5|
|392   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__67              |     5|
|393   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__68              |     5|
|394   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__69              |     5|
|395   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__70              |     5|
|396   |    xpm_GlobalCounter                        |xpm_cdc_array_single__parameterized0__xdcDup__6 |   160|
|397   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__7               |     5|
|398   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__8               |     5|
|399   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__9               |     5|
|400   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__10              |     5|
|401   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__11              |     5|
|402   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__12              |     5|
|403   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__13              |     5|
|404   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__14              |     5|
|405   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__15              |     5|
|406   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__16              |     5|
|407   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__17              |     5|
|408   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__18              |     5|
|409   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__19              |     5|
|410   |      \single_array[13].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__20              |     5|
|411   |      \single_array[14].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__21              |     5|
|412   |      \single_array[15].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__22              |     5|
|413   |      \single_array[16].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__23              |     5|
|414   |      \single_array[17].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__24              |     5|
|415   |      \single_array[18].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__25              |     5|
|416   |      \single_array[19].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__26              |     5|
|417   |      \single_array[20].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__27              |     5|
|418   |      \single_array[21].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__28              |     5|
|419   |      \single_array[22].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__29              |     5|
|420   |      \single_array[23].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__30              |     5|
|421   |      \single_array[24].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__31              |     5|
|422   |      \single_array[25].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__32              |     5|
|423   |      \single_array[26].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__33              |     5|
|424   |      \single_array[27].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__34              |     5|
|425   |      \single_array[28].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__35              |     5|
|426   |      \single_array[29].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__36              |     5|
|427   |      \single_array[30].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__37              |     5|
|428   |      \single_array[31].xpm_cdc_single_inst  |xpm_cdc_single__parameterized2__38              |     5|
|429   |    xpm_fifo_async_inst                      |xpm_fifo_async                                  |   514|
|430   |      \gnuram_async_fifo.xpm_fifo_base_inst  |xpm_fifo_base                                   |   510|
|431   |        \gen_sdpram.xpm_memory_base_inst     |xpm_memory_base__parameterized0                 |     2|
|432   |        \gen_cdc_pntr.wr_pntr_cdc_inst       |xpm_cdc_gray__parameterized0__1                 |    50|
|433   |        \gen_cdc_pntr.wr_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized1__1                 |    56|
|434   |        \gen_cdc_pntr.rd_pntr_cdc_inst       |xpm_cdc_gray__parameterized0                    |    50|
|435   |        \gen_cdc_pntr.rd_pntr_cdc_dc_inst    |xpm_cdc_gray__parameterized1                    |    56|
|436   |        \gen_cdc_pntr.rpw_gray_reg           |xpm_fifo_reg_vec                                |    20|
|437   |        \gen_cdc_pntr.rpw_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0                |    11|
|438   |        \gen_cdc_pntr.wpr_gray_reg           |xpm_fifo_reg_vec_18                             |    13|
|439   |        \gen_cdc_pntr.wpr_gray_reg_dc        |xpm_fifo_reg_vec__parameterized0_19             |    25|
|440   |        rdp_inst                             |xpm_counter_updn                                |    32|
|441   |        rdpp1_inst                           |xpm_counter_updn__parameterized0                |    29|
|442   |        rst_d1_inst                          |xpm_fifo_reg_bit                                |     2|
|443   |        wrp_inst                             |xpm_counter_updn_20                             |    28|
|444   |        wrpp1_inst                           |xpm_counter_updn__parameterized0_21             |    37|
|445   |        wrpp2_inst                           |xpm_counter_updn__parameterized1                |    24|
|446   |        xpm_fifo_rst_inst                    |xpm_fifo_rst                                    |    24|
|447   |          \gen_rst_ic.wrst_rd_inst           |xpm_cdc_sync_rst__1                             |     2|
|448   |          \gen_rst_ic.rrst_wr_inst           |xpm_cdc_sync_rst                                |     2|
|449   |          \gen_rst_ic.rrst_rd_inst           |xpm_reg_pipe_bit__parameterized0                |     4|
|450   |            \gen_pipe_bit[1].pipe_bit_inst   |xpm_fifo_reg_bit_24                             |     1|
|451   |            \gen_pipe_bit[2].pipe_bit_inst   |xpm_fifo_reg_bit_25                             |     3|
|452   |          \gen_rst_ic.wrst_wr_inst           |xpm_reg_pipe_bit                                |     3|
|453   |            \gen_pipe_bit[0].pipe_bit_inst   |xpm_fifo_reg_bit_22                             |     1|
|454   |            \gen_pipe_bit[1].pipe_bit_inst   |xpm_fifo_reg_bit_23                             |     2|
|455   |  U80                                        |SUBPAGE_ToT_And_TS                              |   525|
|456   |    U0                                       |CHRONO_STARTSTOP                                |    48|
|457   |    U1                                       |EDGE_DETECTOR_FE_16                             |   124|
|458   |    U10                                      |SW_GATE_AND_DELAY__xdcDup__5                    |    90|
|459   |      xpm_memory_sdpram_inst                 |xpm_memory_sdpram__7                            |     1|
|460   |        xpm_memory_base_inst                 |xpm_memory_base__7                              |     1|
|461   |    U15                                      |d_latch__parameterized1                         |    64|
|462   |    U17                                      |SYNC_FIX_DELAY                                  |     1|
|463   |    U2                                       |EDGE_DETECTOR_RE                                |   124|
|464   |    U4                                       |d_latch                                         |    65|
|465   |    U9                                       |SYNC_FIX_DELAY_17                               |     1|
|466   |  U81                                        |PetirocAnalogReadout                            |   561|
|467   |  U83                                        |SUBPAGE_MUX64                                   |    64|
|468   |    U0                                       |U0_UserHDL_MULTIPLEX_64                         |    64|
|469   |  U89                                        |FF_FE                                           |     1|
|470   |  U9                                         |TimestampGenerator                              |   607|
|471   |    xpm_cdc_async_rst_inst                   |xpm_cdc_async_rst                               |     2|
|472   |    \big_counter.xpm_cdc_gray_inst_1         |xpm_cdc_gray__1                                 |   262|
|473   |    \big_counter.xpm_cdc_gray_inst_2         |xpm_cdc_gray                                    |   262|
|474   |  U95                                        |d_latch__parameterized3                         |     2|
|475   |  U97                                        |SW_GATE_AND_DELAY__xdcDup__6                    |    91|
|476   |    xpm_memory_sdpram_inst                   |xpm_memory_sdpram__10                           |     1|
|477   |      xpm_memory_base_inst                   |xpm_memory_base__10                             |     1|
|478   |  U98                                        |SW_GATE_AND_DELAY                               |    98|
|479   |    xpm_memory_sdpram_inst                   |xpm_memory_sdpram__9                            |     1|
|480   |      xpm_memory_base_inst                   |xpm_memory_base__9                              |     1|
|481   |  USBInterface                               |ft600_fifo245_wrapper                           |  4319|
|482   |    Inst_ft600_fifo245_core                  |ft600_fifo245_core                              |  2505|
|483   |      SEC_SYS                                |security                                        |  1380|
|484   |        Inst_spi93lc56_16bit                 |spi93lc56_16bit                                 |   454|
|485   |    xpm_cdc_single_inst                      |xpm_cdc_single__parameterized0                  |     5|
|486   |  adcs                                       |adcs_top                                        |  5025|
|487   |    STATUS_SYNC                              |xpm_cdc_array_single                            |    52|
|488   |      \single_array[0].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__1               |     4|
|489   |      \single_array[1].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__2               |     4|
|490   |      \single_array[2].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__3               |     4|
|491   |      \single_array[3].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__4               |     4|
|492   |      \single_array[4].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__5               |     4|
|493   |      \single_array[5].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__6               |     4|
|494   |      \single_array[6].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__7               |     4|
|495   |      \single_array[7].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__8               |     4|
|496   |      \single_array[8].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__9               |     4|
|497   |      \single_array[9].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__10              |     4|
|498   |      \single_array[10].xpm_cdc_single_inst  |xpm_cdc_single__parameterized1__11              |     4|
|499   |      \single_array[11].xpm_cdc_single_inst  |xpm_cdc_single__parameterized1__12              |     4|
|500   |      \single_array[12].xpm_cdc_single_inst  |xpm_cdc_single__parameterized1                  |     4|
|501   |    adc_interface1                           |adc_interface                                   |  4258|
|502   |      ADC_DESER1                             |ADC_REC_1                                       |   240|
|503   |      ADC_SYNC1                              |adc_sync                                        |   540|
|504   |      AF_A0                                  |ADC_FRAME_S                                     |   180|
|505   |      AF_A1                                  |ADC_FRAME_S_1                                   |   180|
|506   |      AF_A2                                  |ADC_FRAME_S_2                                   |   180|
|507   |      AF_A3                                  |ADC_FRAME_S_3                                   |   180|
|508   |      AF_A4                                  |ADC_FRAME_S_4                                   |   180|
|509   |      AF_A5                                  |ADC_FRAME_S_5                                   |   180|
|510   |      AF_A6                                  |ADC_FRAME_S_6                                   |   180|
|511   |      AF_A7                                  |ADC_FRAME_S_7                                   |   180|
|512   |      AF_B0                                  |ADC_FRAME_S_8                                   |   180|
|513   |      AF_B1                                  |ADC_FRAME_S_9                                   |   180|
|514   |      AF_B2                                  |ADC_FRAME_S_10                                  |   180|
|515   |      AF_B3                                  |ADC_FRAME_S_11                                  |   183|
|516   |      AF_B4                                  |ADC_FRAME_S_12                                  |   180|
|517   |      AF_B5                                  |ADC_FRAME_S_13                                  |   180|
|518   |      AF_B6                                  |ADC_FRAME_S_14                                  |   180|
|519   |      AF_B7                                  |ADC_FRAME_S_15                                  |   180|
+------+---------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:39 ; elapsed = 00:04:45 . Memory (MB): peak = 1048.078 ; gain = 788.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 694 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:54 ; elapsed = 00:04:21 . Memory (MB): peak = 1048.078 ; gain = 393.457
Synthesis Optimization Complete : Time (s): cpu = 00:03:39 ; elapsed = 00:04:46 . Memory (MB): peak = 1048.078 ; gain = 788.289
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1063 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2077]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2066]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2090]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2054]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:1565]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS25' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.srcs/sources_1/imports/HDL/top_Digital.vhd:2042]
INFO: [Opt 31-138] Pushed 2 inverter(s) to 67 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 45 instances
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
1040 Infos, 613 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:50 ; elapsed = 00:05:01 . Memory (MB): peak = 1048.078 ; gain = 799.820
INFO: [Common 17-1381] The checkpoint 'C:/Users/pccmsdaq02/Petiroc/Digital/output/Digital/Digital.runs/synth_1/top_Digital.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_Digital_utilization_synth.rpt -pb top_Digital_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 1048.078 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 25 19:57:58 2022...
