Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Feb 23 13:44:03 2019
| Host         : kdichpc running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file zsys_wrapper_control_sets_placed.rpt
| Design       : zsys_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   270 |
| Unused register locations in slices containing registers |   600 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           18 |
|      4 |           10 |
|      6 |           11 |
|      8 |           40 |
|     10 |           14 |
|     12 |           14 |
|     14 |            6 |
|    16+ |          157 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2460 |          368 |
| No           | No                    | Yes                    |             268 |           45 |
| No           | Yes                   | No                     |            1520 |          257 |
| Yes          | No                    | No                     |            3618 |          487 |
| Yes          | No                    | Yes                    |             164 |           20 |
| Yes          | Yes                   | No                     |            2202 |          299 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                                                              Enable Signal                                                                                                              |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                  | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                       |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg[6]_i_1__0_n_0                                                                                   | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg[2]_i_1_n_0                                                                                      |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_dest_response_fifo/id0                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/p_0_in0                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axi_dmac_0/inst/i_transfer/i_reset_manager/do_reset_0                                                                                                                                                                            |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axi_dmac_0/inst/i_transfer/i_reset_manager/needs_reset                                                                                                                                                                           |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axi_dmac_0/inst/i_transfer/i_reset_manager/reset_sync_chain_0                                                                                                                                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                   |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              4 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg[6]_i_1__0_n_0                                                                                   |                                                                                                                                                                                                                                         |                1 |              6 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                                      | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                          |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                                                          | zsys_i/axi_dmac_0/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                  |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/E[0]                                                                                                                                                                         | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/skid_buffer_reg[1125]                                                                                               |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_store_and_forward/i_resize_src/src_beat                                                                                                                                               | zsys_i/axi_dmac_0/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                  |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                              | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                  |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                    |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_store_and_forward/E[0]                                                                                                                                                                | zsys_i/axi_dmac_0/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                  |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id0                                                                                                                                                            | zsys_i/axi_dmac_0/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                  |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                          | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                             |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/p_0_in0                                                                                                                                                        | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1_n_0                                                                                                                                              |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                        | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                           |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                       | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                         |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_req_gen/id[3]_i_1__2_n_0                                                                                                                                                              | zsys_i/axi_dmac_0/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                  |                2 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                       |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                       |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                       |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                       |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axi_dmac_0/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                                              |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                            |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                       |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                       |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                       |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                       |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                |                3 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                |                4 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                 |                1 |              8 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                |                4 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                                                   |                                                                                                                                                                                                                                         |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/E[0]                                                                                                          | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axis_adc_0/U0/axis_adc_v1_0_M00_AXIS_inst/FSM_onehot_mst_exec_state[2]_i_1_n_0                                                                                                                                                   | zsys_i/axis_adc_0/U0/axis_adc_v1_0_M00_AXIS_inst/axis_tlast_delay_i_1_n_0                                                                                                                                                               |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                   | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                   |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_dest_response_fifo/id0                                                                                                                                                                | zsys_i/axi_dmac_0/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                  |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                           | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_rdata_d_reg[31]_0                                                                                                                                                                           |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                 |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_src_req_fifo/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                                 | zsys_i/axi_dmac_0/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                  |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                                                 |                                                                                                                                                                                                                                         |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                    | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                2 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                           | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_rdata_d_reg[31]_0                                                                                                                                                                           |                1 |             10 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                 | zsys_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                          |                1 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.b_cnt_reg[5][0]                                                                                                                                                | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                  | zsys_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                           |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                   | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                      |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | zsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                         | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                      |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                         |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[10]_i_1_n_0                                                                                                                                                 |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/src_req_ready                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/src_valid                                                                                                                                                 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_src_dma_stream/i_data_mover/src_req_ready                                                                                                                                             |                2 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |             12 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axis_adc_0/U0/axis_adc_v1_0_M00_AXIS_inst/axis_tlast_delay_i_1_n_0                                                                                                                                                               |                4 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                              |                3 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                             | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                         |                1 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                          | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                            |                2 |             14 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                             | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                            |                2 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axi_dmac_0/inst/i_regmap/i_regmap_request/up_transfer_id_eot[1]_i_1_n_0                                                                                                                                                          |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                      | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                  |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                              | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                         |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/SPIXfer_done_delay                                                                                        | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                         |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sr_5_Tx_Empty_i1                                                                                                 | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/tx_Reg_Soft_Reset_op                                                                               |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]_i_1_n_0                                                           | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                  |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                   | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                  |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_16_out                                                                                                | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                  |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.awsplit_len_last_d[2]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_store_and_forward/i_resize_src/src_last_beat                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |             16 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                 |                6 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axis_adc_0/U0/axis_adc_v1_0_M00_AXIS_inst/v_write_pointer[8]_i_2_n_0                                                                                                                                                             | zsys_i/axis_adc_0/U0/axis_adc_v1_0_M00_AXIS_inst/v_write_pointer[8]_i_1_n_0                                                                                                                                                             |                2 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axis_adc_0/U0/axis_adc_v1_0_M00_AXIS_inst/v_read_pointer[0]_i_1_n_0                                                                                                                                                              | zsys_i/axis_adc_0/U0/axis_adc_v1_0_M00_AXIS_inst/axis_tlast_delay_i_1_n_0                                                                                                                                                               |                5 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_reset_manager/state                                                                                                                                                                                 | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_rdata_d_reg[31]_0                                                                                                                                                                           |                3 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                              | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                4 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                      | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                      |                2 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_3_in                                                                                         | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                4 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                         | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_rdata_d_reg[31]_0                                                                                                                                                                           |                2 |             18 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                         |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                       | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                                |                4 |             20 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                   |                                                                                                                                                                                                                                         |                5 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                              |                                                                                                                                                                                                                                         |                3 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                 |                5 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                        | zsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                               |                                                                                                                                                                                                                                         |                3 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                              | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                      |                4 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                |                                                                                                                                                                                                                                         |                5 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                         | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                         | zsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             24 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[12]                                                                                                                   | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                                  |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                      |                6 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             26 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                             |                                                                                                                                                                                                                                         |                3 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             28 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             30 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                                        |                8 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                2 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                               |                                                                                                                                                                                                                                         |                2 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                         |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                         |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                              |                                                                                                                                                                                                                                         |                3 |             32 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_req_gen/burst_count[0]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             34 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             36 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                           |                5 |             36 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             36 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                |                                                                                                                                                                                                                                         |                8 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                              |                                                                                                                                                                                                                                         |                9 |             40 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_dma_x_length_reg[3][0]                                                                                                                                                                      | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_rdata_d_reg[31]_0                                                                                                                                                                           |                7 |             42 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axi_dmac_0/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                  |               10 |             48 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                 | zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                      |               10 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |               11 |             50 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               10 |             54 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             56 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_dma_dest_address_reg[31][0]                                                                                                                                                                 | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_rdata_d_reg[31]_0                                                                                                                                                                           |                7 |             58 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[28]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             58 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                      |                8 |             60 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                                      | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |               10 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                     | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                        |               13 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_scratch_reg[0][0]                                                                                                                                                                           | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_rdata_d_reg[31]_0                                                                                                                                                                           |                8 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_store_and_forward/i_resize_src/data_reg[32]_0                                                                                                                                         | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_store_and_forward/i_resize_src/data[63]_i_1_n_0                                                                                                                                       |                7 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_store_and_forward/i_resize_src/mask_reg_n_0_[0]                                                                                                                                       | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_store_and_forward/i_resize_src/data[31]_i_1_n_0                                                                                                                                       |                6 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               15 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                                      | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                   |                6 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             64 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram0                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             66 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                             |                                                                                                                                                                                                                                         |                9 |             68 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |               15 |             68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             68 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             68 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             70 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                       |                                                                                                                                                                                                                                         |                7 |             70 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                        |                                                                                                                                                                                                                                         |                7 |             70 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             70 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             70 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             72 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             72 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             74 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             74 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             74 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             74 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             74 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_rdata_d_reg[31]_0                                                                                                                                                                           |               14 |             78 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |               18 |             80 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                         | zsys_i/axi_dmac_0/inst/i_regmap/i_up_axi/up_rdata_d_reg[31]_0                                                                                                                                                                           |               12 |             82 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             86 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                   |               16 |             92 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             94 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                         |               15 |             94 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                             |                                                                                                                                                                                                                                         |               11 |             94 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                             |                                                                                                                                                                                                                                         |               10 |             96 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             96 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             96 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                               |                                                                                                                                                                                                                                         |               10 |             96 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             98 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             98 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                 |               17 |            106 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                  |               17 |            112 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | zsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               12 |            114 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                               | zsys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |               12 |            116 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                        |               14 |            120 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               24 |            126 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zsys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                         |               12 |            128 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |            146 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |            146 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                |                                                                                                                                                                                                                                         |               10 |            160 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               17 |            160 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               26 |            206 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 | zsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                         |               14 |            224 |
|  zsys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              360 |           2496 |
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


