Classic Timing Analyzer report for Part1
Sun Dec 01 15:36:39 2019
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.666 ns                                       ; w     ; ps.s1 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.721 ns                                       ; ps.s6 ; y     ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.322 ns                                      ; w     ; ps.s3 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s5 ; ps.s1 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                 ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s5 ; ps.s1 ; clk        ; clk      ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s6 ; ps.s3 ; clk        ; clk      ; None                        ; None                      ; 0.808 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s1 ; ps.s3 ; clk        ; clk      ; None                        ; None                      ; 0.665 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s4 ; ps.s5 ; clk        ; clk      ; None                        ; None                      ; 0.548 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s3 ; ps.s4 ; clk        ; clk      ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s4 ; ps.s3 ; clk        ; clk      ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s3 ; ps.s1 ; clk        ; clk      ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s5 ; ps.s6 ; clk        ; clk      ; None                        ; None                      ; 0.542 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 0.666 ns   ; w    ; ps.s1 ; clk      ;
; N/A   ; None         ; 0.644 ns   ; w    ; ps.s6 ; clk      ;
; N/A   ; None         ; 0.642 ns   ; w    ; ps.s4 ; clk      ;
; N/A   ; None         ; 0.624 ns   ; w    ; ps.s5 ; clk      ;
; N/A   ; None         ; 0.552 ns   ; w    ; ps.s3 ; clk      ;
+-------+--------------+------------+------+-------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 6.721 ns   ; ps.s6 ; y  ; clk        ;
+-------+--------------+------------+-------+----+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -0.322 ns ; w    ; ps.s3 ; clk      ;
; N/A           ; None        ; -0.394 ns ; w    ; ps.s5 ; clk      ;
; N/A           ; None        ; -0.412 ns ; w    ; ps.s4 ; clk      ;
; N/A           ; None        ; -0.414 ns ; w    ; ps.s6 ; clk      ;
; N/A           ; None        ; -0.436 ns ; w    ; ps.s1 ; clk      ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sun Dec 01 15:36:38 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Part1 -c Part1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "ps.s5" and destination register "ps.s1"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.814 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y6_N3; Fanout = 2; REG Node = 'ps.s5'
            Info: 2: + IC(0.310 ns) + CELL(0.420 ns) = 0.730 ns; Loc. = LCCOMB_X31_Y6_N8; Fanout = 1; COMB Node = 'ps~86'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.814 ns; Loc. = LCFF_X31_Y6_N9; Fanout = 1; REG Node = 'ps.s1'
            Info: Total cell delay = 0.504 ns ( 61.92 % )
            Info: Total interconnect delay = 0.310 ns ( 38.08 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.692 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X31_Y6_N9; Fanout = 1; REG Node = 'ps.s1'
                Info: Total cell delay = 1.536 ns ( 57.06 % )
                Info: Total interconnect delay = 1.156 ns ( 42.94 % )
            Info: - Longest clock path from clock "clk" to source register is 2.692 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X31_Y6_N3; Fanout = 2; REG Node = 'ps.s5'
                Info: Total cell delay = 1.536 ns ( 57.06 % )
                Info: Total interconnect delay = 1.156 ns ( 42.94 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "ps.s1" (data pin = "w", clock pin = "clk") is 0.666 ns
    Info: + Longest pin to register delay is 3.394 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 5; PIN Node = 'w'
        Info: 2: + IC(1.894 ns) + CELL(0.437 ns) = 3.310 ns; Loc. = LCCOMB_X31_Y6_N8; Fanout = 1; COMB Node = 'ps~86'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.394 ns; Loc. = LCFF_X31_Y6_N9; Fanout = 1; REG Node = 'ps.s1'
        Info: Total cell delay = 1.500 ns ( 44.20 % )
        Info: Total interconnect delay = 1.894 ns ( 55.80 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X31_Y6_N9; Fanout = 1; REG Node = 'ps.s1'
        Info: Total cell delay = 1.536 ns ( 57.06 % )
        Info: Total interconnect delay = 1.156 ns ( 42.94 % )
Info: tco from clock "clk" to destination pin "y" through register "ps.s6" is 6.721 ns
    Info: + Longest clock path from clock "clk" to source register is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X31_Y6_N25; Fanout = 2; REG Node = 'ps.s6'
        Info: Total cell delay = 1.536 ns ( 57.06 % )
        Info: Total interconnect delay = 1.156 ns ( 42.94 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.779 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y6_N25; Fanout = 2; REG Node = 'ps.s6'
        Info: 2: + IC(0.981 ns) + CELL(2.798 ns) = 3.779 ns; Loc. = PIN_AD12; Fanout = 0; PIN Node = 'y'
        Info: Total cell delay = 2.798 ns ( 74.04 % )
        Info: Total interconnect delay = 0.981 ns ( 25.96 % )
Info: th for register "ps.s3" (data pin = "w", clock pin = "clk") is -0.322 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X31_Y6_N7; Fanout = 2; REG Node = 'ps.s3'
        Info: Total cell delay = 1.536 ns ( 57.06 % )
        Info: Total interconnect delay = 1.156 ns ( 42.94 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.280 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 5; PIN Node = 'w'
        Info: 2: + IC(1.846 ns) + CELL(0.371 ns) = 3.196 ns; Loc. = LCCOMB_X31_Y6_N6; Fanout = 1; COMB Node = 'Selector1~48'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.280 ns; Loc. = LCFF_X31_Y6_N7; Fanout = 2; REG Node = 'ps.s3'
        Info: Total cell delay = 1.434 ns ( 43.72 % )
        Info: Total interconnect delay = 1.846 ns ( 56.28 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Sun Dec 01 15:36:39 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


