<def f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='366' ll='369' type='void llvm::SUnit::setInstr(llvm::MachineInstr * MI)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='364'>/// Assigns the instruction for the SUnit. This may be used during
    /// post-regalloc scheduling.</doc>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3220' u='c' c='_ZN4llvm17SwingSchedulerDAG16applyInstrChangeEPNS_12MachineInstrERNS_10SMScheduleE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='3799' u='c' c='_ZN4llvm17SwingSchedulerDAG21fixupRegisterOverlapsERSt5dequeIPNS_5SUnitESaIS3_EE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='203' u='c' c='_ZN4llvm17ScheduleDAGInstrs19addSchedBarrierDepsEv'/>
