Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Apr 28 06:33:37 2017
| Host         : matt-samsung running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -138.214   -20066.291                    147                 2648        0.038        0.000                      0                 2648        4.020        0.000                       0                   965  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0       -138.214   -20066.291                    147                 2481        0.038        0.000                      0                 2481        4.020        0.000                       0                   965  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.539        0.000                      0                  167        0.674        0.000                      0                  167  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          147  Failing Endpoints,  Worst Slack     -138.214ns,  Total Violation   -20066.291ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -138.214ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        147.260ns  (logic 89.248ns (60.606%)  route 58.012ns (39.394%))
  Logic Levels:           348  (CARRY4=279 LUT1=2 LUT2=23 LUT3=3 LUT4=4 LUT5=30 LUT6=7)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.844     3.138    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/s00_axi_aclk
    DSP48_X1Y16          DSP48E1                                      r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     7.147 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1/P[12]
                         net (fo=3, routed)           1.228     8.375    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/to_s14[4]
    SLICE_X13Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.499 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_11__2/O
                         net (fo=2, routed)           0.307     8.806    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_11__2_n_0
    SLICE_X13Y41         LUT5 (Prop_lut5_I1_O)        0.124     8.930 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_3__2/O
                         net (fo=2, routed)           0.434     9.363    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_3__2_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     9.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_7__2_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.371 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__1/O[1]
                         net (fo=2, routed)           0.471    10.842    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__1_n_6
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.303    11.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_335/O
                         net (fo=1, routed)           0.000    11.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_335_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_153_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.973 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_56/O[3]
                         net (fo=195, routed)         0.927    12.900    design_1_i/mem_axi_0/U0_n_12
    SLICE_X14Y48         LUT3 (Prop_lut3_I2_O)        0.307    13.207 r  design_1_i/mem_axi_0/hid_vector[3][15]_i_816/O
                         net (fo=1, routed)           0.000    13.207    design_1_i/mem_axi_0/hid_vector[3][15]_i_816_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.634 r  design_1_i/mem_axi_0/hid_vector_reg[3][15]_i_595/O[1]
                         net (fo=1, routed)           0.300    13.934    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/S[1]
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_351/CO[3]
                         net (fo=1, routed)           0.000    14.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_351_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.975 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_174/O[1]
                         net (fo=34, routed)          1.420    16.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/sig/abso/p_1_in
    SLICE_X26Y56         LUT4 (Prop_lut4_I1_O)        0.303    16.698 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_179/O
                         net (fo=2, routed)           0.680    17.378    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_179_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I2_O)        0.124    17.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_62/O
                         net (fo=2, routed)           1.003    18.506    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_62_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.910 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_724/CO[3]
                         net (fo=1, routed)           0.000    18.910    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_724_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.027 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_491/CO[3]
                         net (fo=1, routed)           0.000    19.027    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_491_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_262/CO[0]
                         net (fo=848, routed)         1.088    20.369    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_2[0]
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.367    20.736 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_850/O
                         net (fo=1, routed)           0.000    20.736    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg__2_24[0]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.268 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_625/CO[3]
                         net (fo=1, routed)           0.001    21.268    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_625_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    21.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_391_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.496 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    21.496    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_198_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.653 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_73/CO[1]
                         net (fo=23, routed)          0.727    22.380    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[51]
    SLICE_X27Y53         LUT5 (Prop_lut5_I0_O)        0.329    22.709 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1049/O
                         net (fo=1, routed)           0.000    22.709    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1049_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.259 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    23.259    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_851_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.373 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_634/CO[3]
                         net (fo=1, routed)           0.000    23.373    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_634_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    23.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_400_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.601 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    23.601    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_205_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.829 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_75/CO[2]
                         net (fo=23, routed)          0.702    24.531    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[50]
    SLICE_X28Y54         LUT5 (Prop_lut5_I0_O)        0.313    24.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1053/O
                         net (fo=1, routed)           0.000    24.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1053_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.394 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_856/CO[3]
                         net (fo=1, routed)           0.000    25.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_856_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.508 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_639/CO[3]
                         net (fo=1, routed)           0.000    25.508    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_639_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.622 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_405/CO[3]
                         net (fo=1, routed)           0.000    25.622    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_405_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.736 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    25.736    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_209_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.964 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_76/CO[2]
                         net (fo=23, routed)          0.679    26.643    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[49]
    SLICE_X29Y55         LUT5 (Prop_lut5_I0_O)        0.313    26.956 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1120/O
                         net (fo=1, routed)           0.000    26.956    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1120_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.506 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    27.506    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1018_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_822/CO[3]
                         net (fo=1, routed)           0.000    27.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_822_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.734 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_605/CO[3]
                         net (fo=1, routed)           0.000    27.734    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_605_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.848 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    27.848    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_371_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.076 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_190/CO[2]
                         net (fo=23, routed)          0.937    29.013    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[48]
    SLICE_X31Y55         LUT5 (Prop_lut5_I0_O)        0.313    29.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1124/O
                         net (fo=1, routed)           0.000    29.326    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1124_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.876 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    29.876    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1023_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.990 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_827/CO[3]
                         net (fo=1, routed)           0.000    29.990    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_827_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.104 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_610/CO[3]
                         net (fo=1, routed)           0.000    30.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_610_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.218 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    30.218    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_375_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.446 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_191/CO[2]
                         net (fo=23, routed)          0.852    31.298    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[47]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.313    31.611 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1128/O
                         net (fo=1, routed)           0.000    31.611    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1128_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    32.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1028_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    32.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_832_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.389 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_615/CO[3]
                         net (fo=1, routed)           0.000    32.389    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_615_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_383_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.731 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_193/CO[2]
                         net (fo=23, routed)          0.885    33.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[46]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.313    33.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1132/O
                         net (fo=1, routed)           0.000    33.929    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1132_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    34.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1033_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_837/CO[3]
                         net (fo=1, routed)           0.000    34.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_837_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_620/CO[3]
                         net (fo=1, routed)           0.000    34.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_620_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_387/CO[3]
                         net (fo=1, routed)           0.000    34.821    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_387_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.049 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_194/CO[2]
                         net (fo=23, routed)          0.699    35.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[45]
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.313    36.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1137/O
                         net (fo=1, routed)           0.000    36.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1137_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    36.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1054_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    36.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_861_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_644/CO[3]
                         net (fo=1, routed)           0.000    36.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_644_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_414/CO[3]
                         net (fo=1, routed)           0.000    36.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_414_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    37.174 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_214/CO[2]
                         net (fo=23, routed)          0.673    37.847    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[44]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.310    38.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1141/O
                         net (fo=1, routed)           0.000    38.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1141_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    38.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1059_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    38.821    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_866_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.935 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_649/CO[3]
                         net (fo=1, routed)           0.000    38.935    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_649_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.049 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_418/CO[3]
                         net (fo=1, routed)           0.000    39.049    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_418_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_215/CO[2]
                         net (fo=23, routed)          0.842    40.120    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[43]
    SLICE_X35Y55         LUT5 (Prop_lut5_I0_O)        0.313    40.433 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1145/O
                         net (fo=1, routed)           0.000    40.433    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1145_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.983 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    40.983    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1064_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.097 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    41.097    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_871_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.211 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_654/CO[3]
                         net (fo=1, routed)           0.000    41.211    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_654_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    41.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_426_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.553 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_217/CO[2]
                         net (fo=23, routed)          0.971    42.524    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[42]
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.313    42.837 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1103/O
                         net (fo=1, routed)           0.000    42.837    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1103_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.370 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_930/CO[3]
                         net (fo=1, routed)           0.000    43.370    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_930_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_876/CO[3]
                         net (fo=1, routed)           0.000    43.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_876_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.604 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_659/CO[3]
                         net (fo=1, routed)           0.000    43.604    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_659_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_430/CO[3]
                         net (fo=1, routed)           0.000    43.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_430_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.950 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_218/CO[2]
                         net (fo=23, routed)          0.804    44.754    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[41]
    SLICE_X26Y60         LUT5 (Prop_lut5_I0_O)        0.310    45.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_883/O
                         net (fo=1, routed)           0.000    45.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_883_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.597 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.597    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_664_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.714 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    45.714    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_438_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    45.943 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_220/CO[2]
                         net (fo=23, routed)          0.677    46.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[40]
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.310    46.930 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_929/O
                         net (fo=1, routed)           0.000    46.930    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_929_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.480 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    47.480    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_705_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_486/CO[3]
                         net (fo=1, routed)           0.000    47.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_486_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_481/CO[3]
                         net (fo=1, routed)           0.000    47.708    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_481_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    47.822    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_442_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.050 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_221/CO[2]
                         net (fo=23, routed)          1.112    49.162    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[39]
    SLICE_X26Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    49.946 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_699/CO[3]
                         net (fo=1, routed)           0.000    49.946    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_699_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.063 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    50.063    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_475_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.180 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.180    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_257_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    50.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_253_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    50.526 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_222/CO[2]
                         net (fo=23, routed)          0.834    51.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[38]
    SLICE_X27Y49         LUT5 (Prop_lut5_I3_O)        0.310    51.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_702/O
                         net (fo=1, routed)           0.000    51.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_702_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.221 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_470/CO[3]
                         net (fo=1, routed)           0.001    52.222    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_470_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.336 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_248_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.450 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.450    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_99_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.678 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_98/CO[2]
                         net (fo=23, routed)          0.700    53.378    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[37]
    SLICE_X29Y48         LUT5 (Prop_lut5_I0_O)        0.313    53.691 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_908/O
                         net (fo=1, routed)           0.000    53.691    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_908_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.241 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_693/CO[3]
                         net (fo=1, routed)           0.000    54.241    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_693_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_469/CO[3]
                         net (fo=1, routed)           0.001    54.355    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_469_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    54.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_247_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.583 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    54.583    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_97_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.811 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_39/CO[2]
                         net (fo=23, routed)          0.770    55.581    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[36]
    SLICE_X30Y48         LUT5 (Prop_lut5_I0_O)        0.313    55.894 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_946/O
                         net (fo=1, routed)           0.000    55.894    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_946_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_733/CO[3]
                         net (fo=1, routed)           0.000    56.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_733_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.544 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_497/CO[3]
                         net (fo=1, routed)           0.001    56.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_497_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    56.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_264_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.779 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    56.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_107_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.008 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_41/CO[2]
                         net (fo=23, routed)          0.660    57.668    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[35]
    SLICE_X31Y48         LUT5 (Prop_lut5_I0_O)        0.310    57.978 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_950/O
                         net (fo=1, routed)           0.000    57.978    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_950_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_738/CO[3]
                         net (fo=1, routed)           0.000    58.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_738_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_502/CO[3]
                         net (fo=1, routed)           0.001    58.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_502_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.756 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_269/CO[3]
                         net (fo=1, routed)           0.000    58.756    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_269_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.870 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_115/CO[3]
                         net (fo=1, routed)           0.000    58.870    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_115_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    59.098 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_43/CO[2]
                         net (fo=23, routed)          1.061    60.159    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[34]
    SLICE_X33Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    60.928 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_743/CO[3]
                         net (fo=1, routed)           0.000    60.928    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_743_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_507/CO[3]
                         net (fo=1, routed)           0.000    61.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_507_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.156 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    61.156    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_274_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.270 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    61.270    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_119_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.498 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_44/CO[2]
                         net (fo=23, routed)          0.821    62.319    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[33]
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.313    62.632 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_676/O
                         net (fo=1, routed)           0.000    62.632    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_676_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.182 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    63.182    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_449_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.296 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    63.296    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_227_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.524 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_88/CO[2]
                         net (fo=23, routed)          0.691    64.215    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[32]
    SLICE_X38Y52         LUT5 (Prop_lut5_I0_O)        0.313    64.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1080/O
                         net (fo=1, routed)           0.000    64.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1080_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_890/CO[3]
                         net (fo=1, routed)           0.000    65.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_890_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.178 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_678/CO[3]
                         net (fo=1, routed)           0.000    65.178    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_678_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.295 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_454/CO[3]
                         net (fo=1, routed)           0.000    65.295    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_454_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.412 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    65.412    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_231_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_89/CO[2]
                         net (fo=23, routed)          0.712    66.354    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[31]
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.310    66.664 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1084/O
                         net (fo=1, routed)           0.000    66.664    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1084_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.214 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_895/CO[3]
                         net (fo=1, routed)           0.000    67.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_895_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.328 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    67.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_683_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.442 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_459/CO[3]
                         net (fo=1, routed)           0.000    67.442    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_459_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.556 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_239/CO[3]
                         net (fo=1, routed)           0.000    67.556    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_239_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.784 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_91/CO[2]
                         net (fo=23, routed)          0.888    68.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[30]
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.313    68.985 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1088/O
                         net (fo=1, routed)           0.000    68.985    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1088_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.535 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_900/CO[3]
                         net (fo=1, routed)           0.000    69.535    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_900_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.649 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_688/CO[3]
                         net (fo=1, routed)           0.000    69.649    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_688_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.763 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_464/CO[3]
                         net (fo=1, routed)           0.001    69.764    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_464_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    69.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_243_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.106 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_92/CO[2]
                         net (fo=23, routed)          0.703    70.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[29]
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.313    71.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_90/O
                         net (fo=1, routed)           0.000    71.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_90_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_66_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.785 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.785    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_47_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.899 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_38/CO[3]
                         net (fo=1, routed)           0.001    71.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_38_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_23_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_11/CO[2]
                         net (fo=23, routed)          0.976    73.218    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[28]
    SLICE_X45Y47         LUT5 (Prop_lut5_I0_O)        0.313    73.531 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_86/O
                         net (fo=1, routed)           0.000    73.531    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_86_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.081 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    74.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_61_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.195 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.195    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_45_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.309 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_33/CO[3]
                         net (fo=1, routed)           0.001    74.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_33_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_15_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_12/CO[2]
                         net (fo=23, routed)          0.528    75.180    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[27]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.313    75.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_82/O
                         net (fo=1, routed)           0.000    75.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_82_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_56/CO[3]
                         net (fo=1, routed)           0.001    76.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_56_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.158 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.158    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_40_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.272 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.272    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_29_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.386 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.386    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_14_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.614 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_9/CO[2]
                         net (fo=25, routed)          0.493    77.107    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[26]
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.313    77.420 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_78/O
                         net (fo=1, routed)           0.000    77.420    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_78_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.970 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.970    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_51_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.084 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.084    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_35_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.198 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.198    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_24_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.312 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.312    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_15_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.540 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_13/CO[2]
                         net (fo=24, routed)          0.654    79.194    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[25]
    SLICE_X46Y54         LUT2 (Prop_lut2_I1_O)        0.313    79.507 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_74/O
                         net (fo=1, routed)           0.000    79.507    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_74_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.040 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.040    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_50_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    80.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_34_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_23_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.391 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    80.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_14_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_8/CO[2]
                         net (fo=24, routed)          0.648    81.268    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[24]
    SLICE_X47Y54         LUT2 (Prop_lut2_I1_O)        0.310    81.578 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1017/O
                         net (fo=1, routed)           0.000    81.578    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1017_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_817/CO[3]
                         net (fo=1, routed)           0.000    82.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_817_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_24_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_19_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_15_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.698 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_10/CO[2]
                         net (fo=24, routed)          0.654    83.353    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[23]
    SLICE_X45Y58         LUT5 (Prop_lut5_I3_O)        0.313    83.666 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_821/O
                         net (fo=1, routed)           0.000    83.666    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_821_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    84.198 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_600/CO[3]
                         net (fo=1, routed)           0.000    84.198    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_600_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.312 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.312    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_9_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.426 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.426    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_5_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_4/CO[2]
                         net (fo=24, routed)          0.765    85.419    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[22]
    SLICE_X44Y55         LUT2 (Prop_lut2_I1_O)        0.313    85.732 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1009/O
                         net (fo=1, routed)           0.000    85.732    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1009_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000    86.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_800_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.396 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    86.396    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_565_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.510 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_362/CO[3]
                         net (fo=1, routed)           0.000    86.510    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_362_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.624 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    86.624    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][2]_i_9_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.852 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][2]_i_8/CO[2]
                         net (fo=24, routed)          0.824    87.676    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[21]
    SLICE_X43Y55         LUT5 (Prop_lut5_I3_O)        0.313    87.989 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_803/O
                         net (fo=1, routed)           0.000    87.989    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_803_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.539 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    88.539    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_560_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.653 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_322/CO[3]
                         net (fo=1, routed)           0.000    88.653    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_322_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.767 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_184/CO[3]
                         net (fo=1, routed)           0.000    88.767    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_184_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][1]_i_4/CO[2]
                         net (fo=24, routed)          0.796    89.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[20]
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.313    90.104 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1001/O
                         net (fo=1, routed)           0.000    90.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1001_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.637 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_790/CO[3]
                         net (fo=1, routed)           0.000    90.637    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_790_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.754 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    90.754    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_555_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.871 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    90.871    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_317_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.988 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    90.988    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_147_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    91.217 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_65/CO[2]
                         net (fo=25, routed)          0.675    91.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[19]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.310    92.203 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_997/O
                         net (fo=1, routed)           0.000    92.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_997_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.753 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_789/CO[3]
                         net (fo=1, routed)           0.000    92.753    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_789_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.867 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000    92.867    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_554_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.981 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    92.981    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_316_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_146_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_54/CO[2]
                         net (fo=26, routed)          0.716    94.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[18]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.313    94.351 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1107/O
                         net (fo=1, routed)           0.000    94.351    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1107_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.901 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    94.901    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_955_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.015 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000    95.015    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_748_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    95.129    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_518_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    95.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_285_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.471 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_128/CO[2]
                         net (fo=24, routed)          1.069    96.540    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[17]
    SLICE_X38Y46         LUT2 (Prop_lut2_I1_O)        0.313    96.853 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1111/O
                         net (fo=1, routed)           0.000    96.853    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1111_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.386 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_960/CO[3]
                         net (fo=1, routed)           0.000    97.386    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_960_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_753/CO[3]
                         net (fo=1, routed)           0.000    97.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_753_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    97.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_523_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.737 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_289/CO[3]
                         net (fo=1, routed)           0.001    97.738    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_289_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    97.967 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_129/CO[2]
                         net (fo=24, routed)          0.810    98.777    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[16]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.310    99.087 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_284/O
                         net (fo=1, routed)           0.000    99.087    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_284_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.637 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_244/CO[3]
                         net (fo=1, routed)           0.000    99.637    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_244_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.751 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_192/CO[3]
                         net (fo=1, routed)           0.000    99.751    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_192_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.865 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_138/CO[3]
                         net (fo=1, routed)           0.000    99.865    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_138_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.979 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_81/CO[3]
                         net (fo=1, routed)           0.001    99.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_81_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.208 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_283/CO[2]
                         net (fo=24, routed)          0.824   101.032    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[15]
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.313   101.345 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_280/O
                         net (fo=1, routed)           0.000   101.345    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_280_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_239/CO[3]
                         net (fo=1, routed)           0.000   101.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_239_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_187/CO[3]
                         net (fo=1, routed)           0.000   101.995    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_187_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_124/CO[3]
                         net (fo=1, routed)           0.000   102.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_124_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.229 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000   102.229    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_80_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_34/CO[2]
                         net (fo=24, routed)          0.853   103.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[14]
    SLICE_X35Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766   104.076 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_230/CO[3]
                         net (fo=1, routed)           0.000   104.076    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_230_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.190 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_182/CO[3]
                         net (fo=1, routed)           0.000   104.190    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_182_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.304 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_119/CO[3]
                         net (fo=1, routed)           0.000   104.304    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_119_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.418 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.418    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_65_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.646 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_284/CO[2]
                         net (fo=24, routed)          0.721   105.368    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[13]
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.313   105.681 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_272/O
                         net (fo=1, routed)           0.000   105.681    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_272_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.214 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_225/CO[3]
                         net (fo=1, routed)           0.000   106.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_225_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.331 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_172/CO[3]
                         net (fo=1, routed)           0.000   106.331    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_172_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.448 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_118/CO[3]
                         net (fo=1, routed)           0.000   106.448    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_118_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.565 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_64/CO[3]
                         net (fo=1, routed)           0.000   106.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_64_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   106.794 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_30/CO[2]
                         net (fo=24, routed)          0.830   107.624    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[12]
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.310   107.934 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_268/O
                         net (fo=1, routed)           0.000   107.934    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_268_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.467 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_220/CO[3]
                         net (fo=1, routed)           0.000   108.467    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_220_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000   108.584    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_167_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.701 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_105/CO[3]
                         net (fo=1, routed)           0.000   108.701    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_105_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.818 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000   108.818    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_69_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   109.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_31/CO[2]
                         net (fo=24, routed)          0.891   109.938    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[11]
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.310   110.248 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_264/O
                         net (fo=1, routed)           0.000   110.248    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_264_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.798 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_215/CO[3]
                         net (fo=1, routed)           0.000   110.798    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_215_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.912 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000   110.912    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_162_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.026 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000   111.026    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_100_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.140 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000   111.140    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_47_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   111.368 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_33/CO[2]
                         net (fo=24, routed)          0.644   112.012    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[10]
    SLICE_X30Y42         LUT2 (Prop_lut2_I1_O)        0.313   112.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_260/O
                         net (fo=1, routed)           0.000   112.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_260_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_214/CO[3]
                         net (fo=1, routed)           0.000   112.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_214_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.975 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_161/CO[3]
                         net (fo=1, routed)           0.000   112.975    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_161_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000   113.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_99_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_46/CO[3]
                         net (fo=1, routed)           0.000   113.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_46_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   113.438 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_24/CO[2]
                         net (fo=24, routed)          0.997   114.435    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[9]
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.310   114.745 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_256/O
                         net (fo=1, routed)           0.000   114.745    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_256_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   115.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_205/CO[3]
                         net (fo=1, routed)           0.000   115.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_205_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000   115.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_177_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_110/CO[3]
                         net (fo=1, routed)           0.000   115.512    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_110_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.629 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_59/CO[3]
                         net (fo=1, routed)           0.000   115.629    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_59_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   115.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_28/CO[2]
                         net (fo=24, routed)          0.823   116.681    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[8]
    SLICE_X19Y42         LUT2 (Prop_lut2_I1_O)        0.310   116.991 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_213/O
                         net (fo=1, routed)           0.000   116.991    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_213_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.541 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_156/CO[3]
                         net (fo=1, routed)           0.000   117.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_156_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.655 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_151/CO[3]
                         net (fo=1, routed)           0.000   117.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_151_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.769 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_133/CO[3]
                         net (fo=1, routed)           0.000   117.769    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_133_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.883 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000   117.883    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_73_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   118.111 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_32/CO[2]
                         net (fo=24, routed)          0.865   118.976    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[7]
    SLICE_X18Y43         LUT2 (Prop_lut2_I1_O)        0.313   119.289 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_993/O
                         net (fo=1, routed)           0.000   119.289    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_993_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.822 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_784/CO[3]
                         net (fo=1, routed)           0.000   119.822    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_784_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.939 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_94/CO[3]
                         net (fo=1, routed)           0.000   119.939    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_94_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.056 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000   120.056    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_89_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.173 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000   120.173    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_85_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   120.402 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_63/CO[2]
                         net (fo=24, routed)          0.906   121.308    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[6]
    SLICE_X22Y43         LUT2 (Prop_lut2_I1_O)        0.310   121.618 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_984/O
                         net (fo=1, routed)           0.000   121.618    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_984_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.151 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_774/CO[3]
                         net (fo=1, routed)           0.000   122.151    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_774_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.268 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_549/CO[3]
                         net (fo=1, routed)           0.000   122.268    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_549_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.385 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_41/CO[3]
                         net (fo=1, routed)           0.000   122.385    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_41_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000   122.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_37_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   122.731 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_36/CO[2]
                         net (fo=24, routed)          0.690   123.421    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[5]
    SLICE_X23Y44         LUT2 (Prop_lut2_I1_O)        0.310   123.731 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_980/O
                         net (fo=1, routed)           0.000   123.731    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_980_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_769/CO[3]
                         net (fo=1, routed)           0.000   124.281    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_769_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_539/CO[3]
                         net (fo=1, routed)           0.000   124.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_539_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.509 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_311/CO[3]
                         net (fo=1, routed)           0.000   124.509    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_311_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.623 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_20/CO[3]
                         net (fo=1, routed)           0.000   124.623    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_20_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   124.851 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_19/CO[2]
                         net (fo=24, routed)          0.912   125.764    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[4]
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.313   126.077 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_976/O
                         net (fo=1, routed)           0.000   126.077    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_976_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.627 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_764/CO[3]
                         net (fo=1, routed)           0.000   126.627    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_764_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.741 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_534/CO[3]
                         net (fo=1, routed)           0.000   126.741    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_534_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.855 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_303/CO[3]
                         net (fo=1, routed)           0.000   126.855    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_303_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.969 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_142/CO[3]
                         net (fo=1, routed)           0.000   126.969    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_142_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   127.197 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_13/CO[2]
                         net (fo=25, routed)          0.692   127.889    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[3]
    SLICE_X25Y43         LUT2 (Prop_lut2_I1_O)        0.313   128.202 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_972/O
                         net (fo=1, routed)           0.000   128.202    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_972_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.752 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_759/CO[3]
                         net (fo=1, routed)           0.000   128.752    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_759_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.866 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_529/CO[3]
                         net (fo=1, routed)           0.000   128.866    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_529_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.980 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_298/CO[3]
                         net (fo=1, routed)           0.000   128.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_298_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.094 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_137/CO[3]
                         net (fo=1, routed)           0.000   129.094    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_137_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   129.322 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_53/CO[2]
                         net (fo=23, routed)          0.793   130.115    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[2]
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.313   130.428 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_968/O
                         net (fo=1, routed)           0.000   130.428    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_968_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.978 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_758/CO[3]
                         net (fo=1, routed)           0.000   130.978    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_758_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_528/CO[3]
                         net (fo=1, routed)           0.000   131.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_528_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.206 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   131.206    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_297_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_136/CO[3]
                         net (fo=1, routed)           0.000   131.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_136_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   131.548 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_51/CO[2]
                         net (fo=23, routed)          0.781   132.329    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[1]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.313   132.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1116/O
                         net (fo=1, routed)           0.000   132.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1116_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   133.174 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_985/CO[3]
                         net (fo=1, routed)           0.000   133.174    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_985_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.288 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_779/CO[3]
                         net (fo=1, routed)           0.000   133.288    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_779_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.402 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   133.402    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_544_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_308/CO[3]
                         net (fo=1, routed)           0.000   133.516    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_308_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   133.673 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_141/CO[1]
                         net (fo=2, routed)           0.680   134.353    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[0]
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.329   134.682 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_131/O
                         net (fo=1, routed)           0.520   135.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_131_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   135.798 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000   135.798    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_50_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   135.915 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000   135.915    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_27_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.032 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_25/CO[3]
                         net (fo=1, routed)           0.001   136.032    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_25_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   136.347 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_130/O[3]
                         net (fo=2, routed)           0.638   136.985    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg0[16]
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.307   137.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_49/O
                         net (fo=1, routed)           0.000   137.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/L95_in[13]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   137.805 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_17/CO[3]
                         net (fo=1, routed)           0.001   137.806    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_17_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   137.923 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   137.923    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   138.162 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_7/O[2]
                         net (fo=2, routed)           0.598   138.760    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_7_n_5
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.301   139.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][9]_i_4/O
                         net (fo=1, routed)           0.623   139.684    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/result__0[-1]
    SLICE_X34Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   140.204 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   140.204    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_3_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.321 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000   140.321    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_12_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.438 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   140.438    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_3_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.555 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000   140.555    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_32_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.672 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   140.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_31_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.789 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000   140.789    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_25_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   141.028 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_6/O[2]
                         net (fo=2, routed)           0.837   141.865    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/GEN2[3].neu/sig/p_15_in
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.301   142.166 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_77/O
                         net (fo=1, routed)           0.162   142.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_77_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I4_O)        0.124   142.452 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_29/O
                         net (fo=1, routed)           0.452   142.904    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg__2_18
    SLICE_X30Y63         LUT5 (Prop_lut5_I1_O)        0.124   143.028 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_7/O
                         net (fo=47, routed)          0.966   143.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_7_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.124   144.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_22/O
                         net (fo=4, routed)           0.532   144.650    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_22_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   145.245 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.245    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_3_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][8]_i_3_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   145.581 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][12]_i_3/O[0]
                         net (fo=2, routed)           0.946   146.527    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer_n_245
    SLICE_X39Y65         LUT4 (Prop_lut4_I1_O)        0.295   146.822 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_188/O
                         net (fo=1, routed)           0.645   147.467    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_188_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124   147.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_67/O
                         net (fo=1, routed)           0.517   148.108    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg__2_20
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.124   148.232 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_24/O
                         net (fo=2, routed)           0.173   148.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_24_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124   148.529 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_3/O
                         net (fo=16, routed)          0.397   148.926    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_3_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124   149.050 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_3/O
                         net (fo=1, routed)           0.670   149.720    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/arg__2_5
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124   149.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/hid_vector[3][5]_i_1/O
                         net (fo=5, routed)           0.553   150.397    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/state_reg[3]
    SLICE_X39Y65         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.473    12.652    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/s00_axi_aclk
    SLICE_X39Y65         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][1]/C
                         clock pessimism              0.115    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X39Y65         FDSE (Setup_fdse_C_S)       -0.429    12.184    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][1]
  -------------------------------------------------------------------
                         required time                         12.184    
                         arrival time                        -150.398    
  -------------------------------------------------------------------
                         slack                               -138.214    

Slack (VIOLATED) :        -138.206ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        147.253ns  (logic 89.248ns (60.609%)  route 58.005ns (39.391%))
  Logic Levels:           348  (CARRY4=279 LUT1=2 LUT2=23 LUT3=3 LUT4=4 LUT5=30 LUT6=7)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.844     3.138    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/s00_axi_aclk
    DSP48_X1Y16          DSP48E1                                      r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     7.147 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1/P[12]
                         net (fo=3, routed)           1.228     8.375    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/to_s14[4]
    SLICE_X13Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.499 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_11__2/O
                         net (fo=2, routed)           0.307     8.806    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_11__2_n_0
    SLICE_X13Y41         LUT5 (Prop_lut5_I1_O)        0.124     8.930 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_3__2/O
                         net (fo=2, routed)           0.434     9.363    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_3__2_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     9.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_7__2_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.371 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__1/O[1]
                         net (fo=2, routed)           0.471    10.842    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__1_n_6
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.303    11.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_335/O
                         net (fo=1, routed)           0.000    11.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_335_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_153_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.973 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_56/O[3]
                         net (fo=195, routed)         0.927    12.900    design_1_i/mem_axi_0/U0_n_12
    SLICE_X14Y48         LUT3 (Prop_lut3_I2_O)        0.307    13.207 r  design_1_i/mem_axi_0/hid_vector[3][15]_i_816/O
                         net (fo=1, routed)           0.000    13.207    design_1_i/mem_axi_0/hid_vector[3][15]_i_816_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.634 r  design_1_i/mem_axi_0/hid_vector_reg[3][15]_i_595/O[1]
                         net (fo=1, routed)           0.300    13.934    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/S[1]
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_351/CO[3]
                         net (fo=1, routed)           0.000    14.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_351_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.975 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_174/O[1]
                         net (fo=34, routed)          1.420    16.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/sig/abso/p_1_in
    SLICE_X26Y56         LUT4 (Prop_lut4_I1_O)        0.303    16.698 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_179/O
                         net (fo=2, routed)           0.680    17.378    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_179_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I2_O)        0.124    17.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_62/O
                         net (fo=2, routed)           1.003    18.506    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_62_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.910 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_724/CO[3]
                         net (fo=1, routed)           0.000    18.910    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_724_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.027 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_491/CO[3]
                         net (fo=1, routed)           0.000    19.027    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_491_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_262/CO[0]
                         net (fo=848, routed)         1.088    20.369    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_2[0]
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.367    20.736 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_850/O
                         net (fo=1, routed)           0.000    20.736    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg__2_24[0]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.268 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_625/CO[3]
                         net (fo=1, routed)           0.001    21.268    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_625_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    21.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_391_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.496 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    21.496    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_198_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.653 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_73/CO[1]
                         net (fo=23, routed)          0.727    22.380    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[51]
    SLICE_X27Y53         LUT5 (Prop_lut5_I0_O)        0.329    22.709 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1049/O
                         net (fo=1, routed)           0.000    22.709    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1049_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.259 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    23.259    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_851_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.373 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_634/CO[3]
                         net (fo=1, routed)           0.000    23.373    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_634_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    23.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_400_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.601 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    23.601    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_205_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.829 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_75/CO[2]
                         net (fo=23, routed)          0.702    24.531    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[50]
    SLICE_X28Y54         LUT5 (Prop_lut5_I0_O)        0.313    24.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1053/O
                         net (fo=1, routed)           0.000    24.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1053_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.394 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_856/CO[3]
                         net (fo=1, routed)           0.000    25.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_856_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.508 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_639/CO[3]
                         net (fo=1, routed)           0.000    25.508    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_639_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.622 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_405/CO[3]
                         net (fo=1, routed)           0.000    25.622    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_405_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.736 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    25.736    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_209_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.964 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_76/CO[2]
                         net (fo=23, routed)          0.679    26.643    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[49]
    SLICE_X29Y55         LUT5 (Prop_lut5_I0_O)        0.313    26.956 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1120/O
                         net (fo=1, routed)           0.000    26.956    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1120_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.506 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    27.506    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1018_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_822/CO[3]
                         net (fo=1, routed)           0.000    27.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_822_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.734 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_605/CO[3]
                         net (fo=1, routed)           0.000    27.734    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_605_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.848 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    27.848    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_371_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.076 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_190/CO[2]
                         net (fo=23, routed)          0.937    29.013    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[48]
    SLICE_X31Y55         LUT5 (Prop_lut5_I0_O)        0.313    29.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1124/O
                         net (fo=1, routed)           0.000    29.326    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1124_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.876 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    29.876    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1023_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.990 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_827/CO[3]
                         net (fo=1, routed)           0.000    29.990    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_827_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.104 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_610/CO[3]
                         net (fo=1, routed)           0.000    30.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_610_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.218 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    30.218    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_375_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.446 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_191/CO[2]
                         net (fo=23, routed)          0.852    31.298    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[47]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.313    31.611 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1128/O
                         net (fo=1, routed)           0.000    31.611    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1128_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    32.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1028_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    32.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_832_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.389 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_615/CO[3]
                         net (fo=1, routed)           0.000    32.389    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_615_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_383_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.731 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_193/CO[2]
                         net (fo=23, routed)          0.885    33.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[46]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.313    33.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1132/O
                         net (fo=1, routed)           0.000    33.929    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1132_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    34.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1033_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_837/CO[3]
                         net (fo=1, routed)           0.000    34.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_837_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_620/CO[3]
                         net (fo=1, routed)           0.000    34.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_620_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_387/CO[3]
                         net (fo=1, routed)           0.000    34.821    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_387_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.049 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_194/CO[2]
                         net (fo=23, routed)          0.699    35.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[45]
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.313    36.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1137/O
                         net (fo=1, routed)           0.000    36.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1137_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    36.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1054_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    36.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_861_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_644/CO[3]
                         net (fo=1, routed)           0.000    36.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_644_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_414/CO[3]
                         net (fo=1, routed)           0.000    36.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_414_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    37.174 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_214/CO[2]
                         net (fo=23, routed)          0.673    37.847    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[44]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.310    38.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1141/O
                         net (fo=1, routed)           0.000    38.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1141_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    38.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1059_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    38.821    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_866_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.935 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_649/CO[3]
                         net (fo=1, routed)           0.000    38.935    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_649_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.049 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_418/CO[3]
                         net (fo=1, routed)           0.000    39.049    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_418_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_215/CO[2]
                         net (fo=23, routed)          0.842    40.120    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[43]
    SLICE_X35Y55         LUT5 (Prop_lut5_I0_O)        0.313    40.433 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1145/O
                         net (fo=1, routed)           0.000    40.433    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1145_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.983 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    40.983    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1064_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.097 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    41.097    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_871_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.211 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_654/CO[3]
                         net (fo=1, routed)           0.000    41.211    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_654_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    41.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_426_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.553 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_217/CO[2]
                         net (fo=23, routed)          0.971    42.524    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[42]
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.313    42.837 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1103/O
                         net (fo=1, routed)           0.000    42.837    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1103_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.370 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_930/CO[3]
                         net (fo=1, routed)           0.000    43.370    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_930_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_876/CO[3]
                         net (fo=1, routed)           0.000    43.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_876_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.604 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_659/CO[3]
                         net (fo=1, routed)           0.000    43.604    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_659_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_430/CO[3]
                         net (fo=1, routed)           0.000    43.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_430_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.950 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_218/CO[2]
                         net (fo=23, routed)          0.804    44.754    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[41]
    SLICE_X26Y60         LUT5 (Prop_lut5_I0_O)        0.310    45.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_883/O
                         net (fo=1, routed)           0.000    45.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_883_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.597 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.597    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_664_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.714 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    45.714    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_438_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    45.943 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_220/CO[2]
                         net (fo=23, routed)          0.677    46.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[40]
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.310    46.930 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_929/O
                         net (fo=1, routed)           0.000    46.930    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_929_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.480 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    47.480    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_705_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_486/CO[3]
                         net (fo=1, routed)           0.000    47.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_486_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_481/CO[3]
                         net (fo=1, routed)           0.000    47.708    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_481_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    47.822    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_442_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.050 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_221/CO[2]
                         net (fo=23, routed)          1.112    49.162    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[39]
    SLICE_X26Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    49.946 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_699/CO[3]
                         net (fo=1, routed)           0.000    49.946    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_699_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.063 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    50.063    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_475_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.180 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.180    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_257_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    50.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_253_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    50.526 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_222/CO[2]
                         net (fo=23, routed)          0.834    51.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[38]
    SLICE_X27Y49         LUT5 (Prop_lut5_I3_O)        0.310    51.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_702/O
                         net (fo=1, routed)           0.000    51.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_702_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.221 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_470/CO[3]
                         net (fo=1, routed)           0.001    52.222    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_470_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.336 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_248_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.450 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.450    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_99_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.678 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_98/CO[2]
                         net (fo=23, routed)          0.700    53.378    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[37]
    SLICE_X29Y48         LUT5 (Prop_lut5_I0_O)        0.313    53.691 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_908/O
                         net (fo=1, routed)           0.000    53.691    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_908_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.241 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_693/CO[3]
                         net (fo=1, routed)           0.000    54.241    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_693_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_469/CO[3]
                         net (fo=1, routed)           0.001    54.355    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_469_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    54.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_247_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.583 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    54.583    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_97_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.811 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_39/CO[2]
                         net (fo=23, routed)          0.770    55.581    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[36]
    SLICE_X30Y48         LUT5 (Prop_lut5_I0_O)        0.313    55.894 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_946/O
                         net (fo=1, routed)           0.000    55.894    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_946_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_733/CO[3]
                         net (fo=1, routed)           0.000    56.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_733_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.544 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_497/CO[3]
                         net (fo=1, routed)           0.001    56.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_497_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    56.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_264_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.779 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    56.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_107_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.008 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_41/CO[2]
                         net (fo=23, routed)          0.660    57.668    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[35]
    SLICE_X31Y48         LUT5 (Prop_lut5_I0_O)        0.310    57.978 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_950/O
                         net (fo=1, routed)           0.000    57.978    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_950_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_738/CO[3]
                         net (fo=1, routed)           0.000    58.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_738_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_502/CO[3]
                         net (fo=1, routed)           0.001    58.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_502_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.756 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_269/CO[3]
                         net (fo=1, routed)           0.000    58.756    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_269_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.870 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_115/CO[3]
                         net (fo=1, routed)           0.000    58.870    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_115_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    59.098 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_43/CO[2]
                         net (fo=23, routed)          1.061    60.159    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[34]
    SLICE_X33Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    60.928 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_743/CO[3]
                         net (fo=1, routed)           0.000    60.928    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_743_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_507/CO[3]
                         net (fo=1, routed)           0.000    61.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_507_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.156 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    61.156    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_274_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.270 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    61.270    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_119_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.498 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_44/CO[2]
                         net (fo=23, routed)          0.821    62.319    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[33]
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.313    62.632 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_676/O
                         net (fo=1, routed)           0.000    62.632    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_676_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.182 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    63.182    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_449_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.296 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    63.296    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_227_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.524 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_88/CO[2]
                         net (fo=23, routed)          0.691    64.215    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[32]
    SLICE_X38Y52         LUT5 (Prop_lut5_I0_O)        0.313    64.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1080/O
                         net (fo=1, routed)           0.000    64.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1080_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_890/CO[3]
                         net (fo=1, routed)           0.000    65.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_890_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.178 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_678/CO[3]
                         net (fo=1, routed)           0.000    65.178    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_678_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.295 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_454/CO[3]
                         net (fo=1, routed)           0.000    65.295    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_454_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.412 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    65.412    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_231_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_89/CO[2]
                         net (fo=23, routed)          0.712    66.354    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[31]
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.310    66.664 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1084/O
                         net (fo=1, routed)           0.000    66.664    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1084_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.214 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_895/CO[3]
                         net (fo=1, routed)           0.000    67.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_895_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.328 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    67.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_683_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.442 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_459/CO[3]
                         net (fo=1, routed)           0.000    67.442    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_459_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.556 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_239/CO[3]
                         net (fo=1, routed)           0.000    67.556    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_239_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.784 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_91/CO[2]
                         net (fo=23, routed)          0.888    68.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[30]
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.313    68.985 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1088/O
                         net (fo=1, routed)           0.000    68.985    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1088_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.535 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_900/CO[3]
                         net (fo=1, routed)           0.000    69.535    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_900_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.649 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_688/CO[3]
                         net (fo=1, routed)           0.000    69.649    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_688_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.763 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_464/CO[3]
                         net (fo=1, routed)           0.001    69.764    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_464_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    69.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_243_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.106 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_92/CO[2]
                         net (fo=23, routed)          0.703    70.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[29]
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.313    71.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_90/O
                         net (fo=1, routed)           0.000    71.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_90_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_66_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.785 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.785    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_47_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.899 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_38/CO[3]
                         net (fo=1, routed)           0.001    71.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_38_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_23_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_11/CO[2]
                         net (fo=23, routed)          0.976    73.218    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[28]
    SLICE_X45Y47         LUT5 (Prop_lut5_I0_O)        0.313    73.531 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_86/O
                         net (fo=1, routed)           0.000    73.531    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_86_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.081 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    74.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_61_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.195 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.195    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_45_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.309 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_33/CO[3]
                         net (fo=1, routed)           0.001    74.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_33_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_15_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_12/CO[2]
                         net (fo=23, routed)          0.528    75.180    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[27]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.313    75.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_82/O
                         net (fo=1, routed)           0.000    75.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_82_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_56/CO[3]
                         net (fo=1, routed)           0.001    76.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_56_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.158 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.158    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_40_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.272 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.272    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_29_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.386 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.386    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_14_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.614 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_9/CO[2]
                         net (fo=25, routed)          0.493    77.107    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[26]
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.313    77.420 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_78/O
                         net (fo=1, routed)           0.000    77.420    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_78_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.970 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.970    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_51_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.084 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.084    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_35_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.198 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.198    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_24_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.312 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.312    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_15_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.540 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_13/CO[2]
                         net (fo=24, routed)          0.654    79.194    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[25]
    SLICE_X46Y54         LUT2 (Prop_lut2_I1_O)        0.313    79.507 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_74/O
                         net (fo=1, routed)           0.000    79.507    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_74_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.040 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.040    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_50_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    80.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_34_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_23_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.391 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    80.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_14_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_8/CO[2]
                         net (fo=24, routed)          0.648    81.268    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[24]
    SLICE_X47Y54         LUT2 (Prop_lut2_I1_O)        0.310    81.578 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1017/O
                         net (fo=1, routed)           0.000    81.578    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1017_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_817/CO[3]
                         net (fo=1, routed)           0.000    82.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_817_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_24_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_19_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_15_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.698 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_10/CO[2]
                         net (fo=24, routed)          0.654    83.353    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[23]
    SLICE_X45Y58         LUT5 (Prop_lut5_I3_O)        0.313    83.666 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_821/O
                         net (fo=1, routed)           0.000    83.666    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_821_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    84.198 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_600/CO[3]
                         net (fo=1, routed)           0.000    84.198    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_600_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.312 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.312    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_9_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.426 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.426    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_5_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_4/CO[2]
                         net (fo=24, routed)          0.765    85.419    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[22]
    SLICE_X44Y55         LUT2 (Prop_lut2_I1_O)        0.313    85.732 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1009/O
                         net (fo=1, routed)           0.000    85.732    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1009_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000    86.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_800_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.396 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    86.396    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_565_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.510 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_362/CO[3]
                         net (fo=1, routed)           0.000    86.510    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_362_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.624 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    86.624    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][2]_i_9_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.852 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][2]_i_8/CO[2]
                         net (fo=24, routed)          0.824    87.676    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[21]
    SLICE_X43Y55         LUT5 (Prop_lut5_I3_O)        0.313    87.989 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_803/O
                         net (fo=1, routed)           0.000    87.989    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_803_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.539 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    88.539    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_560_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.653 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_322/CO[3]
                         net (fo=1, routed)           0.000    88.653    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_322_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.767 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_184/CO[3]
                         net (fo=1, routed)           0.000    88.767    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_184_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][1]_i_4/CO[2]
                         net (fo=24, routed)          0.796    89.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[20]
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.313    90.104 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1001/O
                         net (fo=1, routed)           0.000    90.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1001_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.637 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_790/CO[3]
                         net (fo=1, routed)           0.000    90.637    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_790_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.754 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    90.754    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_555_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.871 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    90.871    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_317_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.988 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    90.988    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_147_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    91.217 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_65/CO[2]
                         net (fo=25, routed)          0.675    91.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[19]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.310    92.203 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_997/O
                         net (fo=1, routed)           0.000    92.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_997_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.753 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_789/CO[3]
                         net (fo=1, routed)           0.000    92.753    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_789_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.867 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000    92.867    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_554_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.981 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    92.981    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_316_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_146_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_54/CO[2]
                         net (fo=26, routed)          0.716    94.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[18]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.313    94.351 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1107/O
                         net (fo=1, routed)           0.000    94.351    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1107_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.901 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    94.901    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_955_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.015 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000    95.015    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_748_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    95.129    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_518_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    95.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_285_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.471 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_128/CO[2]
                         net (fo=24, routed)          1.069    96.540    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[17]
    SLICE_X38Y46         LUT2 (Prop_lut2_I1_O)        0.313    96.853 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1111/O
                         net (fo=1, routed)           0.000    96.853    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1111_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.386 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_960/CO[3]
                         net (fo=1, routed)           0.000    97.386    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_960_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_753/CO[3]
                         net (fo=1, routed)           0.000    97.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_753_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    97.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_523_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.737 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_289/CO[3]
                         net (fo=1, routed)           0.001    97.738    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_289_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    97.967 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_129/CO[2]
                         net (fo=24, routed)          0.810    98.777    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[16]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.310    99.087 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_284/O
                         net (fo=1, routed)           0.000    99.087    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_284_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.637 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_244/CO[3]
                         net (fo=1, routed)           0.000    99.637    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_244_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.751 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_192/CO[3]
                         net (fo=1, routed)           0.000    99.751    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_192_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.865 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_138/CO[3]
                         net (fo=1, routed)           0.000    99.865    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_138_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.979 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_81/CO[3]
                         net (fo=1, routed)           0.001    99.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_81_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.208 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_283/CO[2]
                         net (fo=24, routed)          0.824   101.032    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[15]
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.313   101.345 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_280/O
                         net (fo=1, routed)           0.000   101.345    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_280_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_239/CO[3]
                         net (fo=1, routed)           0.000   101.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_239_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_187/CO[3]
                         net (fo=1, routed)           0.000   101.995    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_187_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_124/CO[3]
                         net (fo=1, routed)           0.000   102.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_124_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.229 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000   102.229    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_80_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_34/CO[2]
                         net (fo=24, routed)          0.853   103.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[14]
    SLICE_X35Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766   104.076 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_230/CO[3]
                         net (fo=1, routed)           0.000   104.076    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_230_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.190 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_182/CO[3]
                         net (fo=1, routed)           0.000   104.190    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_182_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.304 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_119/CO[3]
                         net (fo=1, routed)           0.000   104.304    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_119_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.418 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.418    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_65_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.646 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_284/CO[2]
                         net (fo=24, routed)          0.721   105.368    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[13]
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.313   105.681 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_272/O
                         net (fo=1, routed)           0.000   105.681    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_272_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.214 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_225/CO[3]
                         net (fo=1, routed)           0.000   106.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_225_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.331 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_172/CO[3]
                         net (fo=1, routed)           0.000   106.331    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_172_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.448 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_118/CO[3]
                         net (fo=1, routed)           0.000   106.448    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_118_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.565 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_64/CO[3]
                         net (fo=1, routed)           0.000   106.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_64_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   106.794 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_30/CO[2]
                         net (fo=24, routed)          0.830   107.624    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[12]
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.310   107.934 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_268/O
                         net (fo=1, routed)           0.000   107.934    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_268_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.467 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_220/CO[3]
                         net (fo=1, routed)           0.000   108.467    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_220_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000   108.584    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_167_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.701 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_105/CO[3]
                         net (fo=1, routed)           0.000   108.701    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_105_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.818 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000   108.818    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_69_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   109.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_31/CO[2]
                         net (fo=24, routed)          0.891   109.938    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[11]
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.310   110.248 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_264/O
                         net (fo=1, routed)           0.000   110.248    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_264_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.798 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_215/CO[3]
                         net (fo=1, routed)           0.000   110.798    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_215_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.912 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000   110.912    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_162_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.026 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000   111.026    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_100_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.140 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000   111.140    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_47_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   111.368 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_33/CO[2]
                         net (fo=24, routed)          0.644   112.012    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[10]
    SLICE_X30Y42         LUT2 (Prop_lut2_I1_O)        0.313   112.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_260/O
                         net (fo=1, routed)           0.000   112.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_260_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_214/CO[3]
                         net (fo=1, routed)           0.000   112.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_214_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.975 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_161/CO[3]
                         net (fo=1, routed)           0.000   112.975    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_161_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000   113.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_99_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_46/CO[3]
                         net (fo=1, routed)           0.000   113.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_46_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   113.438 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_24/CO[2]
                         net (fo=24, routed)          0.997   114.435    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[9]
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.310   114.745 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_256/O
                         net (fo=1, routed)           0.000   114.745    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_256_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   115.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_205/CO[3]
                         net (fo=1, routed)           0.000   115.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_205_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000   115.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_177_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_110/CO[3]
                         net (fo=1, routed)           0.000   115.512    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_110_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.629 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_59/CO[3]
                         net (fo=1, routed)           0.000   115.629    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_59_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   115.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_28/CO[2]
                         net (fo=24, routed)          0.823   116.681    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[8]
    SLICE_X19Y42         LUT2 (Prop_lut2_I1_O)        0.310   116.991 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_213/O
                         net (fo=1, routed)           0.000   116.991    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_213_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.541 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_156/CO[3]
                         net (fo=1, routed)           0.000   117.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_156_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.655 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_151/CO[3]
                         net (fo=1, routed)           0.000   117.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_151_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.769 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_133/CO[3]
                         net (fo=1, routed)           0.000   117.769    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_133_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.883 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000   117.883    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_73_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   118.111 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_32/CO[2]
                         net (fo=24, routed)          0.865   118.976    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[7]
    SLICE_X18Y43         LUT2 (Prop_lut2_I1_O)        0.313   119.289 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_993/O
                         net (fo=1, routed)           0.000   119.289    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_993_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.822 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_784/CO[3]
                         net (fo=1, routed)           0.000   119.822    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_784_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.939 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_94/CO[3]
                         net (fo=1, routed)           0.000   119.939    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_94_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.056 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000   120.056    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_89_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.173 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000   120.173    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_85_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   120.402 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_63/CO[2]
                         net (fo=24, routed)          0.906   121.308    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[6]
    SLICE_X22Y43         LUT2 (Prop_lut2_I1_O)        0.310   121.618 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_984/O
                         net (fo=1, routed)           0.000   121.618    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_984_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.151 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_774/CO[3]
                         net (fo=1, routed)           0.000   122.151    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_774_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.268 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_549/CO[3]
                         net (fo=1, routed)           0.000   122.268    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_549_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.385 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_41/CO[3]
                         net (fo=1, routed)           0.000   122.385    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_41_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000   122.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_37_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   122.731 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_36/CO[2]
                         net (fo=24, routed)          0.690   123.421    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[5]
    SLICE_X23Y44         LUT2 (Prop_lut2_I1_O)        0.310   123.731 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_980/O
                         net (fo=1, routed)           0.000   123.731    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_980_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_769/CO[3]
                         net (fo=1, routed)           0.000   124.281    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_769_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_539/CO[3]
                         net (fo=1, routed)           0.000   124.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_539_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.509 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_311/CO[3]
                         net (fo=1, routed)           0.000   124.509    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_311_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.623 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_20/CO[3]
                         net (fo=1, routed)           0.000   124.623    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_20_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   124.851 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_19/CO[2]
                         net (fo=24, routed)          0.912   125.764    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[4]
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.313   126.077 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_976/O
                         net (fo=1, routed)           0.000   126.077    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_976_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.627 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_764/CO[3]
                         net (fo=1, routed)           0.000   126.627    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_764_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.741 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_534/CO[3]
                         net (fo=1, routed)           0.000   126.741    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_534_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.855 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_303/CO[3]
                         net (fo=1, routed)           0.000   126.855    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_303_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.969 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_142/CO[3]
                         net (fo=1, routed)           0.000   126.969    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_142_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   127.197 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_13/CO[2]
                         net (fo=25, routed)          0.692   127.889    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[3]
    SLICE_X25Y43         LUT2 (Prop_lut2_I1_O)        0.313   128.202 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_972/O
                         net (fo=1, routed)           0.000   128.202    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_972_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.752 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_759/CO[3]
                         net (fo=1, routed)           0.000   128.752    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_759_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.866 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_529/CO[3]
                         net (fo=1, routed)           0.000   128.866    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_529_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.980 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_298/CO[3]
                         net (fo=1, routed)           0.000   128.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_298_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.094 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_137/CO[3]
                         net (fo=1, routed)           0.000   129.094    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_137_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   129.322 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_53/CO[2]
                         net (fo=23, routed)          0.793   130.115    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[2]
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.313   130.428 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_968/O
                         net (fo=1, routed)           0.000   130.428    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_968_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.978 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_758/CO[3]
                         net (fo=1, routed)           0.000   130.978    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_758_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_528/CO[3]
                         net (fo=1, routed)           0.000   131.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_528_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.206 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   131.206    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_297_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_136/CO[3]
                         net (fo=1, routed)           0.000   131.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_136_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   131.548 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_51/CO[2]
                         net (fo=23, routed)          0.781   132.329    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[1]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.313   132.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1116/O
                         net (fo=1, routed)           0.000   132.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1116_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   133.174 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_985/CO[3]
                         net (fo=1, routed)           0.000   133.174    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_985_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.288 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_779/CO[3]
                         net (fo=1, routed)           0.000   133.288    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_779_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.402 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   133.402    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_544_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_308/CO[3]
                         net (fo=1, routed)           0.000   133.516    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_308_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   133.673 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_141/CO[1]
                         net (fo=2, routed)           0.680   134.353    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[0]
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.329   134.682 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_131/O
                         net (fo=1, routed)           0.520   135.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_131_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   135.798 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000   135.798    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_50_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   135.915 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000   135.915    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_27_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.032 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_25/CO[3]
                         net (fo=1, routed)           0.001   136.032    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_25_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   136.347 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_130/O[3]
                         net (fo=2, routed)           0.638   136.985    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg0[16]
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.307   137.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_49/O
                         net (fo=1, routed)           0.000   137.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/L95_in[13]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   137.805 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_17/CO[3]
                         net (fo=1, routed)           0.001   137.806    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_17_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   137.923 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   137.923    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   138.162 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_7/O[2]
                         net (fo=2, routed)           0.598   138.760    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_7_n_5
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.301   139.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][9]_i_4/O
                         net (fo=1, routed)           0.623   139.684    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/result__0[-1]
    SLICE_X34Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   140.204 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   140.204    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_3_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.321 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000   140.321    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_12_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.438 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   140.438    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_3_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.555 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000   140.555    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_32_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.672 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   140.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_31_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.789 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000   140.789    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_25_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   141.028 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_6/O[2]
                         net (fo=2, routed)           0.837   141.865    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/GEN2[3].neu/sig/p_15_in
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.301   142.166 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_77/O
                         net (fo=1, routed)           0.162   142.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_77_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I4_O)        0.124   142.452 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_29/O
                         net (fo=1, routed)           0.452   142.904    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg__2_18
    SLICE_X30Y63         LUT5 (Prop_lut5_I1_O)        0.124   143.028 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_7/O
                         net (fo=47, routed)          0.966   143.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_7_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.124   144.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_22/O
                         net (fo=4, routed)           0.532   144.650    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_22_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   145.245 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.245    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_3_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][8]_i_3_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   145.581 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][12]_i_3/O[0]
                         net (fo=2, routed)           0.946   146.527    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer_n_245
    SLICE_X39Y65         LUT4 (Prop_lut4_I1_O)        0.295   146.822 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_188/O
                         net (fo=1, routed)           0.645   147.467    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_188_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124   147.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_67/O
                         net (fo=1, routed)           0.517   148.108    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg__2_20
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.124   148.232 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_24/O
                         net (fo=2, routed)           0.173   148.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_24_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124   148.529 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_3/O
                         net (fo=16, routed)          0.397   148.926    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_3_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124   149.050 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_3/O
                         net (fo=1, routed)           0.670   149.720    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/arg__2_5
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124   149.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/hid_vector[3][5]_i_1/O
                         net (fo=5, routed)           0.546   150.390    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/state_reg[3]
    SLICE_X39Y64         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.474    12.653    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/s00_axi_aclk
    SLICE_X39Y64         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][3]/C
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X39Y64         FDSE (Setup_fdse_C_S)       -0.429    12.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][3]
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                        -150.390    
  -------------------------------------------------------------------
                         slack                               -138.206    

Slack (VIOLATED) :        -138.206ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][4]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        147.253ns  (logic 89.248ns (60.609%)  route 58.005ns (39.391%))
  Logic Levels:           348  (CARRY4=279 LUT1=2 LUT2=23 LUT3=3 LUT4=4 LUT5=30 LUT6=7)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.844     3.138    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/s00_axi_aclk
    DSP48_X1Y16          DSP48E1                                      r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     7.147 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1/P[12]
                         net (fo=3, routed)           1.228     8.375    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/to_s14[4]
    SLICE_X13Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.499 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_11__2/O
                         net (fo=2, routed)           0.307     8.806    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_11__2_n_0
    SLICE_X13Y41         LUT5 (Prop_lut5_I1_O)        0.124     8.930 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_3__2/O
                         net (fo=2, routed)           0.434     9.363    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_3__2_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     9.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_7__2_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.371 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__1/O[1]
                         net (fo=2, routed)           0.471    10.842    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__1_n_6
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.303    11.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_335/O
                         net (fo=1, routed)           0.000    11.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_335_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_153_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.973 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_56/O[3]
                         net (fo=195, routed)         0.927    12.900    design_1_i/mem_axi_0/U0_n_12
    SLICE_X14Y48         LUT3 (Prop_lut3_I2_O)        0.307    13.207 r  design_1_i/mem_axi_0/hid_vector[3][15]_i_816/O
                         net (fo=1, routed)           0.000    13.207    design_1_i/mem_axi_0/hid_vector[3][15]_i_816_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.634 r  design_1_i/mem_axi_0/hid_vector_reg[3][15]_i_595/O[1]
                         net (fo=1, routed)           0.300    13.934    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/S[1]
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_351/CO[3]
                         net (fo=1, routed)           0.000    14.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_351_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.975 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_174/O[1]
                         net (fo=34, routed)          1.420    16.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/sig/abso/p_1_in
    SLICE_X26Y56         LUT4 (Prop_lut4_I1_O)        0.303    16.698 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_179/O
                         net (fo=2, routed)           0.680    17.378    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_179_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I2_O)        0.124    17.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_62/O
                         net (fo=2, routed)           1.003    18.506    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_62_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.910 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_724/CO[3]
                         net (fo=1, routed)           0.000    18.910    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_724_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.027 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_491/CO[3]
                         net (fo=1, routed)           0.000    19.027    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_491_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_262/CO[0]
                         net (fo=848, routed)         1.088    20.369    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_2[0]
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.367    20.736 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_850/O
                         net (fo=1, routed)           0.000    20.736    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg__2_24[0]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.268 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_625/CO[3]
                         net (fo=1, routed)           0.001    21.268    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_625_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    21.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_391_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.496 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    21.496    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_198_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.653 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_73/CO[1]
                         net (fo=23, routed)          0.727    22.380    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[51]
    SLICE_X27Y53         LUT5 (Prop_lut5_I0_O)        0.329    22.709 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1049/O
                         net (fo=1, routed)           0.000    22.709    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1049_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.259 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    23.259    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_851_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.373 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_634/CO[3]
                         net (fo=1, routed)           0.000    23.373    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_634_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    23.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_400_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.601 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    23.601    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_205_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.829 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_75/CO[2]
                         net (fo=23, routed)          0.702    24.531    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[50]
    SLICE_X28Y54         LUT5 (Prop_lut5_I0_O)        0.313    24.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1053/O
                         net (fo=1, routed)           0.000    24.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1053_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.394 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_856/CO[3]
                         net (fo=1, routed)           0.000    25.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_856_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.508 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_639/CO[3]
                         net (fo=1, routed)           0.000    25.508    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_639_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.622 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_405/CO[3]
                         net (fo=1, routed)           0.000    25.622    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_405_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.736 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    25.736    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_209_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.964 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_76/CO[2]
                         net (fo=23, routed)          0.679    26.643    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[49]
    SLICE_X29Y55         LUT5 (Prop_lut5_I0_O)        0.313    26.956 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1120/O
                         net (fo=1, routed)           0.000    26.956    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1120_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.506 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    27.506    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1018_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_822/CO[3]
                         net (fo=1, routed)           0.000    27.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_822_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.734 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_605/CO[3]
                         net (fo=1, routed)           0.000    27.734    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_605_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.848 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    27.848    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_371_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.076 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_190/CO[2]
                         net (fo=23, routed)          0.937    29.013    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[48]
    SLICE_X31Y55         LUT5 (Prop_lut5_I0_O)        0.313    29.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1124/O
                         net (fo=1, routed)           0.000    29.326    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1124_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.876 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    29.876    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1023_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.990 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_827/CO[3]
                         net (fo=1, routed)           0.000    29.990    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_827_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.104 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_610/CO[3]
                         net (fo=1, routed)           0.000    30.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_610_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.218 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    30.218    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_375_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.446 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_191/CO[2]
                         net (fo=23, routed)          0.852    31.298    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[47]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.313    31.611 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1128/O
                         net (fo=1, routed)           0.000    31.611    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1128_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    32.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1028_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    32.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_832_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.389 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_615/CO[3]
                         net (fo=1, routed)           0.000    32.389    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_615_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_383_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.731 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_193/CO[2]
                         net (fo=23, routed)          0.885    33.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[46]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.313    33.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1132/O
                         net (fo=1, routed)           0.000    33.929    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1132_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    34.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1033_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_837/CO[3]
                         net (fo=1, routed)           0.000    34.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_837_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_620/CO[3]
                         net (fo=1, routed)           0.000    34.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_620_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_387/CO[3]
                         net (fo=1, routed)           0.000    34.821    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_387_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.049 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_194/CO[2]
                         net (fo=23, routed)          0.699    35.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[45]
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.313    36.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1137/O
                         net (fo=1, routed)           0.000    36.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1137_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    36.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1054_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    36.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_861_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_644/CO[3]
                         net (fo=1, routed)           0.000    36.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_644_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_414/CO[3]
                         net (fo=1, routed)           0.000    36.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_414_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    37.174 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_214/CO[2]
                         net (fo=23, routed)          0.673    37.847    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[44]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.310    38.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1141/O
                         net (fo=1, routed)           0.000    38.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1141_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    38.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1059_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    38.821    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_866_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.935 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_649/CO[3]
                         net (fo=1, routed)           0.000    38.935    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_649_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.049 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_418/CO[3]
                         net (fo=1, routed)           0.000    39.049    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_418_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_215/CO[2]
                         net (fo=23, routed)          0.842    40.120    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[43]
    SLICE_X35Y55         LUT5 (Prop_lut5_I0_O)        0.313    40.433 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1145/O
                         net (fo=1, routed)           0.000    40.433    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1145_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.983 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    40.983    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1064_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.097 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    41.097    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_871_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.211 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_654/CO[3]
                         net (fo=1, routed)           0.000    41.211    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_654_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    41.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_426_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.553 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_217/CO[2]
                         net (fo=23, routed)          0.971    42.524    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[42]
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.313    42.837 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1103/O
                         net (fo=1, routed)           0.000    42.837    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1103_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.370 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_930/CO[3]
                         net (fo=1, routed)           0.000    43.370    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_930_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_876/CO[3]
                         net (fo=1, routed)           0.000    43.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_876_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.604 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_659/CO[3]
                         net (fo=1, routed)           0.000    43.604    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_659_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_430/CO[3]
                         net (fo=1, routed)           0.000    43.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_430_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.950 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_218/CO[2]
                         net (fo=23, routed)          0.804    44.754    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[41]
    SLICE_X26Y60         LUT5 (Prop_lut5_I0_O)        0.310    45.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_883/O
                         net (fo=1, routed)           0.000    45.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_883_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.597 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.597    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_664_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.714 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    45.714    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_438_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    45.943 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_220/CO[2]
                         net (fo=23, routed)          0.677    46.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[40]
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.310    46.930 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_929/O
                         net (fo=1, routed)           0.000    46.930    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_929_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.480 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    47.480    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_705_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_486/CO[3]
                         net (fo=1, routed)           0.000    47.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_486_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_481/CO[3]
                         net (fo=1, routed)           0.000    47.708    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_481_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    47.822    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_442_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.050 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_221/CO[2]
                         net (fo=23, routed)          1.112    49.162    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[39]
    SLICE_X26Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    49.946 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_699/CO[3]
                         net (fo=1, routed)           0.000    49.946    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_699_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.063 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    50.063    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_475_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.180 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.180    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_257_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    50.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_253_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    50.526 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_222/CO[2]
                         net (fo=23, routed)          0.834    51.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[38]
    SLICE_X27Y49         LUT5 (Prop_lut5_I3_O)        0.310    51.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_702/O
                         net (fo=1, routed)           0.000    51.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_702_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.221 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_470/CO[3]
                         net (fo=1, routed)           0.001    52.222    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_470_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.336 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_248_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.450 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.450    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_99_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.678 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_98/CO[2]
                         net (fo=23, routed)          0.700    53.378    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[37]
    SLICE_X29Y48         LUT5 (Prop_lut5_I0_O)        0.313    53.691 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_908/O
                         net (fo=1, routed)           0.000    53.691    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_908_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.241 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_693/CO[3]
                         net (fo=1, routed)           0.000    54.241    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_693_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_469/CO[3]
                         net (fo=1, routed)           0.001    54.355    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_469_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    54.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_247_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.583 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    54.583    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_97_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.811 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_39/CO[2]
                         net (fo=23, routed)          0.770    55.581    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[36]
    SLICE_X30Y48         LUT5 (Prop_lut5_I0_O)        0.313    55.894 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_946/O
                         net (fo=1, routed)           0.000    55.894    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_946_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_733/CO[3]
                         net (fo=1, routed)           0.000    56.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_733_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.544 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_497/CO[3]
                         net (fo=1, routed)           0.001    56.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_497_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    56.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_264_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.779 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    56.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_107_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.008 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_41/CO[2]
                         net (fo=23, routed)          0.660    57.668    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[35]
    SLICE_X31Y48         LUT5 (Prop_lut5_I0_O)        0.310    57.978 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_950/O
                         net (fo=1, routed)           0.000    57.978    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_950_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_738/CO[3]
                         net (fo=1, routed)           0.000    58.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_738_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_502/CO[3]
                         net (fo=1, routed)           0.001    58.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_502_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.756 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_269/CO[3]
                         net (fo=1, routed)           0.000    58.756    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_269_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.870 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_115/CO[3]
                         net (fo=1, routed)           0.000    58.870    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_115_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    59.098 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_43/CO[2]
                         net (fo=23, routed)          1.061    60.159    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[34]
    SLICE_X33Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    60.928 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_743/CO[3]
                         net (fo=1, routed)           0.000    60.928    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_743_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_507/CO[3]
                         net (fo=1, routed)           0.000    61.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_507_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.156 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    61.156    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_274_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.270 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    61.270    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_119_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.498 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_44/CO[2]
                         net (fo=23, routed)          0.821    62.319    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[33]
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.313    62.632 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_676/O
                         net (fo=1, routed)           0.000    62.632    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_676_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.182 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    63.182    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_449_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.296 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    63.296    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_227_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.524 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_88/CO[2]
                         net (fo=23, routed)          0.691    64.215    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[32]
    SLICE_X38Y52         LUT5 (Prop_lut5_I0_O)        0.313    64.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1080/O
                         net (fo=1, routed)           0.000    64.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1080_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_890/CO[3]
                         net (fo=1, routed)           0.000    65.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_890_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.178 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_678/CO[3]
                         net (fo=1, routed)           0.000    65.178    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_678_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.295 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_454/CO[3]
                         net (fo=1, routed)           0.000    65.295    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_454_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.412 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    65.412    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_231_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_89/CO[2]
                         net (fo=23, routed)          0.712    66.354    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[31]
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.310    66.664 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1084/O
                         net (fo=1, routed)           0.000    66.664    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1084_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.214 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_895/CO[3]
                         net (fo=1, routed)           0.000    67.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_895_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.328 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    67.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_683_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.442 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_459/CO[3]
                         net (fo=1, routed)           0.000    67.442    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_459_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.556 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_239/CO[3]
                         net (fo=1, routed)           0.000    67.556    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_239_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.784 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_91/CO[2]
                         net (fo=23, routed)          0.888    68.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[30]
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.313    68.985 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1088/O
                         net (fo=1, routed)           0.000    68.985    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1088_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.535 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_900/CO[3]
                         net (fo=1, routed)           0.000    69.535    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_900_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.649 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_688/CO[3]
                         net (fo=1, routed)           0.000    69.649    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_688_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.763 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_464/CO[3]
                         net (fo=1, routed)           0.001    69.764    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_464_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    69.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_243_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.106 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_92/CO[2]
                         net (fo=23, routed)          0.703    70.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[29]
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.313    71.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_90/O
                         net (fo=1, routed)           0.000    71.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_90_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_66_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.785 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.785    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_47_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.899 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_38/CO[3]
                         net (fo=1, routed)           0.001    71.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_38_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_23_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_11/CO[2]
                         net (fo=23, routed)          0.976    73.218    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[28]
    SLICE_X45Y47         LUT5 (Prop_lut5_I0_O)        0.313    73.531 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_86/O
                         net (fo=1, routed)           0.000    73.531    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_86_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.081 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    74.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_61_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.195 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.195    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_45_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.309 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_33/CO[3]
                         net (fo=1, routed)           0.001    74.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_33_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_15_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_12/CO[2]
                         net (fo=23, routed)          0.528    75.180    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[27]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.313    75.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_82/O
                         net (fo=1, routed)           0.000    75.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_82_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_56/CO[3]
                         net (fo=1, routed)           0.001    76.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_56_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.158 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.158    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_40_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.272 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.272    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_29_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.386 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.386    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_14_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.614 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_9/CO[2]
                         net (fo=25, routed)          0.493    77.107    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[26]
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.313    77.420 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_78/O
                         net (fo=1, routed)           0.000    77.420    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_78_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.970 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.970    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_51_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.084 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.084    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_35_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.198 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.198    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_24_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.312 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.312    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_15_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.540 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_13/CO[2]
                         net (fo=24, routed)          0.654    79.194    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[25]
    SLICE_X46Y54         LUT2 (Prop_lut2_I1_O)        0.313    79.507 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_74/O
                         net (fo=1, routed)           0.000    79.507    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_74_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.040 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.040    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_50_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    80.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_34_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_23_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.391 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    80.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_14_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_8/CO[2]
                         net (fo=24, routed)          0.648    81.268    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[24]
    SLICE_X47Y54         LUT2 (Prop_lut2_I1_O)        0.310    81.578 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1017/O
                         net (fo=1, routed)           0.000    81.578    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1017_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_817/CO[3]
                         net (fo=1, routed)           0.000    82.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_817_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_24_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_19_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_15_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.698 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_10/CO[2]
                         net (fo=24, routed)          0.654    83.353    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[23]
    SLICE_X45Y58         LUT5 (Prop_lut5_I3_O)        0.313    83.666 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_821/O
                         net (fo=1, routed)           0.000    83.666    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_821_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    84.198 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_600/CO[3]
                         net (fo=1, routed)           0.000    84.198    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_600_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.312 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.312    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_9_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.426 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.426    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_5_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_4/CO[2]
                         net (fo=24, routed)          0.765    85.419    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[22]
    SLICE_X44Y55         LUT2 (Prop_lut2_I1_O)        0.313    85.732 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1009/O
                         net (fo=1, routed)           0.000    85.732    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1009_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000    86.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_800_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.396 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    86.396    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_565_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.510 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_362/CO[3]
                         net (fo=1, routed)           0.000    86.510    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_362_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.624 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    86.624    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][2]_i_9_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.852 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][2]_i_8/CO[2]
                         net (fo=24, routed)          0.824    87.676    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[21]
    SLICE_X43Y55         LUT5 (Prop_lut5_I3_O)        0.313    87.989 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_803/O
                         net (fo=1, routed)           0.000    87.989    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_803_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.539 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    88.539    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_560_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.653 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_322/CO[3]
                         net (fo=1, routed)           0.000    88.653    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_322_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.767 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_184/CO[3]
                         net (fo=1, routed)           0.000    88.767    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_184_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][1]_i_4/CO[2]
                         net (fo=24, routed)          0.796    89.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[20]
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.313    90.104 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1001/O
                         net (fo=1, routed)           0.000    90.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1001_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.637 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_790/CO[3]
                         net (fo=1, routed)           0.000    90.637    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_790_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.754 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    90.754    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_555_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.871 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    90.871    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_317_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.988 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    90.988    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_147_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    91.217 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_65/CO[2]
                         net (fo=25, routed)          0.675    91.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[19]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.310    92.203 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_997/O
                         net (fo=1, routed)           0.000    92.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_997_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.753 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_789/CO[3]
                         net (fo=1, routed)           0.000    92.753    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_789_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.867 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000    92.867    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_554_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.981 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    92.981    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_316_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_146_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_54/CO[2]
                         net (fo=26, routed)          0.716    94.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[18]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.313    94.351 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1107/O
                         net (fo=1, routed)           0.000    94.351    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1107_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.901 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    94.901    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_955_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.015 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000    95.015    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_748_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    95.129    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_518_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    95.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_285_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.471 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_128/CO[2]
                         net (fo=24, routed)          1.069    96.540    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[17]
    SLICE_X38Y46         LUT2 (Prop_lut2_I1_O)        0.313    96.853 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1111/O
                         net (fo=1, routed)           0.000    96.853    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1111_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.386 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_960/CO[3]
                         net (fo=1, routed)           0.000    97.386    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_960_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_753/CO[3]
                         net (fo=1, routed)           0.000    97.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_753_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    97.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_523_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.737 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_289/CO[3]
                         net (fo=1, routed)           0.001    97.738    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_289_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    97.967 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_129/CO[2]
                         net (fo=24, routed)          0.810    98.777    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[16]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.310    99.087 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_284/O
                         net (fo=1, routed)           0.000    99.087    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_284_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.637 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_244/CO[3]
                         net (fo=1, routed)           0.000    99.637    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_244_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.751 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_192/CO[3]
                         net (fo=1, routed)           0.000    99.751    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_192_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.865 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_138/CO[3]
                         net (fo=1, routed)           0.000    99.865    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_138_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.979 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_81/CO[3]
                         net (fo=1, routed)           0.001    99.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_81_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.208 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_283/CO[2]
                         net (fo=24, routed)          0.824   101.032    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[15]
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.313   101.345 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_280/O
                         net (fo=1, routed)           0.000   101.345    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_280_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_239/CO[3]
                         net (fo=1, routed)           0.000   101.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_239_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_187/CO[3]
                         net (fo=1, routed)           0.000   101.995    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_187_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_124/CO[3]
                         net (fo=1, routed)           0.000   102.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_124_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.229 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000   102.229    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_80_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_34/CO[2]
                         net (fo=24, routed)          0.853   103.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[14]
    SLICE_X35Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766   104.076 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_230/CO[3]
                         net (fo=1, routed)           0.000   104.076    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_230_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.190 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_182/CO[3]
                         net (fo=1, routed)           0.000   104.190    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_182_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.304 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_119/CO[3]
                         net (fo=1, routed)           0.000   104.304    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_119_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.418 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.418    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_65_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.646 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_284/CO[2]
                         net (fo=24, routed)          0.721   105.368    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[13]
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.313   105.681 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_272/O
                         net (fo=1, routed)           0.000   105.681    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_272_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.214 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_225/CO[3]
                         net (fo=1, routed)           0.000   106.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_225_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.331 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_172/CO[3]
                         net (fo=1, routed)           0.000   106.331    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_172_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.448 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_118/CO[3]
                         net (fo=1, routed)           0.000   106.448    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_118_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.565 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_64/CO[3]
                         net (fo=1, routed)           0.000   106.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_64_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   106.794 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_30/CO[2]
                         net (fo=24, routed)          0.830   107.624    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[12]
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.310   107.934 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_268/O
                         net (fo=1, routed)           0.000   107.934    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_268_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.467 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_220/CO[3]
                         net (fo=1, routed)           0.000   108.467    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_220_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000   108.584    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_167_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.701 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_105/CO[3]
                         net (fo=1, routed)           0.000   108.701    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_105_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.818 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000   108.818    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_69_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   109.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_31/CO[2]
                         net (fo=24, routed)          0.891   109.938    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[11]
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.310   110.248 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_264/O
                         net (fo=1, routed)           0.000   110.248    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_264_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.798 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_215/CO[3]
                         net (fo=1, routed)           0.000   110.798    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_215_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.912 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000   110.912    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_162_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.026 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000   111.026    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_100_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.140 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000   111.140    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_47_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   111.368 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_33/CO[2]
                         net (fo=24, routed)          0.644   112.012    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[10]
    SLICE_X30Y42         LUT2 (Prop_lut2_I1_O)        0.313   112.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_260/O
                         net (fo=1, routed)           0.000   112.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_260_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_214/CO[3]
                         net (fo=1, routed)           0.000   112.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_214_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.975 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_161/CO[3]
                         net (fo=1, routed)           0.000   112.975    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_161_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000   113.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_99_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_46/CO[3]
                         net (fo=1, routed)           0.000   113.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_46_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   113.438 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_24/CO[2]
                         net (fo=24, routed)          0.997   114.435    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[9]
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.310   114.745 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_256/O
                         net (fo=1, routed)           0.000   114.745    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_256_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   115.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_205/CO[3]
                         net (fo=1, routed)           0.000   115.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_205_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000   115.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_177_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_110/CO[3]
                         net (fo=1, routed)           0.000   115.512    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_110_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.629 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_59/CO[3]
                         net (fo=1, routed)           0.000   115.629    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_59_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   115.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_28/CO[2]
                         net (fo=24, routed)          0.823   116.681    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[8]
    SLICE_X19Y42         LUT2 (Prop_lut2_I1_O)        0.310   116.991 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_213/O
                         net (fo=1, routed)           0.000   116.991    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_213_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.541 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_156/CO[3]
                         net (fo=1, routed)           0.000   117.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_156_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.655 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_151/CO[3]
                         net (fo=1, routed)           0.000   117.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_151_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.769 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_133/CO[3]
                         net (fo=1, routed)           0.000   117.769    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_133_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.883 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000   117.883    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_73_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   118.111 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_32/CO[2]
                         net (fo=24, routed)          0.865   118.976    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[7]
    SLICE_X18Y43         LUT2 (Prop_lut2_I1_O)        0.313   119.289 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_993/O
                         net (fo=1, routed)           0.000   119.289    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_993_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.822 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_784/CO[3]
                         net (fo=1, routed)           0.000   119.822    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_784_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.939 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_94/CO[3]
                         net (fo=1, routed)           0.000   119.939    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_94_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.056 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000   120.056    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_89_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.173 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000   120.173    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_85_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   120.402 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_63/CO[2]
                         net (fo=24, routed)          0.906   121.308    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[6]
    SLICE_X22Y43         LUT2 (Prop_lut2_I1_O)        0.310   121.618 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_984/O
                         net (fo=1, routed)           0.000   121.618    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_984_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.151 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_774/CO[3]
                         net (fo=1, routed)           0.000   122.151    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_774_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.268 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_549/CO[3]
                         net (fo=1, routed)           0.000   122.268    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_549_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.385 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_41/CO[3]
                         net (fo=1, routed)           0.000   122.385    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_41_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000   122.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_37_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   122.731 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_36/CO[2]
                         net (fo=24, routed)          0.690   123.421    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[5]
    SLICE_X23Y44         LUT2 (Prop_lut2_I1_O)        0.310   123.731 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_980/O
                         net (fo=1, routed)           0.000   123.731    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_980_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_769/CO[3]
                         net (fo=1, routed)           0.000   124.281    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_769_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_539/CO[3]
                         net (fo=1, routed)           0.000   124.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_539_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.509 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_311/CO[3]
                         net (fo=1, routed)           0.000   124.509    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_311_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.623 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_20/CO[3]
                         net (fo=1, routed)           0.000   124.623    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_20_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   124.851 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_19/CO[2]
                         net (fo=24, routed)          0.912   125.764    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[4]
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.313   126.077 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_976/O
                         net (fo=1, routed)           0.000   126.077    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_976_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.627 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_764/CO[3]
                         net (fo=1, routed)           0.000   126.627    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_764_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.741 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_534/CO[3]
                         net (fo=1, routed)           0.000   126.741    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_534_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.855 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_303/CO[3]
                         net (fo=1, routed)           0.000   126.855    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_303_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.969 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_142/CO[3]
                         net (fo=1, routed)           0.000   126.969    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_142_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   127.197 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_13/CO[2]
                         net (fo=25, routed)          0.692   127.889    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[3]
    SLICE_X25Y43         LUT2 (Prop_lut2_I1_O)        0.313   128.202 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_972/O
                         net (fo=1, routed)           0.000   128.202    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_972_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.752 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_759/CO[3]
                         net (fo=1, routed)           0.000   128.752    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_759_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.866 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_529/CO[3]
                         net (fo=1, routed)           0.000   128.866    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_529_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.980 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_298/CO[3]
                         net (fo=1, routed)           0.000   128.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_298_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.094 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_137/CO[3]
                         net (fo=1, routed)           0.000   129.094    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_137_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   129.322 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_53/CO[2]
                         net (fo=23, routed)          0.793   130.115    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[2]
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.313   130.428 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_968/O
                         net (fo=1, routed)           0.000   130.428    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_968_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.978 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_758/CO[3]
                         net (fo=1, routed)           0.000   130.978    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_758_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_528/CO[3]
                         net (fo=1, routed)           0.000   131.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_528_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.206 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   131.206    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_297_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_136/CO[3]
                         net (fo=1, routed)           0.000   131.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_136_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   131.548 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_51/CO[2]
                         net (fo=23, routed)          0.781   132.329    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[1]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.313   132.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1116/O
                         net (fo=1, routed)           0.000   132.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1116_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   133.174 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_985/CO[3]
                         net (fo=1, routed)           0.000   133.174    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_985_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.288 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_779/CO[3]
                         net (fo=1, routed)           0.000   133.288    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_779_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.402 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   133.402    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_544_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_308/CO[3]
                         net (fo=1, routed)           0.000   133.516    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_308_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   133.673 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_141/CO[1]
                         net (fo=2, routed)           0.680   134.353    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[0]
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.329   134.682 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_131/O
                         net (fo=1, routed)           0.520   135.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_131_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   135.798 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000   135.798    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_50_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   135.915 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000   135.915    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_27_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.032 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_25/CO[3]
                         net (fo=1, routed)           0.001   136.032    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_25_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   136.347 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_130/O[3]
                         net (fo=2, routed)           0.638   136.985    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg0[16]
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.307   137.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_49/O
                         net (fo=1, routed)           0.000   137.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/L95_in[13]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   137.805 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_17/CO[3]
                         net (fo=1, routed)           0.001   137.806    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_17_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   137.923 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   137.923    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   138.162 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_7/O[2]
                         net (fo=2, routed)           0.598   138.760    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_7_n_5
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.301   139.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][9]_i_4/O
                         net (fo=1, routed)           0.623   139.684    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/result__0[-1]
    SLICE_X34Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   140.204 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   140.204    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_3_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.321 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000   140.321    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_12_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.438 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   140.438    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_3_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.555 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000   140.555    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_32_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.672 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   140.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_31_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.789 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000   140.789    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_25_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   141.028 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_6/O[2]
                         net (fo=2, routed)           0.837   141.865    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/GEN2[3].neu/sig/p_15_in
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.301   142.166 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_77/O
                         net (fo=1, routed)           0.162   142.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_77_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I4_O)        0.124   142.452 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_29/O
                         net (fo=1, routed)           0.452   142.904    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg__2_18
    SLICE_X30Y63         LUT5 (Prop_lut5_I1_O)        0.124   143.028 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_7/O
                         net (fo=47, routed)          0.966   143.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_7_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.124   144.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_22/O
                         net (fo=4, routed)           0.532   144.650    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_22_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   145.245 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.245    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_3_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][8]_i_3_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   145.581 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][12]_i_3/O[0]
                         net (fo=2, routed)           0.946   146.527    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer_n_245
    SLICE_X39Y65         LUT4 (Prop_lut4_I1_O)        0.295   146.822 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_188/O
                         net (fo=1, routed)           0.645   147.467    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_188_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124   147.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_67/O
                         net (fo=1, routed)           0.517   148.108    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg__2_20
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.124   148.232 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_24/O
                         net (fo=2, routed)           0.173   148.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_24_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124   148.529 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_3/O
                         net (fo=16, routed)          0.397   148.926    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_3_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124   149.050 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_3/O
                         net (fo=1, routed)           0.670   149.720    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/arg__2_5
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124   149.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/hid_vector[3][5]_i_1/O
                         net (fo=5, routed)           0.546   150.390    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/state_reg[3]
    SLICE_X39Y64         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.474    12.653    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/s00_axi_aclk
    SLICE_X39Y64         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][4]/C
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X39Y64         FDSE (Setup_fdse_C_S)       -0.429    12.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][4]
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                        -150.390    
  -------------------------------------------------------------------
                         slack                               -138.206    

Slack (VIOLATED) :        -138.206ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][5]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        147.253ns  (logic 89.248ns (60.609%)  route 58.005ns (39.391%))
  Logic Levels:           348  (CARRY4=279 LUT1=2 LUT2=23 LUT3=3 LUT4=4 LUT5=30 LUT6=7)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.844     3.138    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/s00_axi_aclk
    DSP48_X1Y16          DSP48E1                                      r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     7.147 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1/P[12]
                         net (fo=3, routed)           1.228     8.375    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/to_s14[4]
    SLICE_X13Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.499 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_11__2/O
                         net (fo=2, routed)           0.307     8.806    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_11__2_n_0
    SLICE_X13Y41         LUT5 (Prop_lut5_I1_O)        0.124     8.930 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_3__2/O
                         net (fo=2, routed)           0.434     9.363    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_3__2_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     9.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_7__2_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.371 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__1/O[1]
                         net (fo=2, routed)           0.471    10.842    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__1_n_6
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.303    11.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_335/O
                         net (fo=1, routed)           0.000    11.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_335_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_153_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.973 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_56/O[3]
                         net (fo=195, routed)         0.927    12.900    design_1_i/mem_axi_0/U0_n_12
    SLICE_X14Y48         LUT3 (Prop_lut3_I2_O)        0.307    13.207 r  design_1_i/mem_axi_0/hid_vector[3][15]_i_816/O
                         net (fo=1, routed)           0.000    13.207    design_1_i/mem_axi_0/hid_vector[3][15]_i_816_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.634 r  design_1_i/mem_axi_0/hid_vector_reg[3][15]_i_595/O[1]
                         net (fo=1, routed)           0.300    13.934    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/S[1]
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_351/CO[3]
                         net (fo=1, routed)           0.000    14.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_351_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.975 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_174/O[1]
                         net (fo=34, routed)          1.420    16.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/sig/abso/p_1_in
    SLICE_X26Y56         LUT4 (Prop_lut4_I1_O)        0.303    16.698 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_179/O
                         net (fo=2, routed)           0.680    17.378    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_179_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I2_O)        0.124    17.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_62/O
                         net (fo=2, routed)           1.003    18.506    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_62_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.910 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_724/CO[3]
                         net (fo=1, routed)           0.000    18.910    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_724_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.027 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_491/CO[3]
                         net (fo=1, routed)           0.000    19.027    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_491_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_262/CO[0]
                         net (fo=848, routed)         1.088    20.369    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_2[0]
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.367    20.736 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_850/O
                         net (fo=1, routed)           0.000    20.736    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg__2_24[0]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.268 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_625/CO[3]
                         net (fo=1, routed)           0.001    21.268    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_625_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    21.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_391_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.496 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    21.496    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_198_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.653 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_73/CO[1]
                         net (fo=23, routed)          0.727    22.380    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[51]
    SLICE_X27Y53         LUT5 (Prop_lut5_I0_O)        0.329    22.709 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1049/O
                         net (fo=1, routed)           0.000    22.709    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1049_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.259 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    23.259    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_851_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.373 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_634/CO[3]
                         net (fo=1, routed)           0.000    23.373    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_634_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    23.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_400_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.601 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    23.601    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_205_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.829 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_75/CO[2]
                         net (fo=23, routed)          0.702    24.531    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[50]
    SLICE_X28Y54         LUT5 (Prop_lut5_I0_O)        0.313    24.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1053/O
                         net (fo=1, routed)           0.000    24.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1053_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.394 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_856/CO[3]
                         net (fo=1, routed)           0.000    25.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_856_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.508 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_639/CO[3]
                         net (fo=1, routed)           0.000    25.508    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_639_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.622 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_405/CO[3]
                         net (fo=1, routed)           0.000    25.622    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_405_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.736 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    25.736    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_209_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.964 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_76/CO[2]
                         net (fo=23, routed)          0.679    26.643    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[49]
    SLICE_X29Y55         LUT5 (Prop_lut5_I0_O)        0.313    26.956 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1120/O
                         net (fo=1, routed)           0.000    26.956    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1120_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.506 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    27.506    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1018_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_822/CO[3]
                         net (fo=1, routed)           0.000    27.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_822_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.734 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_605/CO[3]
                         net (fo=1, routed)           0.000    27.734    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_605_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.848 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    27.848    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_371_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.076 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_190/CO[2]
                         net (fo=23, routed)          0.937    29.013    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[48]
    SLICE_X31Y55         LUT5 (Prop_lut5_I0_O)        0.313    29.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1124/O
                         net (fo=1, routed)           0.000    29.326    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1124_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.876 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    29.876    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1023_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.990 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_827/CO[3]
                         net (fo=1, routed)           0.000    29.990    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_827_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.104 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_610/CO[3]
                         net (fo=1, routed)           0.000    30.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_610_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.218 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    30.218    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_375_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.446 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_191/CO[2]
                         net (fo=23, routed)          0.852    31.298    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[47]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.313    31.611 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1128/O
                         net (fo=1, routed)           0.000    31.611    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1128_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    32.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1028_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    32.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_832_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.389 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_615/CO[3]
                         net (fo=1, routed)           0.000    32.389    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_615_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_383_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.731 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_193/CO[2]
                         net (fo=23, routed)          0.885    33.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[46]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.313    33.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1132/O
                         net (fo=1, routed)           0.000    33.929    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1132_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    34.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1033_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_837/CO[3]
                         net (fo=1, routed)           0.000    34.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_837_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_620/CO[3]
                         net (fo=1, routed)           0.000    34.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_620_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_387/CO[3]
                         net (fo=1, routed)           0.000    34.821    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_387_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.049 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_194/CO[2]
                         net (fo=23, routed)          0.699    35.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[45]
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.313    36.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1137/O
                         net (fo=1, routed)           0.000    36.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1137_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    36.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1054_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    36.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_861_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_644/CO[3]
                         net (fo=1, routed)           0.000    36.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_644_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_414/CO[3]
                         net (fo=1, routed)           0.000    36.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_414_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    37.174 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_214/CO[2]
                         net (fo=23, routed)          0.673    37.847    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[44]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.310    38.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1141/O
                         net (fo=1, routed)           0.000    38.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1141_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    38.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1059_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    38.821    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_866_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.935 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_649/CO[3]
                         net (fo=1, routed)           0.000    38.935    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_649_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.049 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_418/CO[3]
                         net (fo=1, routed)           0.000    39.049    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_418_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_215/CO[2]
                         net (fo=23, routed)          0.842    40.120    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[43]
    SLICE_X35Y55         LUT5 (Prop_lut5_I0_O)        0.313    40.433 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1145/O
                         net (fo=1, routed)           0.000    40.433    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1145_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.983 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    40.983    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1064_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.097 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    41.097    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_871_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.211 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_654/CO[3]
                         net (fo=1, routed)           0.000    41.211    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_654_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    41.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_426_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.553 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_217/CO[2]
                         net (fo=23, routed)          0.971    42.524    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[42]
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.313    42.837 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1103/O
                         net (fo=1, routed)           0.000    42.837    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1103_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.370 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_930/CO[3]
                         net (fo=1, routed)           0.000    43.370    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_930_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_876/CO[3]
                         net (fo=1, routed)           0.000    43.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_876_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.604 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_659/CO[3]
                         net (fo=1, routed)           0.000    43.604    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_659_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_430/CO[3]
                         net (fo=1, routed)           0.000    43.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_430_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.950 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_218/CO[2]
                         net (fo=23, routed)          0.804    44.754    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[41]
    SLICE_X26Y60         LUT5 (Prop_lut5_I0_O)        0.310    45.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_883/O
                         net (fo=1, routed)           0.000    45.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_883_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.597 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.597    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_664_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.714 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    45.714    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_438_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    45.943 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_220/CO[2]
                         net (fo=23, routed)          0.677    46.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[40]
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.310    46.930 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_929/O
                         net (fo=1, routed)           0.000    46.930    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_929_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.480 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    47.480    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_705_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_486/CO[3]
                         net (fo=1, routed)           0.000    47.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_486_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_481/CO[3]
                         net (fo=1, routed)           0.000    47.708    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_481_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    47.822    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_442_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.050 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_221/CO[2]
                         net (fo=23, routed)          1.112    49.162    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[39]
    SLICE_X26Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    49.946 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_699/CO[3]
                         net (fo=1, routed)           0.000    49.946    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_699_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.063 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    50.063    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_475_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.180 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.180    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_257_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    50.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_253_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    50.526 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_222/CO[2]
                         net (fo=23, routed)          0.834    51.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[38]
    SLICE_X27Y49         LUT5 (Prop_lut5_I3_O)        0.310    51.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_702/O
                         net (fo=1, routed)           0.000    51.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_702_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.221 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_470/CO[3]
                         net (fo=1, routed)           0.001    52.222    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_470_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.336 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_248_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.450 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.450    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_99_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.678 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_98/CO[2]
                         net (fo=23, routed)          0.700    53.378    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[37]
    SLICE_X29Y48         LUT5 (Prop_lut5_I0_O)        0.313    53.691 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_908/O
                         net (fo=1, routed)           0.000    53.691    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_908_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.241 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_693/CO[3]
                         net (fo=1, routed)           0.000    54.241    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_693_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_469/CO[3]
                         net (fo=1, routed)           0.001    54.355    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_469_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    54.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_247_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.583 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    54.583    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_97_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.811 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_39/CO[2]
                         net (fo=23, routed)          0.770    55.581    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[36]
    SLICE_X30Y48         LUT5 (Prop_lut5_I0_O)        0.313    55.894 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_946/O
                         net (fo=1, routed)           0.000    55.894    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_946_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_733/CO[3]
                         net (fo=1, routed)           0.000    56.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_733_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.544 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_497/CO[3]
                         net (fo=1, routed)           0.001    56.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_497_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    56.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_264_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.779 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    56.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_107_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.008 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_41/CO[2]
                         net (fo=23, routed)          0.660    57.668    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[35]
    SLICE_X31Y48         LUT5 (Prop_lut5_I0_O)        0.310    57.978 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_950/O
                         net (fo=1, routed)           0.000    57.978    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_950_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_738/CO[3]
                         net (fo=1, routed)           0.000    58.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_738_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_502/CO[3]
                         net (fo=1, routed)           0.001    58.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_502_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.756 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_269/CO[3]
                         net (fo=1, routed)           0.000    58.756    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_269_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.870 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_115/CO[3]
                         net (fo=1, routed)           0.000    58.870    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_115_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    59.098 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_43/CO[2]
                         net (fo=23, routed)          1.061    60.159    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[34]
    SLICE_X33Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    60.928 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_743/CO[3]
                         net (fo=1, routed)           0.000    60.928    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_743_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_507/CO[3]
                         net (fo=1, routed)           0.000    61.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_507_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.156 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    61.156    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_274_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.270 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    61.270    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_119_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.498 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_44/CO[2]
                         net (fo=23, routed)          0.821    62.319    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[33]
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.313    62.632 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_676/O
                         net (fo=1, routed)           0.000    62.632    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_676_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.182 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    63.182    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_449_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.296 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    63.296    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_227_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.524 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_88/CO[2]
                         net (fo=23, routed)          0.691    64.215    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[32]
    SLICE_X38Y52         LUT5 (Prop_lut5_I0_O)        0.313    64.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1080/O
                         net (fo=1, routed)           0.000    64.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1080_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_890/CO[3]
                         net (fo=1, routed)           0.000    65.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_890_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.178 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_678/CO[3]
                         net (fo=1, routed)           0.000    65.178    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_678_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.295 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_454/CO[3]
                         net (fo=1, routed)           0.000    65.295    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_454_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.412 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    65.412    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_231_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_89/CO[2]
                         net (fo=23, routed)          0.712    66.354    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[31]
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.310    66.664 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1084/O
                         net (fo=1, routed)           0.000    66.664    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1084_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.214 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_895/CO[3]
                         net (fo=1, routed)           0.000    67.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_895_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.328 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    67.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_683_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.442 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_459/CO[3]
                         net (fo=1, routed)           0.000    67.442    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_459_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.556 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_239/CO[3]
                         net (fo=1, routed)           0.000    67.556    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_239_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.784 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_91/CO[2]
                         net (fo=23, routed)          0.888    68.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[30]
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.313    68.985 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1088/O
                         net (fo=1, routed)           0.000    68.985    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1088_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.535 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_900/CO[3]
                         net (fo=1, routed)           0.000    69.535    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_900_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.649 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_688/CO[3]
                         net (fo=1, routed)           0.000    69.649    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_688_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.763 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_464/CO[3]
                         net (fo=1, routed)           0.001    69.764    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_464_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    69.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_243_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.106 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_92/CO[2]
                         net (fo=23, routed)          0.703    70.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[29]
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.313    71.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_90/O
                         net (fo=1, routed)           0.000    71.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_90_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_66_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.785 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.785    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_47_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.899 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_38/CO[3]
                         net (fo=1, routed)           0.001    71.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_38_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_23_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_11/CO[2]
                         net (fo=23, routed)          0.976    73.218    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[28]
    SLICE_X45Y47         LUT5 (Prop_lut5_I0_O)        0.313    73.531 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_86/O
                         net (fo=1, routed)           0.000    73.531    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_86_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.081 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    74.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_61_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.195 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.195    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_45_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.309 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_33/CO[3]
                         net (fo=1, routed)           0.001    74.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_33_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_15_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_12/CO[2]
                         net (fo=23, routed)          0.528    75.180    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[27]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.313    75.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_82/O
                         net (fo=1, routed)           0.000    75.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_82_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_56/CO[3]
                         net (fo=1, routed)           0.001    76.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_56_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.158 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.158    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_40_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.272 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.272    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_29_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.386 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.386    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_14_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.614 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_9/CO[2]
                         net (fo=25, routed)          0.493    77.107    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[26]
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.313    77.420 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_78/O
                         net (fo=1, routed)           0.000    77.420    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_78_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.970 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.970    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_51_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.084 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.084    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_35_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.198 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.198    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_24_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.312 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.312    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_15_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.540 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_13/CO[2]
                         net (fo=24, routed)          0.654    79.194    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[25]
    SLICE_X46Y54         LUT2 (Prop_lut2_I1_O)        0.313    79.507 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_74/O
                         net (fo=1, routed)           0.000    79.507    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_74_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.040 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.040    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_50_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    80.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_34_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_23_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.391 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    80.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_14_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_8/CO[2]
                         net (fo=24, routed)          0.648    81.268    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[24]
    SLICE_X47Y54         LUT2 (Prop_lut2_I1_O)        0.310    81.578 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1017/O
                         net (fo=1, routed)           0.000    81.578    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1017_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_817/CO[3]
                         net (fo=1, routed)           0.000    82.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_817_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_24_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_19_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_15_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.698 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_10/CO[2]
                         net (fo=24, routed)          0.654    83.353    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[23]
    SLICE_X45Y58         LUT5 (Prop_lut5_I3_O)        0.313    83.666 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_821/O
                         net (fo=1, routed)           0.000    83.666    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_821_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    84.198 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_600/CO[3]
                         net (fo=1, routed)           0.000    84.198    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_600_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.312 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.312    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_9_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.426 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.426    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_5_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_4/CO[2]
                         net (fo=24, routed)          0.765    85.419    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[22]
    SLICE_X44Y55         LUT2 (Prop_lut2_I1_O)        0.313    85.732 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1009/O
                         net (fo=1, routed)           0.000    85.732    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1009_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000    86.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_800_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.396 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    86.396    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_565_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.510 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_362/CO[3]
                         net (fo=1, routed)           0.000    86.510    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_362_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.624 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    86.624    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][2]_i_9_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.852 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][2]_i_8/CO[2]
                         net (fo=24, routed)          0.824    87.676    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[21]
    SLICE_X43Y55         LUT5 (Prop_lut5_I3_O)        0.313    87.989 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_803/O
                         net (fo=1, routed)           0.000    87.989    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_803_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.539 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    88.539    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_560_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.653 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_322/CO[3]
                         net (fo=1, routed)           0.000    88.653    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_322_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.767 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_184/CO[3]
                         net (fo=1, routed)           0.000    88.767    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_184_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][1]_i_4/CO[2]
                         net (fo=24, routed)          0.796    89.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[20]
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.313    90.104 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1001/O
                         net (fo=1, routed)           0.000    90.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1001_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.637 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_790/CO[3]
                         net (fo=1, routed)           0.000    90.637    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_790_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.754 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    90.754    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_555_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.871 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    90.871    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_317_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.988 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    90.988    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_147_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    91.217 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_65/CO[2]
                         net (fo=25, routed)          0.675    91.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[19]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.310    92.203 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_997/O
                         net (fo=1, routed)           0.000    92.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_997_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.753 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_789/CO[3]
                         net (fo=1, routed)           0.000    92.753    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_789_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.867 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000    92.867    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_554_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.981 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    92.981    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_316_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_146_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_54/CO[2]
                         net (fo=26, routed)          0.716    94.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[18]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.313    94.351 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1107/O
                         net (fo=1, routed)           0.000    94.351    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1107_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.901 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    94.901    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_955_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.015 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000    95.015    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_748_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    95.129    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_518_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    95.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_285_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.471 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_128/CO[2]
                         net (fo=24, routed)          1.069    96.540    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[17]
    SLICE_X38Y46         LUT2 (Prop_lut2_I1_O)        0.313    96.853 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1111/O
                         net (fo=1, routed)           0.000    96.853    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1111_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.386 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_960/CO[3]
                         net (fo=1, routed)           0.000    97.386    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_960_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_753/CO[3]
                         net (fo=1, routed)           0.000    97.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_753_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    97.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_523_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.737 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_289/CO[3]
                         net (fo=1, routed)           0.001    97.738    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_289_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    97.967 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_129/CO[2]
                         net (fo=24, routed)          0.810    98.777    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[16]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.310    99.087 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_284/O
                         net (fo=1, routed)           0.000    99.087    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_284_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.637 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_244/CO[3]
                         net (fo=1, routed)           0.000    99.637    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_244_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.751 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_192/CO[3]
                         net (fo=1, routed)           0.000    99.751    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_192_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.865 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_138/CO[3]
                         net (fo=1, routed)           0.000    99.865    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_138_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.979 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_81/CO[3]
                         net (fo=1, routed)           0.001    99.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_81_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.208 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_283/CO[2]
                         net (fo=24, routed)          0.824   101.032    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[15]
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.313   101.345 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_280/O
                         net (fo=1, routed)           0.000   101.345    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_280_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_239/CO[3]
                         net (fo=1, routed)           0.000   101.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_239_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_187/CO[3]
                         net (fo=1, routed)           0.000   101.995    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_187_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_124/CO[3]
                         net (fo=1, routed)           0.000   102.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_124_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.229 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000   102.229    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_80_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_34/CO[2]
                         net (fo=24, routed)          0.853   103.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[14]
    SLICE_X35Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766   104.076 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_230/CO[3]
                         net (fo=1, routed)           0.000   104.076    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_230_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.190 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_182/CO[3]
                         net (fo=1, routed)           0.000   104.190    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_182_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.304 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_119/CO[3]
                         net (fo=1, routed)           0.000   104.304    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_119_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.418 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.418    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_65_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.646 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_284/CO[2]
                         net (fo=24, routed)          0.721   105.368    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[13]
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.313   105.681 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_272/O
                         net (fo=1, routed)           0.000   105.681    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_272_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.214 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_225/CO[3]
                         net (fo=1, routed)           0.000   106.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_225_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.331 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_172/CO[3]
                         net (fo=1, routed)           0.000   106.331    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_172_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.448 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_118/CO[3]
                         net (fo=1, routed)           0.000   106.448    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_118_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.565 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_64/CO[3]
                         net (fo=1, routed)           0.000   106.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_64_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   106.794 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_30/CO[2]
                         net (fo=24, routed)          0.830   107.624    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[12]
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.310   107.934 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_268/O
                         net (fo=1, routed)           0.000   107.934    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_268_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.467 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_220/CO[3]
                         net (fo=1, routed)           0.000   108.467    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_220_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000   108.584    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_167_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.701 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_105/CO[3]
                         net (fo=1, routed)           0.000   108.701    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_105_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.818 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000   108.818    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_69_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   109.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_31/CO[2]
                         net (fo=24, routed)          0.891   109.938    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[11]
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.310   110.248 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_264/O
                         net (fo=1, routed)           0.000   110.248    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_264_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.798 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_215/CO[3]
                         net (fo=1, routed)           0.000   110.798    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_215_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.912 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000   110.912    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_162_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.026 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000   111.026    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_100_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.140 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000   111.140    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_47_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   111.368 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_33/CO[2]
                         net (fo=24, routed)          0.644   112.012    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[10]
    SLICE_X30Y42         LUT2 (Prop_lut2_I1_O)        0.313   112.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_260/O
                         net (fo=1, routed)           0.000   112.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_260_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_214/CO[3]
                         net (fo=1, routed)           0.000   112.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_214_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.975 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_161/CO[3]
                         net (fo=1, routed)           0.000   112.975    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_161_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000   113.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_99_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_46/CO[3]
                         net (fo=1, routed)           0.000   113.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_46_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   113.438 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_24/CO[2]
                         net (fo=24, routed)          0.997   114.435    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[9]
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.310   114.745 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_256/O
                         net (fo=1, routed)           0.000   114.745    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_256_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   115.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_205/CO[3]
                         net (fo=1, routed)           0.000   115.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_205_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000   115.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_177_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_110/CO[3]
                         net (fo=1, routed)           0.000   115.512    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_110_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.629 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_59/CO[3]
                         net (fo=1, routed)           0.000   115.629    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_59_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   115.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_28/CO[2]
                         net (fo=24, routed)          0.823   116.681    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[8]
    SLICE_X19Y42         LUT2 (Prop_lut2_I1_O)        0.310   116.991 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_213/O
                         net (fo=1, routed)           0.000   116.991    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_213_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.541 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_156/CO[3]
                         net (fo=1, routed)           0.000   117.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_156_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.655 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_151/CO[3]
                         net (fo=1, routed)           0.000   117.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_151_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.769 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_133/CO[3]
                         net (fo=1, routed)           0.000   117.769    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_133_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.883 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000   117.883    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_73_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   118.111 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_32/CO[2]
                         net (fo=24, routed)          0.865   118.976    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[7]
    SLICE_X18Y43         LUT2 (Prop_lut2_I1_O)        0.313   119.289 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_993/O
                         net (fo=1, routed)           0.000   119.289    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_993_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.822 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_784/CO[3]
                         net (fo=1, routed)           0.000   119.822    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_784_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.939 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_94/CO[3]
                         net (fo=1, routed)           0.000   119.939    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_94_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.056 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000   120.056    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_89_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.173 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000   120.173    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_85_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   120.402 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_63/CO[2]
                         net (fo=24, routed)          0.906   121.308    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[6]
    SLICE_X22Y43         LUT2 (Prop_lut2_I1_O)        0.310   121.618 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_984/O
                         net (fo=1, routed)           0.000   121.618    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_984_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.151 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_774/CO[3]
                         net (fo=1, routed)           0.000   122.151    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_774_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.268 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_549/CO[3]
                         net (fo=1, routed)           0.000   122.268    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_549_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.385 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_41/CO[3]
                         net (fo=1, routed)           0.000   122.385    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_41_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000   122.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_37_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   122.731 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_36/CO[2]
                         net (fo=24, routed)          0.690   123.421    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[5]
    SLICE_X23Y44         LUT2 (Prop_lut2_I1_O)        0.310   123.731 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_980/O
                         net (fo=1, routed)           0.000   123.731    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_980_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_769/CO[3]
                         net (fo=1, routed)           0.000   124.281    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_769_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_539/CO[3]
                         net (fo=1, routed)           0.000   124.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_539_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.509 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_311/CO[3]
                         net (fo=1, routed)           0.000   124.509    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_311_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.623 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_20/CO[3]
                         net (fo=1, routed)           0.000   124.623    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_20_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   124.851 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_19/CO[2]
                         net (fo=24, routed)          0.912   125.764    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[4]
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.313   126.077 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_976/O
                         net (fo=1, routed)           0.000   126.077    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_976_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.627 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_764/CO[3]
                         net (fo=1, routed)           0.000   126.627    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_764_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.741 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_534/CO[3]
                         net (fo=1, routed)           0.000   126.741    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_534_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.855 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_303/CO[3]
                         net (fo=1, routed)           0.000   126.855    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_303_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.969 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_142/CO[3]
                         net (fo=1, routed)           0.000   126.969    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_142_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   127.197 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_13/CO[2]
                         net (fo=25, routed)          0.692   127.889    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[3]
    SLICE_X25Y43         LUT2 (Prop_lut2_I1_O)        0.313   128.202 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_972/O
                         net (fo=1, routed)           0.000   128.202    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_972_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.752 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_759/CO[3]
                         net (fo=1, routed)           0.000   128.752    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_759_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.866 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_529/CO[3]
                         net (fo=1, routed)           0.000   128.866    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_529_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.980 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_298/CO[3]
                         net (fo=1, routed)           0.000   128.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_298_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.094 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_137/CO[3]
                         net (fo=1, routed)           0.000   129.094    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_137_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   129.322 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_53/CO[2]
                         net (fo=23, routed)          0.793   130.115    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[2]
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.313   130.428 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_968/O
                         net (fo=1, routed)           0.000   130.428    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_968_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.978 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_758/CO[3]
                         net (fo=1, routed)           0.000   130.978    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_758_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_528/CO[3]
                         net (fo=1, routed)           0.000   131.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_528_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.206 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   131.206    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_297_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_136/CO[3]
                         net (fo=1, routed)           0.000   131.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_136_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   131.548 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_51/CO[2]
                         net (fo=23, routed)          0.781   132.329    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[1]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.313   132.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1116/O
                         net (fo=1, routed)           0.000   132.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1116_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   133.174 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_985/CO[3]
                         net (fo=1, routed)           0.000   133.174    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_985_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.288 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_779/CO[3]
                         net (fo=1, routed)           0.000   133.288    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_779_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.402 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   133.402    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_544_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_308/CO[3]
                         net (fo=1, routed)           0.000   133.516    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_308_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   133.673 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_141/CO[1]
                         net (fo=2, routed)           0.680   134.353    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[0]
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.329   134.682 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_131/O
                         net (fo=1, routed)           0.520   135.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_131_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   135.798 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000   135.798    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_50_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   135.915 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000   135.915    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_27_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.032 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_25/CO[3]
                         net (fo=1, routed)           0.001   136.032    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_25_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   136.347 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_130/O[3]
                         net (fo=2, routed)           0.638   136.985    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg0[16]
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.307   137.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_49/O
                         net (fo=1, routed)           0.000   137.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/L95_in[13]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   137.805 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_17/CO[3]
                         net (fo=1, routed)           0.001   137.806    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_17_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   137.923 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   137.923    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   138.162 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_7/O[2]
                         net (fo=2, routed)           0.598   138.760    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_7_n_5
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.301   139.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][9]_i_4/O
                         net (fo=1, routed)           0.623   139.684    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/result__0[-1]
    SLICE_X34Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   140.204 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   140.204    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_3_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.321 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000   140.321    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_12_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.438 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   140.438    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_3_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.555 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000   140.555    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_32_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.672 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   140.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_31_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.789 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000   140.789    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_25_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   141.028 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_6/O[2]
                         net (fo=2, routed)           0.837   141.865    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/GEN2[3].neu/sig/p_15_in
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.301   142.166 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_77/O
                         net (fo=1, routed)           0.162   142.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_77_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I4_O)        0.124   142.452 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_29/O
                         net (fo=1, routed)           0.452   142.904    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg__2_18
    SLICE_X30Y63         LUT5 (Prop_lut5_I1_O)        0.124   143.028 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_7/O
                         net (fo=47, routed)          0.966   143.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_7_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.124   144.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_22/O
                         net (fo=4, routed)           0.532   144.650    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_22_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   145.245 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.245    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_3_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][8]_i_3_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   145.581 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][12]_i_3/O[0]
                         net (fo=2, routed)           0.946   146.527    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer_n_245
    SLICE_X39Y65         LUT4 (Prop_lut4_I1_O)        0.295   146.822 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_188/O
                         net (fo=1, routed)           0.645   147.467    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_188_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124   147.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_67/O
                         net (fo=1, routed)           0.517   148.108    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg__2_20
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.124   148.232 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_24/O
                         net (fo=2, routed)           0.173   148.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_24_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124   148.529 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_3/O
                         net (fo=16, routed)          0.397   148.926    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_3_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124   149.050 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_3/O
                         net (fo=1, routed)           0.670   149.720    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/arg__2_5
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124   149.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/hid_vector[3][5]_i_1/O
                         net (fo=5, routed)           0.546   150.390    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/state_reg[3]
    SLICE_X39Y64         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.474    12.653    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/s00_axi_aclk
    SLICE_X39Y64         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][5]/C
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X39Y64         FDSE (Setup_fdse_C_S)       -0.429    12.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][5]
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                        -150.390    
  -------------------------------------------------------------------
                         slack                               -138.206    

Slack (VIOLATED) :        -138.174ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        147.221ns  (logic 89.248ns (60.622%)  route 57.973ns (39.378%))
  Logic Levels:           348  (CARRY4=279 LUT1=2 LUT2=23 LUT3=3 LUT4=4 LUT5=30 LUT6=7)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.844     3.138    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/s00_axi_aclk
    DSP48_X1Y16          DSP48E1                                      r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     7.147 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__1/P[12]
                         net (fo=3, routed)           1.228     8.375    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/to_s14[4]
    SLICE_X13Y42         LUT3 (Prop_lut3_I0_O)        0.124     8.499 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_11__2/O
                         net (fo=2, routed)           0.307     8.806    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_11__2_n_0
    SLICE_X13Y41         LUT5 (Prop_lut5_I1_O)        0.124     8.930 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_3__2/O
                         net (fo=2, routed)           0.434     9.363    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_3__2_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     9.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_i_7__2_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__0_n_0
    SLICE_X15Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.371 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__1/O[1]
                         net (fo=2, routed)           0.471    10.842    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/arg__2_carry__1_n_6
    SLICE_X16Y44         LUT1 (Prop_lut1_I0_O)        0.303    11.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_335/O
                         net (fo=1, routed)           0.000    11.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_335_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.658 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    11.658    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_153_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.973 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_56/O[3]
                         net (fo=195, routed)         0.927    12.900    design_1_i/mem_axi_0/U0_n_12
    SLICE_X14Y48         LUT3 (Prop_lut3_I2_O)        0.307    13.207 r  design_1_i/mem_axi_0/hid_vector[3][15]_i_816/O
                         net (fo=1, routed)           0.000    13.207    design_1_i/mem_axi_0/hid_vector[3][15]_i_816_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.634 r  design_1_i/mem_axi_0/hid_vector_reg[3][15]_i_595/O[1]
                         net (fo=1, routed)           0.300    13.934    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/S[1]
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    14.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_351/CO[3]
                         net (fo=1, routed)           0.000    14.641    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_351_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.975 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_174/O[1]
                         net (fo=34, routed)          1.420    16.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/sig/abso/p_1_in
    SLICE_X26Y56         LUT4 (Prop_lut4_I1_O)        0.303    16.698 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_179/O
                         net (fo=2, routed)           0.680    17.378    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_179_n_0
    SLICE_X26Y56         LUT5 (Prop_lut5_I2_O)        0.124    17.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_62/O
                         net (fo=2, routed)           1.003    18.506    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_62_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.910 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_724/CO[3]
                         net (fo=1, routed)           0.000    18.910    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_724_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.027 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_491/CO[3]
                         net (fo=1, routed)           0.000    19.027    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_491_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_i_262/CO[0]
                         net (fo=848, routed)         1.088    20.369    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector_reg[3][15]_2[0]
    SLICE_X28Y49         LUT3 (Prop_lut3_I1_O)        0.367    20.736 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/MC/hid_vector[3][15]_i_850/O
                         net (fo=1, routed)           0.000    20.736    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg__2_24[0]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.268 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_625/CO[3]
                         net (fo=1, routed)           0.001    21.268    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_625_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    21.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_391_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.496 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    21.496    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_198_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.653 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_73/CO[1]
                         net (fo=23, routed)          0.727    22.380    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[51]
    SLICE_X27Y53         LUT5 (Prop_lut5_I0_O)        0.329    22.709 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1049/O
                         net (fo=1, routed)           0.000    22.709    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1049_n_0
    SLICE_X27Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.259 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    23.259    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_851_n_0
    SLICE_X27Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.373 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_634/CO[3]
                         net (fo=1, routed)           0.000    23.373    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_634_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    23.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_400_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.601 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    23.601    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_205_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.829 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_75/CO[2]
                         net (fo=23, routed)          0.702    24.531    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[50]
    SLICE_X28Y54         LUT5 (Prop_lut5_I0_O)        0.313    24.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1053/O
                         net (fo=1, routed)           0.000    24.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1053_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.394 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_856/CO[3]
                         net (fo=1, routed)           0.000    25.394    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_856_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.508 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_639/CO[3]
                         net (fo=1, routed)           0.000    25.508    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_639_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.622 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_405/CO[3]
                         net (fo=1, routed)           0.000    25.622    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_405_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.736 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    25.736    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_209_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.964 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_76/CO[2]
                         net (fo=23, routed)          0.679    26.643    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[49]
    SLICE_X29Y55         LUT5 (Prop_lut5_I0_O)        0.313    26.956 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1120/O
                         net (fo=1, routed)           0.000    26.956    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1120_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.506 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    27.506    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1018_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_822/CO[3]
                         net (fo=1, routed)           0.000    27.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_822_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.734 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_605/CO[3]
                         net (fo=1, routed)           0.000    27.734    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_605_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.848 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    27.848    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_371_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.076 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_190/CO[2]
                         net (fo=23, routed)          0.937    29.013    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[48]
    SLICE_X31Y55         LUT5 (Prop_lut5_I0_O)        0.313    29.326 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1124/O
                         net (fo=1, routed)           0.000    29.326    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1124_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.876 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    29.876    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1023_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.990 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_827/CO[3]
                         net (fo=1, routed)           0.000    29.990    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_827_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.104 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_610/CO[3]
                         net (fo=1, routed)           0.000    30.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_610_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.218 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    30.218    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_375_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.446 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_191/CO[2]
                         net (fo=23, routed)          0.852    31.298    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[47]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.313    31.611 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1128/O
                         net (fo=1, routed)           0.000    31.611    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1128_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1028/CO[3]
                         net (fo=1, routed)           0.000    32.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1028_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    32.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_832_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.389 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_615/CO[3]
                         net (fo=1, routed)           0.000    32.389    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_615_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_383/CO[3]
                         net (fo=1, routed)           0.000    32.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_383_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.731 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_193/CO[2]
                         net (fo=23, routed)          0.885    33.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[46]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.313    33.929 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1132/O
                         net (fo=1, routed)           0.000    33.929    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1132_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.479 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    34.479    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1033_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.593 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_837/CO[3]
                         net (fo=1, routed)           0.000    34.593    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_837_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_620/CO[3]
                         net (fo=1, routed)           0.000    34.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_620_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_387/CO[3]
                         net (fo=1, routed)           0.000    34.821    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_387_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.049 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_194/CO[2]
                         net (fo=23, routed)          0.699    35.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[45]
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.313    36.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1137/O
                         net (fo=1, routed)           0.000    36.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1137_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    36.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1054_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.711 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    36.711    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_861_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_644/CO[3]
                         net (fo=1, routed)           0.000    36.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_644_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.945 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_414/CO[3]
                         net (fo=1, routed)           0.000    36.945    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_414_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    37.174 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_214/CO[2]
                         net (fo=23, routed)          0.673    37.847    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[44]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.310    38.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1141/O
                         net (fo=1, routed)           0.000    38.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1141_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.707 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    38.707    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1059_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.821 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    38.821    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_866_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.935 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_649/CO[3]
                         net (fo=1, routed)           0.000    38.935    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_649_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.049 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_418/CO[3]
                         net (fo=1, routed)           0.000    39.049    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_418_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_215/CO[2]
                         net (fo=23, routed)          0.842    40.120    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[43]
    SLICE_X35Y55         LUT5 (Prop_lut5_I0_O)        0.313    40.433 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1145/O
                         net (fo=1, routed)           0.000    40.433    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1145_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.983 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    40.983    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_1064_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.097 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_871/CO[3]
                         net (fo=1, routed)           0.000    41.097    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_871_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.211 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_654/CO[3]
                         net (fo=1, routed)           0.000    41.211    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_654_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    41.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_426_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.553 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_217/CO[2]
                         net (fo=23, routed)          0.971    42.524    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[42]
    SLICE_X30Y55         LUT5 (Prop_lut5_I0_O)        0.313    42.837 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1103/O
                         net (fo=1, routed)           0.000    42.837    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1103_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.370 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_930/CO[3]
                         net (fo=1, routed)           0.000    43.370    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_930_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_876/CO[3]
                         net (fo=1, routed)           0.000    43.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_876_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.604 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_659/CO[3]
                         net (fo=1, routed)           0.000    43.604    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_659_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_430/CO[3]
                         net (fo=1, routed)           0.000    43.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_430_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    43.950 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_218/CO[2]
                         net (fo=23, routed)          0.804    44.754    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[41]
    SLICE_X26Y60         LUT5 (Prop_lut5_I0_O)        0.310    45.064 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_883/O
                         net (fo=1, routed)           0.000    45.064    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_883_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.597 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.597    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_664_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.714 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    45.714    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_438_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    45.943 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_220/CO[2]
                         net (fo=23, routed)          0.677    46.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[40]
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.310    46.930 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_929/O
                         net (fo=1, routed)           0.000    46.930    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_929_n_0
    SLICE_X27Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.480 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    47.480    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_705_n_0
    SLICE_X27Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.594 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_486/CO[3]
                         net (fo=1, routed)           0.000    47.594    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_486_n_0
    SLICE_X27Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.708 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_481/CO[3]
                         net (fo=1, routed)           0.000    47.708    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_481_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.822 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    47.822    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_442_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.050 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_221/CO[2]
                         net (fo=23, routed)          1.112    49.162    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[39]
    SLICE_X26Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    49.946 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_699/CO[3]
                         net (fo=1, routed)           0.000    49.946    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_699_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.063 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    50.063    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_475_n_0
    SLICE_X26Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.180 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    50.180    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_257_n_0
    SLICE_X26Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_253/CO[3]
                         net (fo=1, routed)           0.000    50.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_253_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    50.526 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_222/CO[2]
                         net (fo=23, routed)          0.834    51.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[38]
    SLICE_X27Y49         LUT5 (Prop_lut5_I3_O)        0.310    51.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_702/O
                         net (fo=1, routed)           0.000    51.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_702_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.221 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_470/CO[3]
                         net (fo=1, routed)           0.001    52.222    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_470_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.336 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    52.336    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_248_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.450 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    52.450    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_99_n_0
    SLICE_X27Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.678 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_98/CO[2]
                         net (fo=23, routed)          0.700    53.378    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[37]
    SLICE_X29Y48         LUT5 (Prop_lut5_I0_O)        0.313    53.691 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_908/O
                         net (fo=1, routed)           0.000    53.691    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_908_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.241 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_693/CO[3]
                         net (fo=1, routed)           0.000    54.241    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_693_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_469/CO[3]
                         net (fo=1, routed)           0.001    54.355    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_469_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    54.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_247_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.583 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_97/CO[3]
                         net (fo=1, routed)           0.000    54.583    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_97_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.811 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_39/CO[2]
                         net (fo=23, routed)          0.770    55.581    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[36]
    SLICE_X30Y48         LUT5 (Prop_lut5_I0_O)        0.313    55.894 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_946/O
                         net (fo=1, routed)           0.000    55.894    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_946_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_733/CO[3]
                         net (fo=1, routed)           0.000    56.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_733_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.544 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_497/CO[3]
                         net (fo=1, routed)           0.001    56.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_497_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    56.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_264_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.779 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_107/CO[3]
                         net (fo=1, routed)           0.000    56.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_107_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    57.008 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_41/CO[2]
                         net (fo=23, routed)          0.660    57.668    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[35]
    SLICE_X31Y48         LUT5 (Prop_lut5_I0_O)        0.310    57.978 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_950/O
                         net (fo=1, routed)           0.000    57.978    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_950_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_738/CO[3]
                         net (fo=1, routed)           0.000    58.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_738_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_502/CO[3]
                         net (fo=1, routed)           0.001    58.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_502_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.756 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_269/CO[3]
                         net (fo=1, routed)           0.000    58.756    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_269_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.870 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_115/CO[3]
                         net (fo=1, routed)           0.000    58.870    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_115_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    59.098 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_43/CO[2]
                         net (fo=23, routed)          1.061    60.159    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[34]
    SLICE_X33Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    60.928 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_743/CO[3]
                         net (fo=1, routed)           0.000    60.928    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_743_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_507/CO[3]
                         net (fo=1, routed)           0.000    61.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_507_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.156 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    61.156    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_274_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.270 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    61.270    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_119_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.498 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_44/CO[2]
                         net (fo=23, routed)          0.821    62.319    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[33]
    SLICE_X35Y51         LUT5 (Prop_lut5_I0_O)        0.313    62.632 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_676/O
                         net (fo=1, routed)           0.000    62.632    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_676_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.182 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    63.182    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_449_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.296 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    63.296    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_227_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.524 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_88/CO[2]
                         net (fo=23, routed)          0.691    64.215    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[32]
    SLICE_X38Y52         LUT5 (Prop_lut5_I0_O)        0.313    64.528 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1080/O
                         net (fo=1, routed)           0.000    64.528    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1080_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_890/CO[3]
                         net (fo=1, routed)           0.000    65.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_890_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.178 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_678/CO[3]
                         net (fo=1, routed)           0.000    65.178    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_678_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.295 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_454/CO[3]
                         net (fo=1, routed)           0.000    65.295    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_454_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.412 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    65.412    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_231_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_89/CO[2]
                         net (fo=23, routed)          0.712    66.354    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[31]
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.310    66.664 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1084/O
                         net (fo=1, routed)           0.000    66.664    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1084_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.214 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_895/CO[3]
                         net (fo=1, routed)           0.000    67.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_895_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.328 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    67.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_683_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.442 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_459/CO[3]
                         net (fo=1, routed)           0.000    67.442    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_459_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.556 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_239/CO[3]
                         net (fo=1, routed)           0.000    67.556    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_239_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    67.784 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_91/CO[2]
                         net (fo=23, routed)          0.888    68.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[30]
    SLICE_X39Y47         LUT5 (Prop_lut5_I0_O)        0.313    68.985 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1088/O
                         net (fo=1, routed)           0.000    68.985    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1088_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.535 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_900/CO[3]
                         net (fo=1, routed)           0.000    69.535    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_900_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.649 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_688/CO[3]
                         net (fo=1, routed)           0.000    69.649    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_688_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.763 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_464/CO[3]
                         net (fo=1, routed)           0.001    69.764    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_464_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    69.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_243_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.106 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_92/CO[2]
                         net (fo=23, routed)          0.703    70.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[29]
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.313    71.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_90/O
                         net (fo=1, routed)           0.000    71.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_90_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.671 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_66/CO[3]
                         net (fo=1, routed)           0.000    71.671    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_66_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.785 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.785    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_47_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.899 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_38/CO[3]
                         net (fo=1, routed)           0.001    71.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_38_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.014 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.014    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_23_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_11/CO[2]
                         net (fo=23, routed)          0.976    73.218    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[28]
    SLICE_X45Y47         LUT5 (Prop_lut5_I0_O)        0.313    73.531 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_86/O
                         net (fo=1, routed)           0.000    73.531    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_86_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.081 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    74.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_61_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.195 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    74.195    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_45_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.309 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_33/CO[3]
                         net (fo=1, routed)           0.001    74.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_33_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.424    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_15_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.652 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_12/CO[2]
                         net (fo=23, routed)          0.528    75.180    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[27]
    SLICE_X44Y49         LUT5 (Prop_lut5_I0_O)        0.313    75.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_82/O
                         net (fo=1, routed)           0.000    75.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_82_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.043 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_56/CO[3]
                         net (fo=1, routed)           0.001    76.044    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_56_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.158 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.158    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_40_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.272 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    76.272    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_29_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.386 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    76.386    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_14_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    76.614 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_9/CO[2]
                         net (fo=25, routed)          0.493    77.107    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[26]
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.313    77.420 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_78/O
                         net (fo=1, routed)           0.000    77.420    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_78_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.970 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    77.970    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_51_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.084 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.084    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_35_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.198 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.198    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_24_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.312 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.312    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_15_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.540 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_13/CO[2]
                         net (fo=24, routed)          0.654    79.194    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[25]
    SLICE_X46Y54         LUT2 (Prop_lut2_I1_O)        0.313    79.507 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_74/O
                         net (fo=1, routed)           0.000    79.507    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_74_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.040 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    80.040    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_50_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.157 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    80.157    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_34_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.274    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_23_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.391 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    80.391    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_14_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    80.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_8/CO[2]
                         net (fo=24, routed)          0.648    81.268    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[24]
    SLICE_X47Y54         LUT2 (Prop_lut2_I1_O)        0.310    81.578 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1017/O
                         net (fo=1, routed)           0.000    81.578    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1017_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.128 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_817/CO[3]
                         net (fo=1, routed)           0.000    82.128    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_817_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.242 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    82.242    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_24_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.356 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.356    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_19_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_15_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.698 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_10/CO[2]
                         net (fo=24, routed)          0.654    83.353    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[23]
    SLICE_X45Y58         LUT5 (Prop_lut5_I3_O)        0.313    83.666 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_821/O
                         net (fo=1, routed)           0.000    83.666    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_821_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    84.198 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_600/CO[3]
                         net (fo=1, routed)           0.000    84.198    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_600_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.312 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    84.312    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_9_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.426 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    84.426    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_5_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    84.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][3]_i_4/CO[2]
                         net (fo=24, routed)          0.765    85.419    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[22]
    SLICE_X44Y55         LUT2 (Prop_lut2_I1_O)        0.313    85.732 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1009/O
                         net (fo=1, routed)           0.000    85.732    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1009_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000    86.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_800_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.396 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    86.396    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_565_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.510 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_362/CO[3]
                         net (fo=1, routed)           0.000    86.510    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_362_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.624 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    86.624    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][2]_i_9_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    86.852 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][2]_i_8/CO[2]
                         net (fo=24, routed)          0.824    87.676    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[21]
    SLICE_X43Y55         LUT5 (Prop_lut5_I3_O)        0.313    87.989 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_803/O
                         net (fo=1, routed)           0.000    87.989    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_803_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.539 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    88.539    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_560_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.653 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_322/CO[3]
                         net (fo=1, routed)           0.000    88.653    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_322_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.767 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_184/CO[3]
                         net (fo=1, routed)           0.000    88.767    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_184_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    88.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][1]_i_4/CO[2]
                         net (fo=24, routed)          0.796    89.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[20]
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.313    90.104 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1001/O
                         net (fo=1, routed)           0.000    90.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1001_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    90.637 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_790/CO[3]
                         net (fo=1, routed)           0.000    90.637    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_790_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.754 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    90.754    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_555_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.871 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    90.871    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_317_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.988 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    90.988    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_147_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    91.217 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_65/CO[2]
                         net (fo=25, routed)          0.675    91.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[19]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.310    92.203 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_997/O
                         net (fo=1, routed)           0.000    92.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_997_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.753 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_789/CO[3]
                         net (fo=1, routed)           0.000    92.753    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_789_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.867 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000    92.867    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_554_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.981 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    92.981    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_316_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    93.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_146_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    93.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_54/CO[2]
                         net (fo=26, routed)          0.716    94.038    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[18]
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.313    94.351 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1107/O
                         net (fo=1, routed)           0.000    94.351    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1107_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.901 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    94.901    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_955_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.015 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000    95.015    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_748_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    95.129    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_518_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.243 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    95.243    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_285_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    95.471 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_128/CO[2]
                         net (fo=24, routed)          1.069    96.540    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[17]
    SLICE_X38Y46         LUT2 (Prop_lut2_I1_O)        0.313    96.853 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1111/O
                         net (fo=1, routed)           0.000    96.853    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1111_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.386 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_960/CO[3]
                         net (fo=1, routed)           0.000    97.386    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_960_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_753/CO[3]
                         net (fo=1, routed)           0.000    97.503    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_753_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    97.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_523_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.737 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_289/CO[3]
                         net (fo=1, routed)           0.001    97.738    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_289_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    97.967 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_129/CO[2]
                         net (fo=24, routed)          0.810    98.777    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[16]
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.310    99.087 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_284/O
                         net (fo=1, routed)           0.000    99.087    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_284_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.637 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_244/CO[3]
                         net (fo=1, routed)           0.000    99.637    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_244_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.751 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_192/CO[3]
                         net (fo=1, routed)           0.000    99.751    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_192_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.865 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_138/CO[3]
                         net (fo=1, routed)           0.000    99.865    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_138_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.979 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_81/CO[3]
                         net (fo=1, routed)           0.001    99.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_81_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.208 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_283/CO[2]
                         net (fo=24, routed)          0.824   101.032    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[15]
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.313   101.345 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_280/O
                         net (fo=1, routed)           0.000   101.345    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_280_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.878 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_239/CO[3]
                         net (fo=1, routed)           0.000   101.878    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_239_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.995 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_187/CO[3]
                         net (fo=1, routed)           0.000   101.995    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_187_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_124/CO[3]
                         net (fo=1, routed)           0.000   102.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_124_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.229 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000   102.229    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_80_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.458 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_34/CO[2]
                         net (fo=24, routed)          0.853   103.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[14]
    SLICE_X35Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766   104.076 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_230/CO[3]
                         net (fo=1, routed)           0.000   104.076    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_230_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.190 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_182/CO[3]
                         net (fo=1, routed)           0.000   104.190    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_182_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.304 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_119/CO[3]
                         net (fo=1, routed)           0.000   104.304    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_119_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.418 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_65/CO[3]
                         net (fo=1, routed)           0.000   104.418    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_65_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.646 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_284/CO[2]
                         net (fo=24, routed)          0.721   105.368    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[13]
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.313   105.681 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_272/O
                         net (fo=1, routed)           0.000   105.681    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_272_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   106.214 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_225/CO[3]
                         net (fo=1, routed)           0.000   106.214    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_225_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.331 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_172/CO[3]
                         net (fo=1, routed)           0.000   106.331    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_172_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.448 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_118/CO[3]
                         net (fo=1, routed)           0.000   106.448    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_118_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.565 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_64/CO[3]
                         net (fo=1, routed)           0.000   106.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_64_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   106.794 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_30/CO[2]
                         net (fo=24, routed)          0.830   107.624    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[12]
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.310   107.934 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_268/O
                         net (fo=1, routed)           0.000   107.934    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_268_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   108.467 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_220/CO[3]
                         net (fo=1, routed)           0.000   108.467    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_220_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000   108.584    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_167_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.701 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_105/CO[3]
                         net (fo=1, routed)           0.000   108.701    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_105_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   108.818 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000   108.818    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_69_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   109.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_31/CO[2]
                         net (fo=24, routed)          0.891   109.938    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[11]
    SLICE_X31Y42         LUT2 (Prop_lut2_I1_O)        0.310   110.248 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_264/O
                         net (fo=1, routed)           0.000   110.248    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_264_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   110.798 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_215/CO[3]
                         net (fo=1, routed)           0.000   110.798    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_215_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   110.912 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000   110.912    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_162_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.026 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000   111.026    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_100_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   111.140 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000   111.140    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_47_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   111.368 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_33/CO[2]
                         net (fo=24, routed)          0.644   112.012    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[10]
    SLICE_X30Y42         LUT2 (Prop_lut2_I1_O)        0.313   112.325 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_260/O
                         net (fo=1, routed)           0.000   112.325    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_260_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_214/CO[3]
                         net (fo=1, routed)           0.000   112.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_214_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.975 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_161/CO[3]
                         net (fo=1, routed)           0.000   112.975    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_161_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000   113.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_99_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   113.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_46/CO[3]
                         net (fo=1, routed)           0.000   113.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_46_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   113.438 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_24/CO[2]
                         net (fo=24, routed)          0.997   114.435    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[9]
    SLICE_X20Y42         LUT2 (Prop_lut2_I1_O)        0.310   114.745 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_256/O
                         net (fo=1, routed)           0.000   114.745    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_256_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   115.278 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_205/CO[3]
                         net (fo=1, routed)           0.000   115.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_205_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000   115.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_177_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.512 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_110/CO[3]
                         net (fo=1, routed)           0.000   115.512    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_110_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   115.629 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_59/CO[3]
                         net (fo=1, routed)           0.000   115.629    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_59_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   115.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_28/CO[2]
                         net (fo=24, routed)          0.823   116.681    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[8]
    SLICE_X19Y42         LUT2 (Prop_lut2_I1_O)        0.310   116.991 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_213/O
                         net (fo=1, routed)           0.000   116.991    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_213_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.541 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_156/CO[3]
                         net (fo=1, routed)           0.000   117.541    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_156_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.655 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_151/CO[3]
                         net (fo=1, routed)           0.000   117.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_151_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.769 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_133/CO[3]
                         net (fo=1, routed)           0.000   117.769    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_133_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.883 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000   117.883    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_73_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   118.111 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_32/CO[2]
                         net (fo=24, routed)          0.865   118.976    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[7]
    SLICE_X18Y43         LUT2 (Prop_lut2_I1_O)        0.313   119.289 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_993/O
                         net (fo=1, routed)           0.000   119.289    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_993_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.822 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_784/CO[3]
                         net (fo=1, routed)           0.000   119.822    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_784_n_0
    SLICE_X18Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.939 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_94/CO[3]
                         net (fo=1, routed)           0.000   119.939    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_94_n_0
    SLICE_X18Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.056 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000   120.056    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_89_n_0
    SLICE_X18Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   120.173 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000   120.173    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_85_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   120.402 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_63/CO[2]
                         net (fo=24, routed)          0.906   121.308    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[6]
    SLICE_X22Y43         LUT2 (Prop_lut2_I1_O)        0.310   121.618 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_984/O
                         net (fo=1, routed)           0.000   121.618    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_984_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   122.151 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_774/CO[3]
                         net (fo=1, routed)           0.000   122.151    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_774_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.268 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_549/CO[3]
                         net (fo=1, routed)           0.000   122.268    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_549_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.385 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_41/CO[3]
                         net (fo=1, routed)           0.000   122.385    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_41_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   122.502 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000   122.502    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_37_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   122.731 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_36/CO[2]
                         net (fo=24, routed)          0.690   123.421    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[5]
    SLICE_X23Y44         LUT2 (Prop_lut2_I1_O)        0.310   123.731 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_980/O
                         net (fo=1, routed)           0.000   123.731    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_980_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   124.281 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_769/CO[3]
                         net (fo=1, routed)           0.000   124.281    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_769_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.395 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_539/CO[3]
                         net (fo=1, routed)           0.000   124.395    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_539_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.509 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_311/CO[3]
                         net (fo=1, routed)           0.000   124.509    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_311_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.623 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_20/CO[3]
                         net (fo=1, routed)           0.000   124.623    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_20_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   124.851 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_19/CO[2]
                         net (fo=24, routed)          0.912   125.764    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[4]
    SLICE_X24Y44         LUT2 (Prop_lut2_I1_O)        0.313   126.077 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_976/O
                         net (fo=1, routed)           0.000   126.077    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_976_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.627 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_764/CO[3]
                         net (fo=1, routed)           0.000   126.627    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_764_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.741 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_534/CO[3]
                         net (fo=1, routed)           0.000   126.741    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_534_n_0
    SLICE_X24Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.855 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_303/CO[3]
                         net (fo=1, routed)           0.000   126.855    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_303_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.969 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_142/CO[3]
                         net (fo=1, routed)           0.000   126.969    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_142_n_0
    SLICE_X24Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   127.197 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_13/CO[2]
                         net (fo=25, routed)          0.692   127.889    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[3]
    SLICE_X25Y43         LUT2 (Prop_lut2_I1_O)        0.313   128.202 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_972/O
                         net (fo=1, routed)           0.000   128.202    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_972_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   128.752 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_759/CO[3]
                         net (fo=1, routed)           0.000   128.752    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_759_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.866 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_529/CO[3]
                         net (fo=1, routed)           0.000   128.866    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_529_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   128.980 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_298/CO[3]
                         net (fo=1, routed)           0.000   128.980    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_298_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.094 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_137/CO[3]
                         net (fo=1, routed)           0.000   129.094    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_137_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   129.322 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_53/CO[2]
                         net (fo=23, routed)          0.793   130.115    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[2]
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.313   130.428 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_968/O
                         net (fo=1, routed)           0.000   130.428    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_968_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.978 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_758/CO[3]
                         net (fo=1, routed)           0.000   130.978    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_758_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.092 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_528/CO[3]
                         net (fo=1, routed)           0.000   131.092    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_528_n_0
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.206 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   131.206    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_297_n_0
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   131.320 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_136/CO[3]
                         net (fo=1, routed)           0.000   131.320    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_136_n_0
    SLICE_X27Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   131.548 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_51/CO[2]
                         net (fo=23, routed)          0.781   132.329    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[1]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.313   132.642 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1116/O
                         net (fo=1, routed)           0.000   132.642    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_1116_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   133.174 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_985/CO[3]
                         net (fo=1, routed)           0.000   133.174    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_985_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.288 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_779/CO[3]
                         net (fo=1, routed)           0.000   133.288    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_779_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.402 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   133.402    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_544_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   133.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_308/CO[3]
                         net (fo=1, routed)           0.000   133.516    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_308_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   133.673 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_141/CO[1]
                         net (fo=2, routed)           0.680   134.353    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg00_in[0]
    SLICE_X32Y46         LUT1 (Prop_lut1_I0_O)        0.329   134.682 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_131/O
                         net (fo=1, routed)           0.520   135.203    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_131_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   135.798 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000   135.798    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_50_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   135.915 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000   135.915    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_27_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   136.032 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_25/CO[3]
                         net (fo=1, routed)           0.001   136.032    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][14]_i_25_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   136.347 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_130/O[3]
                         net (fo=2, routed)           0.638   136.985    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg0[16]
    SLICE_X34Y49         LUT4 (Prop_lut4_I3_O)        0.307   137.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_49/O
                         net (fo=1, routed)           0.000   137.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/L95_in[13]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   137.805 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_17/CO[3]
                         net (fo=1, routed)           0.001   137.806    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_17_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   137.923 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   137.923    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   138.162 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_7/O[2]
                         net (fo=2, routed)           0.598   138.760    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][5]_i_7_n_5
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.301   139.061 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][9]_i_4/O
                         net (fo=1, routed)           0.623   139.684    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/result__0[-1]
    SLICE_X34Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   140.204 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_3/CO[3]
                         net (fo=1, routed)           0.000   140.204    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][9]_i_3_n_0
    SLICE_X34Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.321 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000   140.321    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_12_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.438 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_3/CO[3]
                         net (fo=1, routed)           0.000   140.438    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_3_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.555 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000   140.555    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_32_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.672 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   140.672    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_31_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   140.789 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000   140.789    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_25_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   141.028 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][15]_i_6/O[2]
                         net (fo=2, routed)           0.837   141.865    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/GEN2[3].neu/sig/p_15_in
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.301   142.166 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_77/O
                         net (fo=1, routed)           0.162   142.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_77_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I4_O)        0.124   142.452 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_29/O
                         net (fo=1, routed)           0.452   142.904    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg__2_18
    SLICE_X30Y63         LUT5 (Prop_lut5_I1_O)        0.124   143.028 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_7/O
                         net (fo=47, routed)          0.966   143.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_7_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.124   144.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_22/O
                         net (fo=4, routed)           0.532   144.650    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_22_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595   145.245 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.245    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][4]_i_3_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][8]_i_3_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   145.581 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector_reg[3][12]_i_3/O[0]
                         net (fo=2, routed)           0.946   146.527    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer_n_245
    SLICE_X39Y65         LUT4 (Prop_lut4_I1_O)        0.295   146.822 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_188/O
                         net (fo=1, routed)           0.645   147.467    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_188_n_0
    SLICE_X39Y64         LUT5 (Prop_lut5_I4_O)        0.124   147.591 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector[3][15]_i_67/O
                         net (fo=1, routed)           0.517   148.108    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/arg__2_20
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.124   148.232 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_24/O
                         net (fo=2, routed)           0.173   148.405    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][15]_i_24_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124   148.529 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_3/O
                         net (fo=16, routed)          0.397   148.926    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][14]_i_3_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124   149.050 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_layer/GEN2[3].neu/sig/hid_vector[3][5]_i_3/O
                         net (fo=1, routed)           0.670   149.720    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/arg__2_5
    SLICE_X38Y63         LUT6 (Prop_lut6_I5_O)        0.124   149.844 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/hid_vector[3][5]_i_1/O
                         net (fo=5, routed)           0.514   150.358    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/state_reg[3]
    SLICE_X40Y64         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.474    12.653    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/s00_axi_aclk
    SLICE_X40Y64         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][2]/C
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X40Y64         FDSE (Setup_fdse_C_S)       -0.429    12.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[3][2]
  -------------------------------------------------------------------
                         required time                         12.185    
                         arrival time                        -150.359    
  -------------------------------------------------------------------
                         slack                               -138.174    

Slack (VIOLATED) :        -138.006ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        147.186ns  (logic 90.234ns (61.306%)  route 56.952ns (38.694%))
  Logic Levels:           352  (CARRY4=282 DSP48E1=1 LUT1=1 LUT2=25 LUT3=3 LUT4=3 LUT5=30 LUT6=7)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.714     3.008    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/s00_axi_aclk
    SLICE_X66Y58         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y58         FDSE (Prop_fdse_C_Q)         0.518     3.526 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[1][1]/Q
                         net (fo=3, routed)           1.597     5.123    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[17])
                                                      3.841     8.964 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg/P[17]
                         net (fo=3, routed)           1.557    10.521    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/to_s10[9]
    SLICE_X55Y64         LUT3 (Prop_lut3_I1_O)        0.124    10.645 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_10__3/O
                         net (fo=2, routed)           0.798    11.443    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_10__3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I1_O)        0.124    11.567 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_2__3/O
                         net (fo=2, routed)           0.828    12.396    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_2__3_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_6__3/O
                         net (fo=1, routed)           0.000    12.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_6__3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.918    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.140 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__2/O[0]
                         net (fo=2, routed)           0.640    13.780    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__2_n_7
    SLICE_X54Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    14.351 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    14.351    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_153_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.570 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_56/O[0]
                         net (fo=8, routed)           1.088    15.658    design_1_i/mem_axi_0/U0_n_19
    SLICE_X49Y65         LUT3 (Prop_lut3_I0_O)        0.295    15.953 r  design_1_i/mem_axi_0/out_vector[0][15]_i_816/O
                         net (fo=1, routed)           0.000    15.953    design_1_i/mem_axi_0/out_vector[0][15]_i_816_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.377 r  design_1_i/mem_axi_0/out_vector_reg[0][15]_i_595/O[1]
                         net (fo=1, routed)           0.543    16.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/S[1]
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    17.624 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_351/CO[3]
                         net (fo=1, routed)           0.000    17.624    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_351_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_174/O[1]
                         net (fo=34, routed)          0.934    18.892    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/sig/abso/p_1_in
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.303    19.195 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_339/O
                         net (fo=1, routed)           0.000    19.195    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_339_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.745 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.745    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_163_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.859 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    19.859    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_151_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.081 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_55/O[0]
                         net (fo=58, routed)          0.871    20.951    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_11[0]
    SLICE_X46Y68         LUT2 (Prop_lut2_I0_O)        0.299    21.250 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_729/O
                         net (fo=1, routed)           0.000    21.250    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_10[3]
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.626 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_491/CO[3]
                         net (fo=1, routed)           0.000    21.626    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_491_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_262/CO[0]
                         net (fo=848, routed)         1.096    22.976    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_2[0]
    SLICE_X45Y63         LUT3 (Prop_lut3_I1_O)        0.367    23.343 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_1044/O
                         net (fo=1, routed)           0.000    23.343    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_22[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842/CO[3]
                         net (fo=1, routed)           0.000    23.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_625/CO[3]
                         net (fo=1, routed)           0.000    24.007    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_625_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    24.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_391_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    24.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.392 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_73/CO[1]
                         net (fo=23, routed)          0.848    25.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[51]
    SLICE_X44Y64         LUT5 (Prop_lut5_I0_O)        0.329    25.569 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1049/O
                         net (fo=1, routed)           0.000    25.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1049_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.119 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    26.119    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_851_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.233 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634/CO[3]
                         net (fo=1, routed)           0.000    26.233    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.347 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    26.347    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_400_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.461 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    26.461    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_205_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.689 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_75/CO[2]
                         net (fo=23, routed)          0.713    27.402    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[50]
    SLICE_X43Y68         LUT5 (Prop_lut5_I3_O)        0.313    27.715 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_859/O
                         net (fo=1, routed)           0.000    27.715    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_859_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.265 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639/CO[3]
                         net (fo=1, routed)           0.000    28.265    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.379 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_405/CO[3]
                         net (fo=1, routed)           0.000    28.379    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_405_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    28.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_209_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_76/CO[2]
                         net (fo=23, routed)          0.687    29.408    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[49]
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.313    29.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120/O
                         net (fo=1, routed)           0.000    29.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.254 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    30.254    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1018_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.371 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_822/CO[3]
                         net (fo=1, routed)           0.000    30.371    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_822_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.488 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605/CO[3]
                         net (fo=1, routed)           0.000    30.488    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.605 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    30.605    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_371_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_190/CO[2]
                         net (fo=23, routed)          0.689    31.523    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[48]
    SLICE_X42Y74         LUT5 (Prop_lut5_I3_O)        0.310    31.833 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1026/O
                         net (fo=1, routed)           0.000    31.833    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1026_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.366 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_827/CO[3]
                         net (fo=1, routed)           0.009    32.375    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_827_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.492 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610/CO[3]
                         net (fo=1, routed)           0.000    32.492    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.609 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    32.609    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_375_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.838 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_191/CO[2]
                         net (fo=23, routed)          0.752    33.590    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[47]
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.310    33.900 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1032/O
                         net (fo=1, routed)           0.000    33.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1032_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.432 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.432    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.546 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_615/CO[3]
                         net (fo=1, routed)           0.000    34.546    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_615_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.660 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_383/CO[3]
                         net (fo=1, routed)           0.000    34.660    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_383_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.888 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_193/CO[2]
                         net (fo=23, routed)          0.808    35.696    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[46]
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.313    36.009 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1132/O
                         net (fo=1, routed)           0.000    36.009    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1132_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.559 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    36.559    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1033_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.673 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_837/CO[3]
                         net (fo=1, routed)           0.000    36.673    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_837_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.787 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620/CO[3]
                         net (fo=1, routed)           0.000    36.787    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.901 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.901    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_387_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_194/CO[2]
                         net (fo=23, routed)          0.669    37.799    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[45]
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.313    38.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137/O
                         net (fo=1, routed)           0.000    38.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    38.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1054_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    38.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_861_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644/CO[3]
                         net (fo=1, routed)           0.000    38.890    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414/CO[3]
                         net (fo=1, routed)           0.000    39.004    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.232 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_214/CO[2]
                         net (fo=23, routed)          0.718    39.949    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[44]
    SLICE_X48Y74         LUT5 (Prop_lut5_I0_O)        0.313    40.262 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1141/O
                         net (fo=1, routed)           0.000    40.262    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1141_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1059/CO[3]
                         net (fo=1, routed)           0.009    40.821    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1059_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.935 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    40.935    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.049 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649/CO[3]
                         net (fo=1, routed)           0.000    41.049    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418/CO[3]
                         net (fo=1, routed)           0.000    41.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.391 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_215/CO[2]
                         net (fo=23, routed)          0.758    42.150    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[43]
    SLICE_X47Y73         LUT5 (Prop_lut5_I0_O)        0.313    42.463 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145/O
                         net (fo=1, routed)           0.000    42.463    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.013 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    43.013    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1064_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.127 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871/CO[3]
                         net (fo=1, routed)           0.009    43.136    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.250 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_654/CO[3]
                         net (fo=1, routed)           0.000    43.250    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_654_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.364 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    43.364    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_426_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.592 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_217/CO[2]
                         net (fo=23, routed)          0.815    44.407    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[42]
    SLICE_X46Y71         LUT5 (Prop_lut5_I0_O)        0.313    44.720 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1103/O
                         net (fo=1, routed)           0.000    44.720    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1103_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.253 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_930/CO[3]
                         net (fo=1, routed)           0.000    45.253    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_930_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.370 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876/CO[3]
                         net (fo=1, routed)           0.000    45.370    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_659/CO[3]
                         net (fo=1, routed)           0.000    45.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_659_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.604 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_430/CO[3]
                         net (fo=1, routed)           0.009    45.613    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_430_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    45.842 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_218/CO[2]
                         net (fo=23, routed)          0.873    46.715    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[41]
    SLICE_X45Y70         LUT5 (Prop_lut5_I3_O)        0.310    47.025 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_933/O
                         net (fo=1, routed)           0.000    47.025    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_933_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.575 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_714/CO[3]
                         net (fo=1, routed)           0.000    47.575    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_714_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.689 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_664/CO[3]
                         net (fo=1, routed)           0.000    47.689    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_664_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    47.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_438_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.031 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_220/CO[2]
                         net (fo=23, routed)          0.785    48.816    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[40]
    SLICE_X41Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    49.585 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    49.585    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.699 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_486/CO[3]
                         net (fo=1, routed)           0.000    49.699    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_486_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.813 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_481/CO[3]
                         net (fo=1, routed)           0.000    49.813    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_481_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    49.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_442_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.155 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_221/CO[2]
                         net (fo=23, routed)          0.650    50.805    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[39]
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.313    51.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_921/O
                         net (fo=1, routed)           0.000    51.118    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_921_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.668 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_699/CO[3]
                         net (fo=1, routed)           0.000    51.668    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_699_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.782 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    51.782    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_475_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.896 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    51.896    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_257_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.010 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253/CO[3]
                         net (fo=1, routed)           0.009    52.019    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_222/CO[2]
                         net (fo=23, routed)          0.849    53.096    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[38]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    53.409 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_912/O
                         net (fo=1, routed)           0.000    53.409    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_912_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.959 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_694/CO[3]
                         net (fo=1, routed)           0.000    53.959    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_694_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.073 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    54.073    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_470_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.187 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    54.187    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_248_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.301 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_99/CO[3]
                         net (fo=1, routed)           0.009    54.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_99_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_98/CO[2]
                         net (fo=23, routed)          0.981    55.519    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[37]
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.313    55.832 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_908/O
                         net (fo=1, routed)           0.000    55.832    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_908_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_693/CO[3]
                         net (fo=1, routed)           0.000    56.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_693_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.496 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_469/CO[3]
                         net (fo=1, routed)           0.000    56.496    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_469_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.610 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    56.610    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_247_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.724 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_97/CO[3]
                         net (fo=1, routed)           0.009    56.733    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_97_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.961 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_39/CO[2]
                         net (fo=23, routed)          0.750    57.710    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[36]
    SLICE_X34Y71         LUT5 (Prop_lut5_I0_O)        0.313    58.023 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_946/O
                         net (fo=1, routed)           0.000    58.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_946_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.556 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_733/CO[3]
                         net (fo=1, routed)           0.000    58.556    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_733_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.673 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497/CO[3]
                         net (fo=1, routed)           0.000    58.673    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.790 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    58.790    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_264_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.907 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107/CO[3]
                         net (fo=1, routed)           0.009    58.916    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    59.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_41/CO[2]
                         net (fo=23, routed)          0.914    60.059    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[35]
    SLICE_X33Y67         LUT5 (Prop_lut5_I0_O)        0.310    60.369 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_950/O
                         net (fo=1, routed)           0.000    60.369    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_950_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.919 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_738/CO[3]
                         net (fo=1, routed)           0.000    60.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_738_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.033 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_502/CO[3]
                         net (fo=1, routed)           0.000    61.033    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_502_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.147 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_269/CO[3]
                         net (fo=1, routed)           0.000    61.147    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_269_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.261 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_115/CO[3]
                         net (fo=1, routed)           0.000    61.261    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_115_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.489 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_43/CO[2]
                         net (fo=23, routed)          0.835    62.324    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[34]
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.313    62.637 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_746/O
                         net (fo=1, routed)           0.000    62.637    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_746_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.187 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_507/CO[3]
                         net (fo=1, routed)           0.000    63.187    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_507_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.301 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    63.301    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_274_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.415 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    63.415    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_119_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.643 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_44/CO[2]
                         net (fo=23, routed)          0.738    64.381    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[33]
    SLICE_X32Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    65.165 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_885/CO[3]
                         net (fo=1, routed)           0.000    65.165    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_885_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_673/CO[3]
                         net (fo=1, routed)           0.000    65.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_673_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.399 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    65.399    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_449_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    65.516    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_227_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.745 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_88/CO[2]
                         net (fo=23, routed)          0.722    66.467    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[32]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.310    66.777 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1080/O
                         net (fo=1, routed)           0.000    66.777    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1080_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_890/CO[3]
                         net (fo=1, routed)           0.000    67.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_890_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_678/CO[3]
                         net (fo=1, routed)           0.000    67.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_678_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.544 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_454/CO[3]
                         net (fo=1, routed)           0.000    67.544    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_454_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.661 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    67.661    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_231_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    67.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_89/CO[2]
                         net (fo=23, routed)          0.765    68.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[31]
    SLICE_X37Y64         LUT5 (Prop_lut5_I0_O)        0.310    68.965 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1084/O
                         net (fo=1, routed)           0.000    68.965    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1084_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.515 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895/CO[3]
                         net (fo=1, routed)           0.000    69.515    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.629 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    69.629    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_683_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.743 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459/CO[3]
                         net (fo=1, routed)           0.000    69.743    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.857 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_239/CO[3]
                         net (fo=1, routed)           0.000    69.857    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_239_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.085 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_91/CO[2]
                         net (fo=23, routed)          0.706    70.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[30]
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.313    71.104 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1088/O
                         net (fo=1, routed)           0.000    71.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1088_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_900/CO[3]
                         net (fo=1, routed)           0.000    71.654    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_900_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.768 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_688/CO[3]
                         net (fo=1, routed)           0.000    71.768    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_688_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.882 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_464/CO[3]
                         net (fo=1, routed)           0.000    71.882    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_464_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.996 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    71.996    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_243_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.224 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_92/CO[2]
                         net (fo=23, routed)          0.713    72.937    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[29]
    SLICE_X43Y62         LUT5 (Prop_lut5_I0_O)        0.313    73.250 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_90/O
                         net (fo=1, routed)           0.000    73.250    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_90_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.800 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_66/CO[3]
                         net (fo=1, routed)           0.000    73.800    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_66_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.914 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.914    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_47_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.028 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.028    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_38_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.142 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.142    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_23_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.370 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_11/CO[2]
                         net (fo=23, routed)          0.722    75.093    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[28]
    SLICE_X46Y61         LUT5 (Prop_lut5_I0_O)        0.313    75.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_86/O
                         net (fo=1, routed)           0.000    75.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_86_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.939 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.939    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_61_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.056 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.056    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_45_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.173 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.173    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_33_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    76.519 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_12/CO[2]
                         net (fo=23, routed)          0.697    77.215    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[27]
    SLICE_X49Y60         LUT5 (Prop_lut5_I0_O)        0.310    77.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_82/O
                         net (fo=1, routed)           0.000    77.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_82_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.075 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_56/CO[3]
                         net (fo=1, routed)           0.000    78.075    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_56_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.189 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.189    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_40_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.303 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.303    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_29_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.417 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.417    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_14_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.645 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_9/CO[2]
                         net (fo=25, routed)          0.715    79.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[26]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.313    79.673 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_78/O
                         net (fo=1, routed)           0.000    79.673    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_78_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.223 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.223    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_51_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.337 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.337    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_35_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.451 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.451    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_24_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.565 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_15_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.793 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_13/CO[2]
                         net (fo=24, routed)          0.677    81.471    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[25]
    SLICE_X47Y59         LUT2 (Prop_lut2_I1_O)        0.313    81.784 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_74/O
                         net (fo=1, routed)           0.000    81.784    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_74_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.334 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.334    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_50_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.448 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.448    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_34_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.562 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.562    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_23_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.676 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    82.676    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_14_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.904 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_8/CO[2]
                         net (fo=24, routed)          0.677    83.581    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[24]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.313    83.894 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1017/O
                         net (fo=1, routed)           0.000    83.894    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1017_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817/CO[3]
                         net (fo=1, routed)           0.000    84.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.544 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.544    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_24_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.661 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.661    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_19_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.778 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.778    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    85.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_10/CO[2]
                         net (fo=24, routed)          0.837    85.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[23]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.310    86.154 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1013/O
                         net (fo=1, routed)           0.000    86.154    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1013_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.704 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_805/CO[3]
                         net (fo=1, routed)           0.000    86.704    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_805_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.818 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600/CO[3]
                         net (fo=1, routed)           0.000    86.818    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.932 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    86.932    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_9_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_4/CO[2]
                         net (fo=24, routed)          0.666    87.940    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[22]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.313    88.253 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1009/O
                         net (fo=1, routed)           0.000    88.253    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1009_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000    88.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_800_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.917 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    88.917    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_565_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.031 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362/CO[3]
                         net (fo=1, routed)           0.000    89.031    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_9_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.373 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_8/CO[2]
                         net (fo=24, routed)          0.697    90.070    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[21]
    SLICE_X39Y59         LUT2 (Prop_lut2_I1_O)        0.313    90.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1005/O
                         net (fo=1, routed)           0.000    90.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1005_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_795/CO[3]
                         net (fo=1, routed)           0.000    90.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_795_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    91.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_560_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_322/CO[3]
                         net (fo=1, routed)           0.000    91.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_322_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_184/CO[3]
                         net (fo=1, routed)           0.000    91.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_184_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][1]_i_4/CO[2]
                         net (fo=24, routed)          0.792    92.295    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[20]
    SLICE_X38Y58         LUT2 (Prop_lut2_I1_O)        0.313    92.608 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1001/O
                         net (fo=1, routed)           0.000    92.608    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1001_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.141 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_790/CO[3]
                         net (fo=1, routed)           0.000    93.141    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_790_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.258 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    93.258    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_555_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.375 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    93.375    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_317_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.492 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    93.492    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_147_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    93.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_65/CO[2]
                         net (fo=25, routed)          0.671    94.392    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[19]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.310    94.702 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_997/O
                         net (fo=1, routed)           0.000    94.702    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_997_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_789/CO[3]
                         net (fo=1, routed)           0.000    95.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_789_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.352 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000    95.352    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.469 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    95.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.586 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    95.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_146_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    95.815 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_54/CO[2]
                         net (fo=26, routed)          0.814    96.629    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[18]
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.310    96.939 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1107/O
                         net (fo=1, routed)           0.000    96.939    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1107_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.489 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    97.489    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_955_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.603 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000    97.603    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_748_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.717 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    97.717    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_518_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.831 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    97.831    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_285_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    98.059 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_128/CO[2]
                         net (fo=24, routed)          0.709    98.767    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[17]
    SLICE_X33Y62         LUT2 (Prop_lut2_I1_O)        0.313    99.080 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1111/O
                         net (fo=1, routed)           0.000    99.080    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1111_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.630 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_960/CO[3]
                         net (fo=1, routed)           0.000    99.630    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_960_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.744 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_753/CO[3]
                         net (fo=1, routed)           0.000    99.744    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_753_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    99.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.972 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    99.972    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_289_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.200 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_129/CO[2]
                         net (fo=24, routed)          0.697   100.898    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[16]
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.313   101.211 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_284/O
                         net (fo=1, routed)           0.000   101.211    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_284_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.744 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_244/CO[3]
                         net (fo=1, routed)           0.000   101.744    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_244_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.861 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_192/CO[3]
                         net (fo=1, routed)           0.000   101.861    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_192_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.978 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_138/CO[3]
                         net (fo=1, routed)           0.000   101.978    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_138_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_81/CO[3]
                         net (fo=1, routed)           0.000   102.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_81_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.324 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_283/CO[2]
                         net (fo=24, routed)          0.887   103.211    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[15]
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.310   103.521 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_280/O
                         net (fo=1, routed)           0.000   103.521    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_280_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.071 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_239/CO[3]
                         net (fo=1, routed)           0.000   104.071    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_239_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.185 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_187/CO[3]
                         net (fo=1, routed)           0.000   104.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_187_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.299 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_124/CO[3]
                         net (fo=1, routed)           0.000   104.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_124_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000   104.413    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_80_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_34/CO[2]
                         net (fo=24, routed)          0.463   105.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[14]
    SLICE_X31Y66         LUT2 (Prop_lut2_I1_O)        0.313   105.417 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_276/O
                         net (fo=1, routed)           0.000   105.417    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_276_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.967 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_230/CO[3]
                         net (fo=1, routed)           0.000   105.967    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_230_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.081 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_182/CO[3]
                         net (fo=1, routed)           0.000   106.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_182_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.195 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_119/CO[3]
                         net (fo=1, routed)           0.000   106.195    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_119_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.309 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_65/CO[3]
                         net (fo=1, routed)           0.000   106.309    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_65_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.537 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_284/CO[2]
                         net (fo=24, routed)          0.654   107.192    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[13]
    SLICE_X29Y70         LUT5 (Prop_lut5_I3_O)        0.313   107.505 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_234/O
                         net (fo=1, routed)           0.000   107.505    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_234_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_172/CO[3]
                         net (fo=1, routed)           0.000   108.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_172_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.151 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_118/CO[3]
                         net (fo=1, routed)           0.000   108.151    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_118_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.265 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_64/CO[3]
                         net (fo=1, routed)           0.000   108.265    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_64_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   108.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_30/CO[2]
                         net (fo=24, routed)          0.814   109.307    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[12]
    SLICE_X30Y69         LUT2 (Prop_lut2_I1_O)        0.313   109.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_268/O
                         net (fo=1, routed)           0.000   109.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_268_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_220/CO[3]
                         net (fo=1, routed)           0.000   110.153    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_220_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.270 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000   110.270    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_167_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.387 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_105/CO[3]
                         net (fo=1, routed)           0.000   110.387    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_105_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.504 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000   110.504    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_69_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   110.733 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_31/CO[2]
                         net (fo=24, routed)          0.850   111.583    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[11]
    SLICE_X30Y64         LUT2 (Prop_lut2_I1_O)        0.310   111.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_264/O
                         net (fo=1, routed)           0.000   111.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_264_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.426 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_215/CO[3]
                         net (fo=1, routed)           0.000   112.426    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_215_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.543 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000   112.543    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_162_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.660 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000   112.660    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_100_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.777 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000   112.777    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_47_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   113.006 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_33/CO[2]
                         net (fo=24, routed)          0.837   113.843    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[10]
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.310   114.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_260/O
                         net (fo=1, routed)           0.000   114.153    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_260_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_214/CO[3]
                         net (fo=1, routed)           0.000   114.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_214_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.817 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_161/CO[3]
                         net (fo=1, routed)           0.000   114.817    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_161_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000   114.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_99_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.045 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_46/CO[3]
                         net (fo=1, routed)           0.000   115.045    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_46_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   115.273 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_24/CO[2]
                         net (fo=24, routed)          0.873   116.147    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[9]
    SLICE_X27Y64         LUT2 (Prop_lut2_I1_O)        0.313   116.460 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_256/O
                         net (fo=1, routed)           0.000   116.460    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_256_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.010 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_205/CO[3]
                         net (fo=1, routed)           0.000   117.010    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_205_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.124 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000   117.124    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_177_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.238 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_110/CO[3]
                         net (fo=1, routed)           0.000   117.238    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_110_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.352 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_59/CO[3]
                         net (fo=1, routed)           0.000   117.352    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_59_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_28/CO[2]
                         net (fo=24, routed)          0.653   118.232    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[8]
    SLICE_X28Y66         LUT2 (Prop_lut2_I1_O)        0.313   118.545 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_213/O
                         net (fo=1, routed)           0.000   118.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_213_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_156/CO[3]
                         net (fo=1, routed)           0.000   119.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_156_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_151/CO[3]
                         net (fo=1, routed)           0.000   119.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_151_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_133/CO[3]
                         net (fo=1, routed)           0.000   119.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_133_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000   119.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_73_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   119.665 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_32/CO[2]
                         net (fo=24, routed)          0.850   120.515    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[7]
    SLICE_X26Y66         LUT2 (Prop_lut2_I1_O)        0.313   120.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_993/O
                         net (fo=1, routed)           0.000   120.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_993_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_784/CO[3]
                         net (fo=1, routed)           0.000   121.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_784_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.478 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_94/CO[3]
                         net (fo=1, routed)           0.000   121.478    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_94_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.595 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000   121.595    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_89_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000   121.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_85_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   121.941 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_63/CO[2]
                         net (fo=24, routed)          0.497   122.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[6]
    SLICE_X27Y69         LUT2 (Prop_lut2_I1_O)        0.310   122.747 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_984/O
                         net (fo=1, routed)           0.000   122.747    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_984_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_774/CO[3]
                         net (fo=1, routed)           0.000   123.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_774_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.411 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549/CO[3]
                         net (fo=1, routed)           0.000   123.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_41/CO[3]
                         net (fo=1, routed)           0.000   123.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_41_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.639 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000   123.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_37_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.867 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_36/CO[2]
                         net (fo=24, routed)          0.548   124.416    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[5]
    SLICE_X26Y71         LUT2 (Prop_lut2_I1_O)        0.313   124.729 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_980/O
                         net (fo=1, routed)           0.000   124.729    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_980_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.262 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_769/CO[3]
                         net (fo=1, routed)           0.000   125.262    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_769_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.379 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539/CO[3]
                         net (fo=1, routed)           0.000   125.379    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.496 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_311/CO[3]
                         net (fo=1, routed)           0.000   125.496    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_311_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.613 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_20/CO[3]
                         net (fo=1, routed)           0.009   125.622    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_20_n_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   125.851 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_19/CO[2]
                         net (fo=24, routed)          0.714   126.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[4]
    SLICE_X28Y72         LUT2 (Prop_lut2_I1_O)        0.310   126.875 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_976/O
                         net (fo=1, routed)           0.000   126.875    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_976_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.425 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_764/CO[3]
                         net (fo=1, routed)           0.000   127.425    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_764_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.539 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_534/CO[3]
                         net (fo=1, routed)           0.000   127.539    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_534_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.653 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_303/CO[3]
                         net (fo=1, routed)           0.009   127.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_303_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_142/CO[3]
                         net (fo=1, routed)           0.000   127.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_142_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   128.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_13/CO[2]
                         net (fo=25, routed)          0.546   128.550    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[3]
    SLICE_X29Y74         LUT2 (Prop_lut2_I1_O)        0.313   128.863 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_972/O
                         net (fo=1, routed)           0.000   128.863    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_972_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_759/CO[3]
                         net (fo=1, routed)           0.009   129.422    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_759_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.536 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_529/CO[3]
                         net (fo=1, routed)           0.000   129.536    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_529_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.650 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298/CO[3]
                         net (fo=1, routed)           0.000   129.650    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.764 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_137/CO[3]
                         net (fo=1, routed)           0.000   129.764    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_137_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   129.992 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_53/CO[2]
                         net (fo=23, routed)          0.845   130.836    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[2]
    SLICE_X30Y74         LUT2 (Prop_lut2_I1_O)        0.313   131.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_968/O
                         net (fo=1, routed)           0.000   131.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_968_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   131.682 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_758/CO[3]
                         net (fo=1, routed)           0.009   131.691    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_758_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.808 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528/CO[3]
                         net (fo=1, routed)           0.000   131.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.925 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   131.925    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_297_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_136/CO[3]
                         net (fo=1, routed)           0.000   132.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_136_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   132.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_51/CO[2]
                         net (fo=23, routed)          0.863   133.134    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[1]
    SLICE_X31Y72         LUT5 (Prop_lut5_I3_O)        0.310   133.444 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_988/O
                         net (fo=1, routed)           0.000   133.444    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_988_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_779/CO[3]
                         net (fo=1, routed)           0.000   133.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_779_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.108 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   134.108    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.222 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_308/CO[3]
                         net (fo=1, routed)           0.009   134.231    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_308_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.388 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_141/CO[1]
                         net (fo=2, routed)           1.025   135.414    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[0]
    SLICE_X39Y65         LUT1 (Prop_lut1_I0_O)        0.329   135.743 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_131/O
                         net (fo=1, routed)           0.379   136.122    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_131_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602   136.724 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_50/O[2]
                         net (fo=3, routed)           0.337   137.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg0[3]
    SLICE_X40Y66         LUT4 (Prop_lut4_I3_O)        0.301   137.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_64/O
                         net (fo=3, routed)           0.350   137.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_64_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   138.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_183/CO[3]
                         net (fo=1, routed)           0.000   138.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_183_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_123/CO[3]
                         net (fo=1, routed)           0.000   138.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_123_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000   138.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_45_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.634 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000   138.634    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_17_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   138.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.862 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_7/CO[3]
                         net (fo=1, routed)           0.000   138.862    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_7_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.976 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_90/CO[3]
                         net (fo=1, routed)           0.000   138.976    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_90_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.090 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000   139.090    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_42_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   139.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_40/O[1]
                         net (fo=1, routed)           0.875   140.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_40_n_6
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.303   140.602 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_86/O
                         net (fo=1, routed)           0.000   140.602    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/result__0[10]
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   141.134 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000   141.134    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_32_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   141.248 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   141.248    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_31_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   141.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000   141.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_25_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   141.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_6/O[0]
                         net (fo=2, routed)           0.744   142.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/GEN2[0].neu/sig/p_13_in_18
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.299   142.627 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_77/O
                         net (fo=1, routed)           0.151   142.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_77_n_0
    SLICE_X37Y76         LUT5 (Prop_lut5_I4_O)        0.124   142.903 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_29/O
                         net (fo=1, routed)           0.497   143.400    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_18
    SLICE_X40Y76         LUT5 (Prop_lut5_I1_O)        0.124   143.524 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_7/O
                         net (fo=47, routed)          0.967   144.490    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_7_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124   144.614 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_9/O
                         net (fo=1, routed)           0.559   145.173    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_9_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   145.829 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.829    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.943 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.943    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][8]_i_3_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   146.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][12]_i_3/O[1]
                         net (fo=2, routed)           0.664   146.941    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer_n_73
    SLICE_X44Y74         LUT4 (Prop_lut4_I2_O)        0.303   147.244 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_188/O
                         net (fo=1, routed)           0.485   147.728    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_188_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I4_O)        0.124   147.852 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_67/O
                         net (fo=1, routed)           0.171   148.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_20
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124   148.147 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_24/O
                         net (fo=2, routed)           0.294   148.441    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_24_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I0_O)        0.124   148.565 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_3/O
                         net (fo=16, routed)          0.386   148.951    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_3_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124   149.075 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_3/O
                         net (fo=1, routed)           0.493   149.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/arg__2_3
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124   149.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/out_vector[0][5]_i_1/O
                         net (fo=5, routed)           0.501   150.194    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/state_reg[3]_5
    SLICE_X47Y77         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.464    12.643    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/s00_axi_aclk
    SLICE_X47Y77         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][1]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X47Y77         FDSE (Setup_fdse_C_S)       -0.429    12.189    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][1]
  -------------------------------------------------------------------
                         required time                         12.189    
                         arrival time                        -150.194    
  -------------------------------------------------------------------
                         slack                               -138.006    

Slack (VIOLATED) :        -137.958ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        147.045ns  (logic 90.234ns (61.365%)  route 56.811ns (38.635%))
  Logic Levels:           352  (CARRY4=282 DSP48E1=1 LUT1=1 LUT2=25 LUT3=3 LUT4=3 LUT5=30 LUT6=7)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.714     3.008    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/s00_axi_aclk
    SLICE_X66Y58         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y58         FDSE (Prop_fdse_C_Q)         0.518     3.526 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[1][1]/Q
                         net (fo=3, routed)           1.597     5.123    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[17])
                                                      3.841     8.964 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg/P[17]
                         net (fo=3, routed)           1.557    10.521    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/to_s10[9]
    SLICE_X55Y64         LUT3 (Prop_lut3_I1_O)        0.124    10.645 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_10__3/O
                         net (fo=2, routed)           0.798    11.443    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_10__3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I1_O)        0.124    11.567 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_2__3/O
                         net (fo=2, routed)           0.828    12.396    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_2__3_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_6__3/O
                         net (fo=1, routed)           0.000    12.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_6__3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.918    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.140 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__2/O[0]
                         net (fo=2, routed)           0.640    13.780    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__2_n_7
    SLICE_X54Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    14.351 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    14.351    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_153_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.570 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_56/O[0]
                         net (fo=8, routed)           1.088    15.658    design_1_i/mem_axi_0/U0_n_19
    SLICE_X49Y65         LUT3 (Prop_lut3_I0_O)        0.295    15.953 r  design_1_i/mem_axi_0/out_vector[0][15]_i_816/O
                         net (fo=1, routed)           0.000    15.953    design_1_i/mem_axi_0/out_vector[0][15]_i_816_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.377 r  design_1_i/mem_axi_0/out_vector_reg[0][15]_i_595/O[1]
                         net (fo=1, routed)           0.543    16.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/S[1]
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    17.624 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_351/CO[3]
                         net (fo=1, routed)           0.000    17.624    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_351_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_174/O[1]
                         net (fo=34, routed)          0.934    18.892    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/sig/abso/p_1_in
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.303    19.195 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_339/O
                         net (fo=1, routed)           0.000    19.195    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_339_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.745 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.745    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_163_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.859 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    19.859    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_151_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.081 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_55/O[0]
                         net (fo=58, routed)          0.871    20.951    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_11[0]
    SLICE_X46Y68         LUT2 (Prop_lut2_I0_O)        0.299    21.250 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_729/O
                         net (fo=1, routed)           0.000    21.250    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_10[3]
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.626 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_491/CO[3]
                         net (fo=1, routed)           0.000    21.626    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_491_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_262/CO[0]
                         net (fo=848, routed)         1.096    22.976    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_2[0]
    SLICE_X45Y63         LUT3 (Prop_lut3_I1_O)        0.367    23.343 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_1044/O
                         net (fo=1, routed)           0.000    23.343    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_22[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842/CO[3]
                         net (fo=1, routed)           0.000    23.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_625/CO[3]
                         net (fo=1, routed)           0.000    24.007    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_625_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    24.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_391_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    24.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.392 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_73/CO[1]
                         net (fo=23, routed)          0.848    25.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[51]
    SLICE_X44Y64         LUT5 (Prop_lut5_I0_O)        0.329    25.569 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1049/O
                         net (fo=1, routed)           0.000    25.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1049_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.119 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    26.119    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_851_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.233 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634/CO[3]
                         net (fo=1, routed)           0.000    26.233    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.347 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    26.347    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_400_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.461 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    26.461    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_205_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.689 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_75/CO[2]
                         net (fo=23, routed)          0.713    27.402    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[50]
    SLICE_X43Y68         LUT5 (Prop_lut5_I3_O)        0.313    27.715 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_859/O
                         net (fo=1, routed)           0.000    27.715    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_859_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.265 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639/CO[3]
                         net (fo=1, routed)           0.000    28.265    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.379 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_405/CO[3]
                         net (fo=1, routed)           0.000    28.379    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_405_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    28.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_209_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_76/CO[2]
                         net (fo=23, routed)          0.687    29.408    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[49]
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.313    29.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120/O
                         net (fo=1, routed)           0.000    29.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.254 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    30.254    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1018_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.371 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_822/CO[3]
                         net (fo=1, routed)           0.000    30.371    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_822_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.488 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605/CO[3]
                         net (fo=1, routed)           0.000    30.488    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.605 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    30.605    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_371_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_190/CO[2]
                         net (fo=23, routed)          0.689    31.523    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[48]
    SLICE_X42Y74         LUT5 (Prop_lut5_I3_O)        0.310    31.833 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1026/O
                         net (fo=1, routed)           0.000    31.833    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1026_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.366 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_827/CO[3]
                         net (fo=1, routed)           0.009    32.375    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_827_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.492 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610/CO[3]
                         net (fo=1, routed)           0.000    32.492    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.609 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    32.609    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_375_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.838 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_191/CO[2]
                         net (fo=23, routed)          0.752    33.590    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[47]
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.310    33.900 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1032/O
                         net (fo=1, routed)           0.000    33.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1032_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.432 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.432    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.546 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_615/CO[3]
                         net (fo=1, routed)           0.000    34.546    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_615_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.660 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_383/CO[3]
                         net (fo=1, routed)           0.000    34.660    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_383_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.888 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_193/CO[2]
                         net (fo=23, routed)          0.808    35.696    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[46]
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.313    36.009 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1132/O
                         net (fo=1, routed)           0.000    36.009    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1132_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.559 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    36.559    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1033_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.673 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_837/CO[3]
                         net (fo=1, routed)           0.000    36.673    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_837_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.787 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620/CO[3]
                         net (fo=1, routed)           0.000    36.787    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.901 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.901    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_387_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_194/CO[2]
                         net (fo=23, routed)          0.669    37.799    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[45]
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.313    38.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137/O
                         net (fo=1, routed)           0.000    38.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    38.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1054_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    38.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_861_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644/CO[3]
                         net (fo=1, routed)           0.000    38.890    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414/CO[3]
                         net (fo=1, routed)           0.000    39.004    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.232 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_214/CO[2]
                         net (fo=23, routed)          0.718    39.949    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[44]
    SLICE_X48Y74         LUT5 (Prop_lut5_I0_O)        0.313    40.262 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1141/O
                         net (fo=1, routed)           0.000    40.262    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1141_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1059/CO[3]
                         net (fo=1, routed)           0.009    40.821    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1059_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.935 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    40.935    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.049 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649/CO[3]
                         net (fo=1, routed)           0.000    41.049    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418/CO[3]
                         net (fo=1, routed)           0.000    41.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.391 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_215/CO[2]
                         net (fo=23, routed)          0.758    42.150    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[43]
    SLICE_X47Y73         LUT5 (Prop_lut5_I0_O)        0.313    42.463 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145/O
                         net (fo=1, routed)           0.000    42.463    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.013 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    43.013    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1064_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.127 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871/CO[3]
                         net (fo=1, routed)           0.009    43.136    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.250 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_654/CO[3]
                         net (fo=1, routed)           0.000    43.250    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_654_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.364 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    43.364    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_426_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.592 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_217/CO[2]
                         net (fo=23, routed)          0.815    44.407    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[42]
    SLICE_X46Y71         LUT5 (Prop_lut5_I0_O)        0.313    44.720 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1103/O
                         net (fo=1, routed)           0.000    44.720    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1103_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.253 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_930/CO[3]
                         net (fo=1, routed)           0.000    45.253    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_930_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.370 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876/CO[3]
                         net (fo=1, routed)           0.000    45.370    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_659/CO[3]
                         net (fo=1, routed)           0.000    45.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_659_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.604 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_430/CO[3]
                         net (fo=1, routed)           0.009    45.613    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_430_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    45.842 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_218/CO[2]
                         net (fo=23, routed)          0.873    46.715    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[41]
    SLICE_X45Y70         LUT5 (Prop_lut5_I3_O)        0.310    47.025 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_933/O
                         net (fo=1, routed)           0.000    47.025    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_933_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.575 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_714/CO[3]
                         net (fo=1, routed)           0.000    47.575    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_714_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.689 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_664/CO[3]
                         net (fo=1, routed)           0.000    47.689    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_664_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    47.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_438_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.031 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_220/CO[2]
                         net (fo=23, routed)          0.785    48.816    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[40]
    SLICE_X41Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    49.585 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    49.585    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.699 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_486/CO[3]
                         net (fo=1, routed)           0.000    49.699    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_486_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.813 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_481/CO[3]
                         net (fo=1, routed)           0.000    49.813    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_481_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    49.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_442_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.155 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_221/CO[2]
                         net (fo=23, routed)          0.650    50.805    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[39]
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.313    51.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_921/O
                         net (fo=1, routed)           0.000    51.118    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_921_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.668 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_699/CO[3]
                         net (fo=1, routed)           0.000    51.668    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_699_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.782 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    51.782    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_475_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.896 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    51.896    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_257_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.010 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253/CO[3]
                         net (fo=1, routed)           0.009    52.019    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_222/CO[2]
                         net (fo=23, routed)          0.849    53.096    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[38]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    53.409 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_912/O
                         net (fo=1, routed)           0.000    53.409    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_912_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.959 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_694/CO[3]
                         net (fo=1, routed)           0.000    53.959    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_694_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.073 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    54.073    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_470_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.187 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    54.187    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_248_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.301 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_99/CO[3]
                         net (fo=1, routed)           0.009    54.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_99_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_98/CO[2]
                         net (fo=23, routed)          0.981    55.519    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[37]
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.313    55.832 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_908/O
                         net (fo=1, routed)           0.000    55.832    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_908_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_693/CO[3]
                         net (fo=1, routed)           0.000    56.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_693_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.496 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_469/CO[3]
                         net (fo=1, routed)           0.000    56.496    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_469_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.610 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    56.610    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_247_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.724 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_97/CO[3]
                         net (fo=1, routed)           0.009    56.733    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_97_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.961 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_39/CO[2]
                         net (fo=23, routed)          0.750    57.710    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[36]
    SLICE_X34Y71         LUT5 (Prop_lut5_I0_O)        0.313    58.023 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_946/O
                         net (fo=1, routed)           0.000    58.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_946_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.556 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_733/CO[3]
                         net (fo=1, routed)           0.000    58.556    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_733_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.673 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497/CO[3]
                         net (fo=1, routed)           0.000    58.673    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.790 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    58.790    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_264_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.907 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107/CO[3]
                         net (fo=1, routed)           0.009    58.916    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    59.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_41/CO[2]
                         net (fo=23, routed)          0.914    60.059    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[35]
    SLICE_X33Y67         LUT5 (Prop_lut5_I0_O)        0.310    60.369 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_950/O
                         net (fo=1, routed)           0.000    60.369    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_950_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.919 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_738/CO[3]
                         net (fo=1, routed)           0.000    60.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_738_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.033 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_502/CO[3]
                         net (fo=1, routed)           0.000    61.033    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_502_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.147 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_269/CO[3]
                         net (fo=1, routed)           0.000    61.147    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_269_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.261 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_115/CO[3]
                         net (fo=1, routed)           0.000    61.261    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_115_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.489 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_43/CO[2]
                         net (fo=23, routed)          0.835    62.324    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[34]
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.313    62.637 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_746/O
                         net (fo=1, routed)           0.000    62.637    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_746_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.187 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_507/CO[3]
                         net (fo=1, routed)           0.000    63.187    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_507_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.301 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    63.301    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_274_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.415 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    63.415    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_119_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.643 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_44/CO[2]
                         net (fo=23, routed)          0.738    64.381    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[33]
    SLICE_X32Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    65.165 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_885/CO[3]
                         net (fo=1, routed)           0.000    65.165    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_885_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_673/CO[3]
                         net (fo=1, routed)           0.000    65.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_673_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.399 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    65.399    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_449_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    65.516    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_227_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.745 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_88/CO[2]
                         net (fo=23, routed)          0.722    66.467    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[32]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.310    66.777 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1080/O
                         net (fo=1, routed)           0.000    66.777    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1080_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_890/CO[3]
                         net (fo=1, routed)           0.000    67.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_890_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_678/CO[3]
                         net (fo=1, routed)           0.000    67.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_678_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.544 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_454/CO[3]
                         net (fo=1, routed)           0.000    67.544    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_454_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.661 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    67.661    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_231_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    67.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_89/CO[2]
                         net (fo=23, routed)          0.765    68.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[31]
    SLICE_X37Y64         LUT5 (Prop_lut5_I0_O)        0.310    68.965 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1084/O
                         net (fo=1, routed)           0.000    68.965    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1084_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.515 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895/CO[3]
                         net (fo=1, routed)           0.000    69.515    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.629 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    69.629    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_683_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.743 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459/CO[3]
                         net (fo=1, routed)           0.000    69.743    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.857 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_239/CO[3]
                         net (fo=1, routed)           0.000    69.857    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_239_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.085 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_91/CO[2]
                         net (fo=23, routed)          0.706    70.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[30]
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.313    71.104 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1088/O
                         net (fo=1, routed)           0.000    71.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1088_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_900/CO[3]
                         net (fo=1, routed)           0.000    71.654    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_900_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.768 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_688/CO[3]
                         net (fo=1, routed)           0.000    71.768    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_688_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.882 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_464/CO[3]
                         net (fo=1, routed)           0.000    71.882    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_464_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.996 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    71.996    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_243_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.224 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_92/CO[2]
                         net (fo=23, routed)          0.713    72.937    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[29]
    SLICE_X43Y62         LUT5 (Prop_lut5_I0_O)        0.313    73.250 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_90/O
                         net (fo=1, routed)           0.000    73.250    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_90_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.800 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_66/CO[3]
                         net (fo=1, routed)           0.000    73.800    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_66_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.914 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.914    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_47_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.028 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.028    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_38_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.142 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.142    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_23_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.370 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_11/CO[2]
                         net (fo=23, routed)          0.722    75.093    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[28]
    SLICE_X46Y61         LUT5 (Prop_lut5_I0_O)        0.313    75.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_86/O
                         net (fo=1, routed)           0.000    75.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_86_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.939 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.939    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_61_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.056 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.056    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_45_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.173 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.173    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_33_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    76.519 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_12/CO[2]
                         net (fo=23, routed)          0.697    77.215    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[27]
    SLICE_X49Y60         LUT5 (Prop_lut5_I0_O)        0.310    77.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_82/O
                         net (fo=1, routed)           0.000    77.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_82_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.075 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_56/CO[3]
                         net (fo=1, routed)           0.000    78.075    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_56_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.189 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.189    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_40_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.303 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.303    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_29_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.417 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.417    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_14_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.645 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_9/CO[2]
                         net (fo=25, routed)          0.715    79.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[26]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.313    79.673 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_78/O
                         net (fo=1, routed)           0.000    79.673    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_78_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.223 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.223    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_51_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.337 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.337    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_35_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.451 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.451    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_24_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.565 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_15_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.793 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_13/CO[2]
                         net (fo=24, routed)          0.677    81.471    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[25]
    SLICE_X47Y59         LUT2 (Prop_lut2_I1_O)        0.313    81.784 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_74/O
                         net (fo=1, routed)           0.000    81.784    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_74_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.334 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.334    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_50_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.448 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.448    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_34_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.562 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.562    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_23_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.676 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    82.676    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_14_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.904 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_8/CO[2]
                         net (fo=24, routed)          0.677    83.581    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[24]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.313    83.894 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1017/O
                         net (fo=1, routed)           0.000    83.894    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1017_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817/CO[3]
                         net (fo=1, routed)           0.000    84.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.544 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.544    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_24_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.661 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.661    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_19_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.778 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.778    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    85.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_10/CO[2]
                         net (fo=24, routed)          0.837    85.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[23]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.310    86.154 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1013/O
                         net (fo=1, routed)           0.000    86.154    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1013_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.704 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_805/CO[3]
                         net (fo=1, routed)           0.000    86.704    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_805_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.818 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600/CO[3]
                         net (fo=1, routed)           0.000    86.818    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.932 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    86.932    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_9_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_4/CO[2]
                         net (fo=24, routed)          0.666    87.940    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[22]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.313    88.253 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1009/O
                         net (fo=1, routed)           0.000    88.253    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1009_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000    88.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_800_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.917 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    88.917    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_565_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.031 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362/CO[3]
                         net (fo=1, routed)           0.000    89.031    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_9_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.373 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_8/CO[2]
                         net (fo=24, routed)          0.697    90.070    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[21]
    SLICE_X39Y59         LUT2 (Prop_lut2_I1_O)        0.313    90.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1005/O
                         net (fo=1, routed)           0.000    90.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1005_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_795/CO[3]
                         net (fo=1, routed)           0.000    90.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_795_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    91.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_560_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_322/CO[3]
                         net (fo=1, routed)           0.000    91.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_322_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_184/CO[3]
                         net (fo=1, routed)           0.000    91.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_184_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][1]_i_4/CO[2]
                         net (fo=24, routed)          0.792    92.295    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[20]
    SLICE_X38Y58         LUT2 (Prop_lut2_I1_O)        0.313    92.608 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1001/O
                         net (fo=1, routed)           0.000    92.608    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1001_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.141 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_790/CO[3]
                         net (fo=1, routed)           0.000    93.141    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_790_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.258 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    93.258    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_555_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.375 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    93.375    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_317_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.492 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    93.492    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_147_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    93.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_65/CO[2]
                         net (fo=25, routed)          0.671    94.392    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[19]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.310    94.702 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_997/O
                         net (fo=1, routed)           0.000    94.702    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_997_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_789/CO[3]
                         net (fo=1, routed)           0.000    95.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_789_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.352 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000    95.352    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.469 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    95.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.586 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    95.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_146_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    95.815 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_54/CO[2]
                         net (fo=26, routed)          0.814    96.629    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[18]
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.310    96.939 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1107/O
                         net (fo=1, routed)           0.000    96.939    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1107_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.489 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    97.489    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_955_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.603 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000    97.603    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_748_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.717 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    97.717    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_518_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.831 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    97.831    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_285_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    98.059 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_128/CO[2]
                         net (fo=24, routed)          0.709    98.767    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[17]
    SLICE_X33Y62         LUT2 (Prop_lut2_I1_O)        0.313    99.080 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1111/O
                         net (fo=1, routed)           0.000    99.080    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1111_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.630 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_960/CO[3]
                         net (fo=1, routed)           0.000    99.630    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_960_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.744 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_753/CO[3]
                         net (fo=1, routed)           0.000    99.744    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_753_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    99.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.972 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    99.972    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_289_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.200 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_129/CO[2]
                         net (fo=24, routed)          0.697   100.898    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[16]
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.313   101.211 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_284/O
                         net (fo=1, routed)           0.000   101.211    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_284_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.744 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_244/CO[3]
                         net (fo=1, routed)           0.000   101.744    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_244_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.861 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_192/CO[3]
                         net (fo=1, routed)           0.000   101.861    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_192_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.978 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_138/CO[3]
                         net (fo=1, routed)           0.000   101.978    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_138_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_81/CO[3]
                         net (fo=1, routed)           0.000   102.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_81_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.324 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_283/CO[2]
                         net (fo=24, routed)          0.887   103.211    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[15]
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.310   103.521 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_280/O
                         net (fo=1, routed)           0.000   103.521    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_280_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.071 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_239/CO[3]
                         net (fo=1, routed)           0.000   104.071    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_239_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.185 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_187/CO[3]
                         net (fo=1, routed)           0.000   104.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_187_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.299 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_124/CO[3]
                         net (fo=1, routed)           0.000   104.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_124_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000   104.413    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_80_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_34/CO[2]
                         net (fo=24, routed)          0.463   105.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[14]
    SLICE_X31Y66         LUT2 (Prop_lut2_I1_O)        0.313   105.417 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_276/O
                         net (fo=1, routed)           0.000   105.417    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_276_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.967 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_230/CO[3]
                         net (fo=1, routed)           0.000   105.967    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_230_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.081 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_182/CO[3]
                         net (fo=1, routed)           0.000   106.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_182_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.195 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_119/CO[3]
                         net (fo=1, routed)           0.000   106.195    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_119_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.309 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_65/CO[3]
                         net (fo=1, routed)           0.000   106.309    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_65_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.537 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_284/CO[2]
                         net (fo=24, routed)          0.654   107.192    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[13]
    SLICE_X29Y70         LUT5 (Prop_lut5_I3_O)        0.313   107.505 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_234/O
                         net (fo=1, routed)           0.000   107.505    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_234_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_172/CO[3]
                         net (fo=1, routed)           0.000   108.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_172_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.151 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_118/CO[3]
                         net (fo=1, routed)           0.000   108.151    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_118_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.265 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_64/CO[3]
                         net (fo=1, routed)           0.000   108.265    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_64_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   108.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_30/CO[2]
                         net (fo=24, routed)          0.814   109.307    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[12]
    SLICE_X30Y69         LUT2 (Prop_lut2_I1_O)        0.313   109.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_268/O
                         net (fo=1, routed)           0.000   109.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_268_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_220/CO[3]
                         net (fo=1, routed)           0.000   110.153    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_220_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.270 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000   110.270    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_167_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.387 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_105/CO[3]
                         net (fo=1, routed)           0.000   110.387    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_105_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.504 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000   110.504    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_69_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   110.733 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_31/CO[2]
                         net (fo=24, routed)          0.850   111.583    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[11]
    SLICE_X30Y64         LUT2 (Prop_lut2_I1_O)        0.310   111.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_264/O
                         net (fo=1, routed)           0.000   111.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_264_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.426 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_215/CO[3]
                         net (fo=1, routed)           0.000   112.426    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_215_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.543 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000   112.543    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_162_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.660 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000   112.660    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_100_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.777 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000   112.777    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_47_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   113.006 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_33/CO[2]
                         net (fo=24, routed)          0.837   113.843    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[10]
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.310   114.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_260/O
                         net (fo=1, routed)           0.000   114.153    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_260_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_214/CO[3]
                         net (fo=1, routed)           0.000   114.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_214_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.817 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_161/CO[3]
                         net (fo=1, routed)           0.000   114.817    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_161_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000   114.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_99_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.045 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_46/CO[3]
                         net (fo=1, routed)           0.000   115.045    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_46_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   115.273 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_24/CO[2]
                         net (fo=24, routed)          0.873   116.147    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[9]
    SLICE_X27Y64         LUT2 (Prop_lut2_I1_O)        0.313   116.460 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_256/O
                         net (fo=1, routed)           0.000   116.460    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_256_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.010 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_205/CO[3]
                         net (fo=1, routed)           0.000   117.010    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_205_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.124 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000   117.124    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_177_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.238 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_110/CO[3]
                         net (fo=1, routed)           0.000   117.238    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_110_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.352 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_59/CO[3]
                         net (fo=1, routed)           0.000   117.352    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_59_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_28/CO[2]
                         net (fo=24, routed)          0.653   118.232    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[8]
    SLICE_X28Y66         LUT2 (Prop_lut2_I1_O)        0.313   118.545 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_213/O
                         net (fo=1, routed)           0.000   118.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_213_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_156/CO[3]
                         net (fo=1, routed)           0.000   119.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_156_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_151/CO[3]
                         net (fo=1, routed)           0.000   119.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_151_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_133/CO[3]
                         net (fo=1, routed)           0.000   119.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_133_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000   119.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_73_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   119.665 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_32/CO[2]
                         net (fo=24, routed)          0.850   120.515    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[7]
    SLICE_X26Y66         LUT2 (Prop_lut2_I1_O)        0.313   120.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_993/O
                         net (fo=1, routed)           0.000   120.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_993_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_784/CO[3]
                         net (fo=1, routed)           0.000   121.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_784_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.478 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_94/CO[3]
                         net (fo=1, routed)           0.000   121.478    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_94_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.595 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000   121.595    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_89_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000   121.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_85_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   121.941 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_63/CO[2]
                         net (fo=24, routed)          0.497   122.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[6]
    SLICE_X27Y69         LUT2 (Prop_lut2_I1_O)        0.310   122.747 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_984/O
                         net (fo=1, routed)           0.000   122.747    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_984_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_774/CO[3]
                         net (fo=1, routed)           0.000   123.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_774_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.411 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549/CO[3]
                         net (fo=1, routed)           0.000   123.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_41/CO[3]
                         net (fo=1, routed)           0.000   123.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_41_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.639 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000   123.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_37_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.867 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_36/CO[2]
                         net (fo=24, routed)          0.548   124.416    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[5]
    SLICE_X26Y71         LUT2 (Prop_lut2_I1_O)        0.313   124.729 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_980/O
                         net (fo=1, routed)           0.000   124.729    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_980_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.262 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_769/CO[3]
                         net (fo=1, routed)           0.000   125.262    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_769_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.379 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539/CO[3]
                         net (fo=1, routed)           0.000   125.379    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.496 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_311/CO[3]
                         net (fo=1, routed)           0.000   125.496    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_311_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.613 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_20/CO[3]
                         net (fo=1, routed)           0.009   125.622    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_20_n_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   125.851 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_19/CO[2]
                         net (fo=24, routed)          0.714   126.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[4]
    SLICE_X28Y72         LUT2 (Prop_lut2_I1_O)        0.310   126.875 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_976/O
                         net (fo=1, routed)           0.000   126.875    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_976_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.425 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_764/CO[3]
                         net (fo=1, routed)           0.000   127.425    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_764_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.539 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_534/CO[3]
                         net (fo=1, routed)           0.000   127.539    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_534_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.653 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_303/CO[3]
                         net (fo=1, routed)           0.009   127.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_303_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_142/CO[3]
                         net (fo=1, routed)           0.000   127.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_142_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   128.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_13/CO[2]
                         net (fo=25, routed)          0.546   128.550    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[3]
    SLICE_X29Y74         LUT2 (Prop_lut2_I1_O)        0.313   128.863 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_972/O
                         net (fo=1, routed)           0.000   128.863    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_972_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_759/CO[3]
                         net (fo=1, routed)           0.009   129.422    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_759_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.536 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_529/CO[3]
                         net (fo=1, routed)           0.000   129.536    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_529_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.650 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298/CO[3]
                         net (fo=1, routed)           0.000   129.650    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.764 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_137/CO[3]
                         net (fo=1, routed)           0.000   129.764    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_137_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   129.992 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_53/CO[2]
                         net (fo=23, routed)          0.845   130.836    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[2]
    SLICE_X30Y74         LUT2 (Prop_lut2_I1_O)        0.313   131.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_968/O
                         net (fo=1, routed)           0.000   131.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_968_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   131.682 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_758/CO[3]
                         net (fo=1, routed)           0.009   131.691    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_758_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.808 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528/CO[3]
                         net (fo=1, routed)           0.000   131.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.925 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   131.925    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_297_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_136/CO[3]
                         net (fo=1, routed)           0.000   132.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_136_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   132.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_51/CO[2]
                         net (fo=23, routed)          0.863   133.134    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[1]
    SLICE_X31Y72         LUT5 (Prop_lut5_I3_O)        0.310   133.444 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_988/O
                         net (fo=1, routed)           0.000   133.444    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_988_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_779/CO[3]
                         net (fo=1, routed)           0.000   133.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_779_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.108 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   134.108    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.222 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_308/CO[3]
                         net (fo=1, routed)           0.009   134.231    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_308_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.388 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_141/CO[1]
                         net (fo=2, routed)           1.025   135.414    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[0]
    SLICE_X39Y65         LUT1 (Prop_lut1_I0_O)        0.329   135.743 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_131/O
                         net (fo=1, routed)           0.379   136.122    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_131_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602   136.724 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_50/O[2]
                         net (fo=3, routed)           0.337   137.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg0[3]
    SLICE_X40Y66         LUT4 (Prop_lut4_I3_O)        0.301   137.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_64/O
                         net (fo=3, routed)           0.350   137.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_64_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   138.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_183/CO[3]
                         net (fo=1, routed)           0.000   138.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_183_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_123/CO[3]
                         net (fo=1, routed)           0.000   138.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_123_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000   138.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_45_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.634 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000   138.634    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_17_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   138.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.862 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_7/CO[3]
                         net (fo=1, routed)           0.000   138.862    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_7_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.976 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_90/CO[3]
                         net (fo=1, routed)           0.000   138.976    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_90_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.090 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000   139.090    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_42_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   139.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_40/O[1]
                         net (fo=1, routed)           0.875   140.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_40_n_6
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.303   140.602 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_86/O
                         net (fo=1, routed)           0.000   140.602    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/result__0[10]
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   141.134 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000   141.134    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_32_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   141.248 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   141.248    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_31_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   141.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000   141.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_25_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   141.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_6/O[0]
                         net (fo=2, routed)           0.744   142.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/GEN2[0].neu/sig/p_13_in_18
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.299   142.627 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_77/O
                         net (fo=1, routed)           0.151   142.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_77_n_0
    SLICE_X37Y76         LUT5 (Prop_lut5_I4_O)        0.124   142.903 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_29/O
                         net (fo=1, routed)           0.497   143.400    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_18
    SLICE_X40Y76         LUT5 (Prop_lut5_I1_O)        0.124   143.524 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_7/O
                         net (fo=47, routed)          0.967   144.490    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_7_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124   144.614 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_9/O
                         net (fo=1, routed)           0.559   145.173    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_9_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   145.829 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.829    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.943 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.943    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][8]_i_3_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   146.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][12]_i_3/O[1]
                         net (fo=2, routed)           0.664   146.941    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer_n_73
    SLICE_X44Y74         LUT4 (Prop_lut4_I2_O)        0.303   147.244 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_188/O
                         net (fo=1, routed)           0.485   147.728    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_188_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I4_O)        0.124   147.852 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_67/O
                         net (fo=1, routed)           0.171   148.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_20
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124   148.147 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_24/O
                         net (fo=2, routed)           0.294   148.441    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_24_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I0_O)        0.124   148.565 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_3/O
                         net (fo=16, routed)          0.386   148.951    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_3_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124   149.075 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_3/O
                         net (fo=1, routed)           0.493   149.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/arg__2_3
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124   149.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/out_vector[0][5]_i_1/O
                         net (fo=5, routed)           0.360   150.053    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/state_reg[3]_5
    SLICE_X46Y78         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.466    12.645    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/s00_axi_aclk
    SLICE_X46Y78         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][2]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y78         FDSE (Setup_fdse_C_S)       -0.524    12.096    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][2]
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                        -150.053    
  -------------------------------------------------------------------
                         slack                               -137.958    

Slack (VIOLATED) :        -137.958ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        147.045ns  (logic 90.234ns (61.365%)  route 56.811ns (38.635%))
  Logic Levels:           352  (CARRY4=282 DSP48E1=1 LUT1=1 LUT2=25 LUT3=3 LUT4=3 LUT5=30 LUT6=7)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.714     3.008    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/s00_axi_aclk
    SLICE_X66Y58         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y58         FDSE (Prop_fdse_C_Q)         0.518     3.526 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[1][1]/Q
                         net (fo=3, routed)           1.597     5.123    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[17])
                                                      3.841     8.964 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg/P[17]
                         net (fo=3, routed)           1.557    10.521    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/to_s10[9]
    SLICE_X55Y64         LUT3 (Prop_lut3_I1_O)        0.124    10.645 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_10__3/O
                         net (fo=2, routed)           0.798    11.443    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_10__3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I1_O)        0.124    11.567 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_2__3/O
                         net (fo=2, routed)           0.828    12.396    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_2__3_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_6__3/O
                         net (fo=1, routed)           0.000    12.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_6__3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.918    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.140 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__2/O[0]
                         net (fo=2, routed)           0.640    13.780    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__2_n_7
    SLICE_X54Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    14.351 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    14.351    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_153_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.570 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_56/O[0]
                         net (fo=8, routed)           1.088    15.658    design_1_i/mem_axi_0/U0_n_19
    SLICE_X49Y65         LUT3 (Prop_lut3_I0_O)        0.295    15.953 r  design_1_i/mem_axi_0/out_vector[0][15]_i_816/O
                         net (fo=1, routed)           0.000    15.953    design_1_i/mem_axi_0/out_vector[0][15]_i_816_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.377 r  design_1_i/mem_axi_0/out_vector_reg[0][15]_i_595/O[1]
                         net (fo=1, routed)           0.543    16.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/S[1]
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    17.624 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_351/CO[3]
                         net (fo=1, routed)           0.000    17.624    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_351_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_174/O[1]
                         net (fo=34, routed)          0.934    18.892    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/sig/abso/p_1_in
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.303    19.195 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_339/O
                         net (fo=1, routed)           0.000    19.195    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_339_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.745 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.745    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_163_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.859 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    19.859    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_151_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.081 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_55/O[0]
                         net (fo=58, routed)          0.871    20.951    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_11[0]
    SLICE_X46Y68         LUT2 (Prop_lut2_I0_O)        0.299    21.250 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_729/O
                         net (fo=1, routed)           0.000    21.250    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_10[3]
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.626 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_491/CO[3]
                         net (fo=1, routed)           0.000    21.626    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_491_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_262/CO[0]
                         net (fo=848, routed)         1.096    22.976    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_2[0]
    SLICE_X45Y63         LUT3 (Prop_lut3_I1_O)        0.367    23.343 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_1044/O
                         net (fo=1, routed)           0.000    23.343    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_22[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842/CO[3]
                         net (fo=1, routed)           0.000    23.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_625/CO[3]
                         net (fo=1, routed)           0.000    24.007    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_625_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    24.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_391_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    24.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.392 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_73/CO[1]
                         net (fo=23, routed)          0.848    25.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[51]
    SLICE_X44Y64         LUT5 (Prop_lut5_I0_O)        0.329    25.569 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1049/O
                         net (fo=1, routed)           0.000    25.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1049_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.119 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    26.119    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_851_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.233 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634/CO[3]
                         net (fo=1, routed)           0.000    26.233    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.347 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    26.347    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_400_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.461 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    26.461    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_205_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.689 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_75/CO[2]
                         net (fo=23, routed)          0.713    27.402    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[50]
    SLICE_X43Y68         LUT5 (Prop_lut5_I3_O)        0.313    27.715 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_859/O
                         net (fo=1, routed)           0.000    27.715    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_859_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.265 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639/CO[3]
                         net (fo=1, routed)           0.000    28.265    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.379 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_405/CO[3]
                         net (fo=1, routed)           0.000    28.379    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_405_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    28.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_209_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_76/CO[2]
                         net (fo=23, routed)          0.687    29.408    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[49]
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.313    29.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120/O
                         net (fo=1, routed)           0.000    29.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.254 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    30.254    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1018_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.371 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_822/CO[3]
                         net (fo=1, routed)           0.000    30.371    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_822_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.488 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605/CO[3]
                         net (fo=1, routed)           0.000    30.488    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.605 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    30.605    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_371_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_190/CO[2]
                         net (fo=23, routed)          0.689    31.523    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[48]
    SLICE_X42Y74         LUT5 (Prop_lut5_I3_O)        0.310    31.833 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1026/O
                         net (fo=1, routed)           0.000    31.833    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1026_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.366 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_827/CO[3]
                         net (fo=1, routed)           0.009    32.375    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_827_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.492 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610/CO[3]
                         net (fo=1, routed)           0.000    32.492    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.609 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    32.609    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_375_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.838 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_191/CO[2]
                         net (fo=23, routed)          0.752    33.590    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[47]
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.310    33.900 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1032/O
                         net (fo=1, routed)           0.000    33.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1032_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.432 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.432    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.546 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_615/CO[3]
                         net (fo=1, routed)           0.000    34.546    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_615_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.660 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_383/CO[3]
                         net (fo=1, routed)           0.000    34.660    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_383_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.888 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_193/CO[2]
                         net (fo=23, routed)          0.808    35.696    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[46]
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.313    36.009 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1132/O
                         net (fo=1, routed)           0.000    36.009    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1132_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.559 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    36.559    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1033_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.673 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_837/CO[3]
                         net (fo=1, routed)           0.000    36.673    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_837_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.787 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620/CO[3]
                         net (fo=1, routed)           0.000    36.787    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.901 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.901    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_387_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_194/CO[2]
                         net (fo=23, routed)          0.669    37.799    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[45]
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.313    38.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137/O
                         net (fo=1, routed)           0.000    38.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    38.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1054_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    38.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_861_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644/CO[3]
                         net (fo=1, routed)           0.000    38.890    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414/CO[3]
                         net (fo=1, routed)           0.000    39.004    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.232 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_214/CO[2]
                         net (fo=23, routed)          0.718    39.949    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[44]
    SLICE_X48Y74         LUT5 (Prop_lut5_I0_O)        0.313    40.262 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1141/O
                         net (fo=1, routed)           0.000    40.262    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1141_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1059/CO[3]
                         net (fo=1, routed)           0.009    40.821    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1059_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.935 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    40.935    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.049 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649/CO[3]
                         net (fo=1, routed)           0.000    41.049    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418/CO[3]
                         net (fo=1, routed)           0.000    41.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.391 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_215/CO[2]
                         net (fo=23, routed)          0.758    42.150    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[43]
    SLICE_X47Y73         LUT5 (Prop_lut5_I0_O)        0.313    42.463 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145/O
                         net (fo=1, routed)           0.000    42.463    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.013 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    43.013    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1064_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.127 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871/CO[3]
                         net (fo=1, routed)           0.009    43.136    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.250 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_654/CO[3]
                         net (fo=1, routed)           0.000    43.250    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_654_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.364 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    43.364    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_426_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.592 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_217/CO[2]
                         net (fo=23, routed)          0.815    44.407    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[42]
    SLICE_X46Y71         LUT5 (Prop_lut5_I0_O)        0.313    44.720 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1103/O
                         net (fo=1, routed)           0.000    44.720    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1103_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.253 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_930/CO[3]
                         net (fo=1, routed)           0.000    45.253    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_930_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.370 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876/CO[3]
                         net (fo=1, routed)           0.000    45.370    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_659/CO[3]
                         net (fo=1, routed)           0.000    45.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_659_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.604 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_430/CO[3]
                         net (fo=1, routed)           0.009    45.613    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_430_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    45.842 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_218/CO[2]
                         net (fo=23, routed)          0.873    46.715    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[41]
    SLICE_X45Y70         LUT5 (Prop_lut5_I3_O)        0.310    47.025 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_933/O
                         net (fo=1, routed)           0.000    47.025    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_933_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.575 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_714/CO[3]
                         net (fo=1, routed)           0.000    47.575    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_714_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.689 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_664/CO[3]
                         net (fo=1, routed)           0.000    47.689    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_664_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    47.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_438_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.031 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_220/CO[2]
                         net (fo=23, routed)          0.785    48.816    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[40]
    SLICE_X41Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    49.585 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    49.585    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.699 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_486/CO[3]
                         net (fo=1, routed)           0.000    49.699    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_486_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.813 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_481/CO[3]
                         net (fo=1, routed)           0.000    49.813    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_481_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    49.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_442_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.155 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_221/CO[2]
                         net (fo=23, routed)          0.650    50.805    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[39]
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.313    51.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_921/O
                         net (fo=1, routed)           0.000    51.118    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_921_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.668 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_699/CO[3]
                         net (fo=1, routed)           0.000    51.668    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_699_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.782 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    51.782    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_475_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.896 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    51.896    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_257_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.010 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253/CO[3]
                         net (fo=1, routed)           0.009    52.019    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_222/CO[2]
                         net (fo=23, routed)          0.849    53.096    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[38]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    53.409 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_912/O
                         net (fo=1, routed)           0.000    53.409    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_912_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.959 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_694/CO[3]
                         net (fo=1, routed)           0.000    53.959    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_694_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.073 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    54.073    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_470_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.187 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    54.187    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_248_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.301 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_99/CO[3]
                         net (fo=1, routed)           0.009    54.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_99_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_98/CO[2]
                         net (fo=23, routed)          0.981    55.519    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[37]
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.313    55.832 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_908/O
                         net (fo=1, routed)           0.000    55.832    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_908_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_693/CO[3]
                         net (fo=1, routed)           0.000    56.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_693_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.496 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_469/CO[3]
                         net (fo=1, routed)           0.000    56.496    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_469_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.610 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    56.610    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_247_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.724 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_97/CO[3]
                         net (fo=1, routed)           0.009    56.733    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_97_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.961 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_39/CO[2]
                         net (fo=23, routed)          0.750    57.710    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[36]
    SLICE_X34Y71         LUT5 (Prop_lut5_I0_O)        0.313    58.023 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_946/O
                         net (fo=1, routed)           0.000    58.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_946_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.556 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_733/CO[3]
                         net (fo=1, routed)           0.000    58.556    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_733_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.673 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497/CO[3]
                         net (fo=1, routed)           0.000    58.673    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.790 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    58.790    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_264_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.907 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107/CO[3]
                         net (fo=1, routed)           0.009    58.916    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    59.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_41/CO[2]
                         net (fo=23, routed)          0.914    60.059    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[35]
    SLICE_X33Y67         LUT5 (Prop_lut5_I0_O)        0.310    60.369 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_950/O
                         net (fo=1, routed)           0.000    60.369    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_950_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.919 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_738/CO[3]
                         net (fo=1, routed)           0.000    60.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_738_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.033 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_502/CO[3]
                         net (fo=1, routed)           0.000    61.033    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_502_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.147 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_269/CO[3]
                         net (fo=1, routed)           0.000    61.147    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_269_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.261 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_115/CO[3]
                         net (fo=1, routed)           0.000    61.261    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_115_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.489 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_43/CO[2]
                         net (fo=23, routed)          0.835    62.324    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[34]
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.313    62.637 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_746/O
                         net (fo=1, routed)           0.000    62.637    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_746_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.187 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_507/CO[3]
                         net (fo=1, routed)           0.000    63.187    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_507_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.301 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    63.301    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_274_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.415 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    63.415    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_119_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.643 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_44/CO[2]
                         net (fo=23, routed)          0.738    64.381    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[33]
    SLICE_X32Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    65.165 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_885/CO[3]
                         net (fo=1, routed)           0.000    65.165    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_885_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_673/CO[3]
                         net (fo=1, routed)           0.000    65.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_673_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.399 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    65.399    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_449_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    65.516    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_227_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.745 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_88/CO[2]
                         net (fo=23, routed)          0.722    66.467    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[32]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.310    66.777 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1080/O
                         net (fo=1, routed)           0.000    66.777    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1080_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_890/CO[3]
                         net (fo=1, routed)           0.000    67.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_890_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_678/CO[3]
                         net (fo=1, routed)           0.000    67.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_678_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.544 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_454/CO[3]
                         net (fo=1, routed)           0.000    67.544    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_454_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.661 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    67.661    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_231_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    67.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_89/CO[2]
                         net (fo=23, routed)          0.765    68.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[31]
    SLICE_X37Y64         LUT5 (Prop_lut5_I0_O)        0.310    68.965 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1084/O
                         net (fo=1, routed)           0.000    68.965    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1084_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.515 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895/CO[3]
                         net (fo=1, routed)           0.000    69.515    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.629 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    69.629    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_683_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.743 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459/CO[3]
                         net (fo=1, routed)           0.000    69.743    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.857 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_239/CO[3]
                         net (fo=1, routed)           0.000    69.857    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_239_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.085 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_91/CO[2]
                         net (fo=23, routed)          0.706    70.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[30]
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.313    71.104 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1088/O
                         net (fo=1, routed)           0.000    71.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1088_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_900/CO[3]
                         net (fo=1, routed)           0.000    71.654    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_900_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.768 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_688/CO[3]
                         net (fo=1, routed)           0.000    71.768    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_688_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.882 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_464/CO[3]
                         net (fo=1, routed)           0.000    71.882    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_464_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.996 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    71.996    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_243_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.224 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_92/CO[2]
                         net (fo=23, routed)          0.713    72.937    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[29]
    SLICE_X43Y62         LUT5 (Prop_lut5_I0_O)        0.313    73.250 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_90/O
                         net (fo=1, routed)           0.000    73.250    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_90_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.800 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_66/CO[3]
                         net (fo=1, routed)           0.000    73.800    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_66_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.914 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.914    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_47_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.028 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.028    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_38_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.142 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.142    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_23_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.370 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_11/CO[2]
                         net (fo=23, routed)          0.722    75.093    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[28]
    SLICE_X46Y61         LUT5 (Prop_lut5_I0_O)        0.313    75.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_86/O
                         net (fo=1, routed)           0.000    75.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_86_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.939 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.939    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_61_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.056 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.056    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_45_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.173 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.173    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_33_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    76.519 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_12/CO[2]
                         net (fo=23, routed)          0.697    77.215    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[27]
    SLICE_X49Y60         LUT5 (Prop_lut5_I0_O)        0.310    77.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_82/O
                         net (fo=1, routed)           0.000    77.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_82_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.075 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_56/CO[3]
                         net (fo=1, routed)           0.000    78.075    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_56_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.189 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.189    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_40_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.303 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.303    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_29_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.417 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.417    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_14_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.645 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_9/CO[2]
                         net (fo=25, routed)          0.715    79.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[26]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.313    79.673 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_78/O
                         net (fo=1, routed)           0.000    79.673    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_78_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.223 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.223    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_51_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.337 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.337    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_35_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.451 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.451    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_24_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.565 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_15_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.793 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_13/CO[2]
                         net (fo=24, routed)          0.677    81.471    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[25]
    SLICE_X47Y59         LUT2 (Prop_lut2_I1_O)        0.313    81.784 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_74/O
                         net (fo=1, routed)           0.000    81.784    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_74_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.334 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.334    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_50_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.448 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.448    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_34_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.562 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.562    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_23_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.676 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    82.676    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_14_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.904 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_8/CO[2]
                         net (fo=24, routed)          0.677    83.581    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[24]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.313    83.894 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1017/O
                         net (fo=1, routed)           0.000    83.894    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1017_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817/CO[3]
                         net (fo=1, routed)           0.000    84.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.544 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.544    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_24_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.661 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.661    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_19_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.778 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.778    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    85.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_10/CO[2]
                         net (fo=24, routed)          0.837    85.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[23]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.310    86.154 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1013/O
                         net (fo=1, routed)           0.000    86.154    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1013_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.704 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_805/CO[3]
                         net (fo=1, routed)           0.000    86.704    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_805_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.818 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600/CO[3]
                         net (fo=1, routed)           0.000    86.818    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.932 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    86.932    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_9_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_4/CO[2]
                         net (fo=24, routed)          0.666    87.940    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[22]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.313    88.253 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1009/O
                         net (fo=1, routed)           0.000    88.253    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1009_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000    88.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_800_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.917 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    88.917    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_565_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.031 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362/CO[3]
                         net (fo=1, routed)           0.000    89.031    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_9_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.373 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_8/CO[2]
                         net (fo=24, routed)          0.697    90.070    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[21]
    SLICE_X39Y59         LUT2 (Prop_lut2_I1_O)        0.313    90.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1005/O
                         net (fo=1, routed)           0.000    90.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1005_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_795/CO[3]
                         net (fo=1, routed)           0.000    90.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_795_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    91.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_560_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_322/CO[3]
                         net (fo=1, routed)           0.000    91.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_322_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_184/CO[3]
                         net (fo=1, routed)           0.000    91.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_184_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][1]_i_4/CO[2]
                         net (fo=24, routed)          0.792    92.295    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[20]
    SLICE_X38Y58         LUT2 (Prop_lut2_I1_O)        0.313    92.608 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1001/O
                         net (fo=1, routed)           0.000    92.608    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1001_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.141 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_790/CO[3]
                         net (fo=1, routed)           0.000    93.141    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_790_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.258 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    93.258    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_555_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.375 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    93.375    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_317_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.492 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    93.492    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_147_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    93.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_65/CO[2]
                         net (fo=25, routed)          0.671    94.392    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[19]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.310    94.702 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_997/O
                         net (fo=1, routed)           0.000    94.702    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_997_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_789/CO[3]
                         net (fo=1, routed)           0.000    95.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_789_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.352 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000    95.352    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.469 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    95.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.586 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    95.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_146_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    95.815 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_54/CO[2]
                         net (fo=26, routed)          0.814    96.629    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[18]
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.310    96.939 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1107/O
                         net (fo=1, routed)           0.000    96.939    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1107_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.489 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    97.489    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_955_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.603 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000    97.603    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_748_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.717 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    97.717    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_518_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.831 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    97.831    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_285_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    98.059 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_128/CO[2]
                         net (fo=24, routed)          0.709    98.767    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[17]
    SLICE_X33Y62         LUT2 (Prop_lut2_I1_O)        0.313    99.080 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1111/O
                         net (fo=1, routed)           0.000    99.080    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1111_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.630 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_960/CO[3]
                         net (fo=1, routed)           0.000    99.630    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_960_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.744 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_753/CO[3]
                         net (fo=1, routed)           0.000    99.744    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_753_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    99.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.972 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    99.972    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_289_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.200 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_129/CO[2]
                         net (fo=24, routed)          0.697   100.898    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[16]
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.313   101.211 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_284/O
                         net (fo=1, routed)           0.000   101.211    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_284_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.744 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_244/CO[3]
                         net (fo=1, routed)           0.000   101.744    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_244_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.861 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_192/CO[3]
                         net (fo=1, routed)           0.000   101.861    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_192_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.978 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_138/CO[3]
                         net (fo=1, routed)           0.000   101.978    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_138_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_81/CO[3]
                         net (fo=1, routed)           0.000   102.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_81_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.324 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_283/CO[2]
                         net (fo=24, routed)          0.887   103.211    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[15]
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.310   103.521 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_280/O
                         net (fo=1, routed)           0.000   103.521    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_280_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.071 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_239/CO[3]
                         net (fo=1, routed)           0.000   104.071    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_239_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.185 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_187/CO[3]
                         net (fo=1, routed)           0.000   104.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_187_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.299 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_124/CO[3]
                         net (fo=1, routed)           0.000   104.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_124_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000   104.413    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_80_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_34/CO[2]
                         net (fo=24, routed)          0.463   105.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[14]
    SLICE_X31Y66         LUT2 (Prop_lut2_I1_O)        0.313   105.417 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_276/O
                         net (fo=1, routed)           0.000   105.417    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_276_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.967 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_230/CO[3]
                         net (fo=1, routed)           0.000   105.967    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_230_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.081 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_182/CO[3]
                         net (fo=1, routed)           0.000   106.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_182_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.195 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_119/CO[3]
                         net (fo=1, routed)           0.000   106.195    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_119_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.309 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_65/CO[3]
                         net (fo=1, routed)           0.000   106.309    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_65_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.537 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_284/CO[2]
                         net (fo=24, routed)          0.654   107.192    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[13]
    SLICE_X29Y70         LUT5 (Prop_lut5_I3_O)        0.313   107.505 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_234/O
                         net (fo=1, routed)           0.000   107.505    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_234_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_172/CO[3]
                         net (fo=1, routed)           0.000   108.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_172_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.151 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_118/CO[3]
                         net (fo=1, routed)           0.000   108.151    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_118_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.265 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_64/CO[3]
                         net (fo=1, routed)           0.000   108.265    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_64_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   108.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_30/CO[2]
                         net (fo=24, routed)          0.814   109.307    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[12]
    SLICE_X30Y69         LUT2 (Prop_lut2_I1_O)        0.313   109.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_268/O
                         net (fo=1, routed)           0.000   109.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_268_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_220/CO[3]
                         net (fo=1, routed)           0.000   110.153    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_220_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.270 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000   110.270    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_167_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.387 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_105/CO[3]
                         net (fo=1, routed)           0.000   110.387    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_105_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.504 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000   110.504    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_69_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   110.733 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_31/CO[2]
                         net (fo=24, routed)          0.850   111.583    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[11]
    SLICE_X30Y64         LUT2 (Prop_lut2_I1_O)        0.310   111.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_264/O
                         net (fo=1, routed)           0.000   111.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_264_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.426 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_215/CO[3]
                         net (fo=1, routed)           0.000   112.426    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_215_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.543 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000   112.543    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_162_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.660 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000   112.660    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_100_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.777 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000   112.777    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_47_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   113.006 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_33/CO[2]
                         net (fo=24, routed)          0.837   113.843    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[10]
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.310   114.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_260/O
                         net (fo=1, routed)           0.000   114.153    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_260_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_214/CO[3]
                         net (fo=1, routed)           0.000   114.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_214_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.817 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_161/CO[3]
                         net (fo=1, routed)           0.000   114.817    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_161_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000   114.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_99_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.045 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_46/CO[3]
                         net (fo=1, routed)           0.000   115.045    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_46_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   115.273 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_24/CO[2]
                         net (fo=24, routed)          0.873   116.147    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[9]
    SLICE_X27Y64         LUT2 (Prop_lut2_I1_O)        0.313   116.460 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_256/O
                         net (fo=1, routed)           0.000   116.460    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_256_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.010 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_205/CO[3]
                         net (fo=1, routed)           0.000   117.010    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_205_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.124 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000   117.124    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_177_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.238 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_110/CO[3]
                         net (fo=1, routed)           0.000   117.238    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_110_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.352 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_59/CO[3]
                         net (fo=1, routed)           0.000   117.352    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_59_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_28/CO[2]
                         net (fo=24, routed)          0.653   118.232    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[8]
    SLICE_X28Y66         LUT2 (Prop_lut2_I1_O)        0.313   118.545 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_213/O
                         net (fo=1, routed)           0.000   118.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_213_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_156/CO[3]
                         net (fo=1, routed)           0.000   119.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_156_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_151/CO[3]
                         net (fo=1, routed)           0.000   119.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_151_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_133/CO[3]
                         net (fo=1, routed)           0.000   119.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_133_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000   119.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_73_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   119.665 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_32/CO[2]
                         net (fo=24, routed)          0.850   120.515    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[7]
    SLICE_X26Y66         LUT2 (Prop_lut2_I1_O)        0.313   120.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_993/O
                         net (fo=1, routed)           0.000   120.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_993_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_784/CO[3]
                         net (fo=1, routed)           0.000   121.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_784_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.478 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_94/CO[3]
                         net (fo=1, routed)           0.000   121.478    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_94_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.595 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000   121.595    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_89_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000   121.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_85_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   121.941 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_63/CO[2]
                         net (fo=24, routed)          0.497   122.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[6]
    SLICE_X27Y69         LUT2 (Prop_lut2_I1_O)        0.310   122.747 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_984/O
                         net (fo=1, routed)           0.000   122.747    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_984_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_774/CO[3]
                         net (fo=1, routed)           0.000   123.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_774_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.411 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549/CO[3]
                         net (fo=1, routed)           0.000   123.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_41/CO[3]
                         net (fo=1, routed)           0.000   123.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_41_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.639 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000   123.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_37_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.867 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_36/CO[2]
                         net (fo=24, routed)          0.548   124.416    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[5]
    SLICE_X26Y71         LUT2 (Prop_lut2_I1_O)        0.313   124.729 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_980/O
                         net (fo=1, routed)           0.000   124.729    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_980_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.262 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_769/CO[3]
                         net (fo=1, routed)           0.000   125.262    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_769_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.379 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539/CO[3]
                         net (fo=1, routed)           0.000   125.379    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.496 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_311/CO[3]
                         net (fo=1, routed)           0.000   125.496    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_311_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.613 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_20/CO[3]
                         net (fo=1, routed)           0.009   125.622    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_20_n_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   125.851 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_19/CO[2]
                         net (fo=24, routed)          0.714   126.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[4]
    SLICE_X28Y72         LUT2 (Prop_lut2_I1_O)        0.310   126.875 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_976/O
                         net (fo=1, routed)           0.000   126.875    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_976_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.425 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_764/CO[3]
                         net (fo=1, routed)           0.000   127.425    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_764_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.539 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_534/CO[3]
                         net (fo=1, routed)           0.000   127.539    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_534_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.653 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_303/CO[3]
                         net (fo=1, routed)           0.009   127.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_303_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_142/CO[3]
                         net (fo=1, routed)           0.000   127.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_142_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   128.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_13/CO[2]
                         net (fo=25, routed)          0.546   128.550    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[3]
    SLICE_X29Y74         LUT2 (Prop_lut2_I1_O)        0.313   128.863 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_972/O
                         net (fo=1, routed)           0.000   128.863    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_972_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_759/CO[3]
                         net (fo=1, routed)           0.009   129.422    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_759_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.536 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_529/CO[3]
                         net (fo=1, routed)           0.000   129.536    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_529_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.650 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298/CO[3]
                         net (fo=1, routed)           0.000   129.650    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.764 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_137/CO[3]
                         net (fo=1, routed)           0.000   129.764    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_137_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   129.992 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_53/CO[2]
                         net (fo=23, routed)          0.845   130.836    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[2]
    SLICE_X30Y74         LUT2 (Prop_lut2_I1_O)        0.313   131.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_968/O
                         net (fo=1, routed)           0.000   131.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_968_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   131.682 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_758/CO[3]
                         net (fo=1, routed)           0.009   131.691    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_758_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.808 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528/CO[3]
                         net (fo=1, routed)           0.000   131.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.925 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   131.925    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_297_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_136/CO[3]
                         net (fo=1, routed)           0.000   132.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_136_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   132.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_51/CO[2]
                         net (fo=23, routed)          0.863   133.134    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[1]
    SLICE_X31Y72         LUT5 (Prop_lut5_I3_O)        0.310   133.444 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_988/O
                         net (fo=1, routed)           0.000   133.444    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_988_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_779/CO[3]
                         net (fo=1, routed)           0.000   133.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_779_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.108 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   134.108    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.222 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_308/CO[3]
                         net (fo=1, routed)           0.009   134.231    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_308_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.388 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_141/CO[1]
                         net (fo=2, routed)           1.025   135.414    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[0]
    SLICE_X39Y65         LUT1 (Prop_lut1_I0_O)        0.329   135.743 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_131/O
                         net (fo=1, routed)           0.379   136.122    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_131_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602   136.724 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_50/O[2]
                         net (fo=3, routed)           0.337   137.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg0[3]
    SLICE_X40Y66         LUT4 (Prop_lut4_I3_O)        0.301   137.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_64/O
                         net (fo=3, routed)           0.350   137.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_64_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   138.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_183/CO[3]
                         net (fo=1, routed)           0.000   138.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_183_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_123/CO[3]
                         net (fo=1, routed)           0.000   138.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_123_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000   138.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_45_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.634 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000   138.634    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_17_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   138.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.862 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_7/CO[3]
                         net (fo=1, routed)           0.000   138.862    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_7_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.976 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_90/CO[3]
                         net (fo=1, routed)           0.000   138.976    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_90_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.090 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000   139.090    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_42_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   139.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_40/O[1]
                         net (fo=1, routed)           0.875   140.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_40_n_6
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.303   140.602 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_86/O
                         net (fo=1, routed)           0.000   140.602    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/result__0[10]
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   141.134 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000   141.134    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_32_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   141.248 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   141.248    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_31_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   141.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000   141.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_25_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   141.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_6/O[0]
                         net (fo=2, routed)           0.744   142.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/GEN2[0].neu/sig/p_13_in_18
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.299   142.627 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_77/O
                         net (fo=1, routed)           0.151   142.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_77_n_0
    SLICE_X37Y76         LUT5 (Prop_lut5_I4_O)        0.124   142.903 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_29/O
                         net (fo=1, routed)           0.497   143.400    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_18
    SLICE_X40Y76         LUT5 (Prop_lut5_I1_O)        0.124   143.524 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_7/O
                         net (fo=47, routed)          0.967   144.490    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_7_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124   144.614 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_9/O
                         net (fo=1, routed)           0.559   145.173    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_9_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   145.829 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.829    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.943 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.943    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][8]_i_3_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   146.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][12]_i_3/O[1]
                         net (fo=2, routed)           0.664   146.941    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer_n_73
    SLICE_X44Y74         LUT4 (Prop_lut4_I2_O)        0.303   147.244 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_188/O
                         net (fo=1, routed)           0.485   147.728    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_188_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I4_O)        0.124   147.852 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_67/O
                         net (fo=1, routed)           0.171   148.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_20
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124   148.147 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_24/O
                         net (fo=2, routed)           0.294   148.441    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_24_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I0_O)        0.124   148.565 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_3/O
                         net (fo=16, routed)          0.386   148.951    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_3_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124   149.075 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_3/O
                         net (fo=1, routed)           0.493   149.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/arg__2_3
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124   149.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/out_vector[0][5]_i_1/O
                         net (fo=5, routed)           0.360   150.053    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/state_reg[3]_5
    SLICE_X46Y78         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.466    12.645    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/s00_axi_aclk
    SLICE_X46Y78         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][3]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y78         FDSE (Setup_fdse_C_S)       -0.524    12.096    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                        -150.053    
  -------------------------------------------------------------------
                         slack                               -137.958    

Slack (VIOLATED) :        -137.958ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][4]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        147.045ns  (logic 90.234ns (61.365%)  route 56.811ns (38.635%))
  Logic Levels:           352  (CARRY4=282 DSP48E1=1 LUT1=1 LUT2=25 LUT3=3 LUT4=3 LUT5=30 LUT6=7)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.714     3.008    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/s00_axi_aclk
    SLICE_X66Y58         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y58         FDSE (Prop_fdse_C_Q)         0.518     3.526 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[1][1]/Q
                         net (fo=3, routed)           1.597     5.123    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[17])
                                                      3.841     8.964 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg/P[17]
                         net (fo=3, routed)           1.557    10.521    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/to_s10[9]
    SLICE_X55Y64         LUT3 (Prop_lut3_I1_O)        0.124    10.645 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_10__3/O
                         net (fo=2, routed)           0.798    11.443    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_10__3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I1_O)        0.124    11.567 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_2__3/O
                         net (fo=2, routed)           0.828    12.396    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_2__3_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_6__3/O
                         net (fo=1, routed)           0.000    12.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_6__3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.918    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.140 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__2/O[0]
                         net (fo=2, routed)           0.640    13.780    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__2_n_7
    SLICE_X54Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    14.351 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    14.351    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_153_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.570 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_56/O[0]
                         net (fo=8, routed)           1.088    15.658    design_1_i/mem_axi_0/U0_n_19
    SLICE_X49Y65         LUT3 (Prop_lut3_I0_O)        0.295    15.953 r  design_1_i/mem_axi_0/out_vector[0][15]_i_816/O
                         net (fo=1, routed)           0.000    15.953    design_1_i/mem_axi_0/out_vector[0][15]_i_816_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.377 r  design_1_i/mem_axi_0/out_vector_reg[0][15]_i_595/O[1]
                         net (fo=1, routed)           0.543    16.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/S[1]
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    17.624 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_351/CO[3]
                         net (fo=1, routed)           0.000    17.624    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_351_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_174/O[1]
                         net (fo=34, routed)          0.934    18.892    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/sig/abso/p_1_in
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.303    19.195 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_339/O
                         net (fo=1, routed)           0.000    19.195    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_339_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.745 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.745    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_163_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.859 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    19.859    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_151_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.081 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_55/O[0]
                         net (fo=58, routed)          0.871    20.951    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_11[0]
    SLICE_X46Y68         LUT2 (Prop_lut2_I0_O)        0.299    21.250 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_729/O
                         net (fo=1, routed)           0.000    21.250    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_10[3]
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.626 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_491/CO[3]
                         net (fo=1, routed)           0.000    21.626    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_491_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_262/CO[0]
                         net (fo=848, routed)         1.096    22.976    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_2[0]
    SLICE_X45Y63         LUT3 (Prop_lut3_I1_O)        0.367    23.343 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_1044/O
                         net (fo=1, routed)           0.000    23.343    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_22[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842/CO[3]
                         net (fo=1, routed)           0.000    23.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_625/CO[3]
                         net (fo=1, routed)           0.000    24.007    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_625_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    24.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_391_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    24.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.392 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_73/CO[1]
                         net (fo=23, routed)          0.848    25.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[51]
    SLICE_X44Y64         LUT5 (Prop_lut5_I0_O)        0.329    25.569 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1049/O
                         net (fo=1, routed)           0.000    25.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1049_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.119 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    26.119    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_851_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.233 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634/CO[3]
                         net (fo=1, routed)           0.000    26.233    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.347 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    26.347    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_400_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.461 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    26.461    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_205_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.689 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_75/CO[2]
                         net (fo=23, routed)          0.713    27.402    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[50]
    SLICE_X43Y68         LUT5 (Prop_lut5_I3_O)        0.313    27.715 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_859/O
                         net (fo=1, routed)           0.000    27.715    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_859_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.265 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639/CO[3]
                         net (fo=1, routed)           0.000    28.265    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.379 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_405/CO[3]
                         net (fo=1, routed)           0.000    28.379    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_405_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    28.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_209_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_76/CO[2]
                         net (fo=23, routed)          0.687    29.408    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[49]
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.313    29.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120/O
                         net (fo=1, routed)           0.000    29.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.254 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    30.254    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1018_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.371 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_822/CO[3]
                         net (fo=1, routed)           0.000    30.371    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_822_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.488 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605/CO[3]
                         net (fo=1, routed)           0.000    30.488    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.605 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    30.605    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_371_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_190/CO[2]
                         net (fo=23, routed)          0.689    31.523    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[48]
    SLICE_X42Y74         LUT5 (Prop_lut5_I3_O)        0.310    31.833 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1026/O
                         net (fo=1, routed)           0.000    31.833    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1026_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.366 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_827/CO[3]
                         net (fo=1, routed)           0.009    32.375    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_827_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.492 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610/CO[3]
                         net (fo=1, routed)           0.000    32.492    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.609 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    32.609    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_375_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.838 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_191/CO[2]
                         net (fo=23, routed)          0.752    33.590    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[47]
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.310    33.900 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1032/O
                         net (fo=1, routed)           0.000    33.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1032_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.432 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.432    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.546 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_615/CO[3]
                         net (fo=1, routed)           0.000    34.546    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_615_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.660 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_383/CO[3]
                         net (fo=1, routed)           0.000    34.660    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_383_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.888 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_193/CO[2]
                         net (fo=23, routed)          0.808    35.696    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[46]
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.313    36.009 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1132/O
                         net (fo=1, routed)           0.000    36.009    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1132_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.559 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    36.559    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1033_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.673 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_837/CO[3]
                         net (fo=1, routed)           0.000    36.673    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_837_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.787 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620/CO[3]
                         net (fo=1, routed)           0.000    36.787    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.901 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.901    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_387_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_194/CO[2]
                         net (fo=23, routed)          0.669    37.799    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[45]
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.313    38.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137/O
                         net (fo=1, routed)           0.000    38.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    38.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1054_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    38.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_861_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644/CO[3]
                         net (fo=1, routed)           0.000    38.890    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414/CO[3]
                         net (fo=1, routed)           0.000    39.004    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.232 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_214/CO[2]
                         net (fo=23, routed)          0.718    39.949    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[44]
    SLICE_X48Y74         LUT5 (Prop_lut5_I0_O)        0.313    40.262 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1141/O
                         net (fo=1, routed)           0.000    40.262    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1141_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1059/CO[3]
                         net (fo=1, routed)           0.009    40.821    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1059_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.935 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    40.935    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.049 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649/CO[3]
                         net (fo=1, routed)           0.000    41.049    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418/CO[3]
                         net (fo=1, routed)           0.000    41.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.391 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_215/CO[2]
                         net (fo=23, routed)          0.758    42.150    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[43]
    SLICE_X47Y73         LUT5 (Prop_lut5_I0_O)        0.313    42.463 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145/O
                         net (fo=1, routed)           0.000    42.463    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.013 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    43.013    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1064_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.127 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871/CO[3]
                         net (fo=1, routed)           0.009    43.136    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.250 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_654/CO[3]
                         net (fo=1, routed)           0.000    43.250    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_654_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.364 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    43.364    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_426_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.592 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_217/CO[2]
                         net (fo=23, routed)          0.815    44.407    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[42]
    SLICE_X46Y71         LUT5 (Prop_lut5_I0_O)        0.313    44.720 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1103/O
                         net (fo=1, routed)           0.000    44.720    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1103_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.253 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_930/CO[3]
                         net (fo=1, routed)           0.000    45.253    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_930_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.370 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876/CO[3]
                         net (fo=1, routed)           0.000    45.370    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_659/CO[3]
                         net (fo=1, routed)           0.000    45.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_659_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.604 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_430/CO[3]
                         net (fo=1, routed)           0.009    45.613    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_430_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    45.842 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_218/CO[2]
                         net (fo=23, routed)          0.873    46.715    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[41]
    SLICE_X45Y70         LUT5 (Prop_lut5_I3_O)        0.310    47.025 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_933/O
                         net (fo=1, routed)           0.000    47.025    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_933_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.575 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_714/CO[3]
                         net (fo=1, routed)           0.000    47.575    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_714_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.689 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_664/CO[3]
                         net (fo=1, routed)           0.000    47.689    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_664_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    47.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_438_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.031 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_220/CO[2]
                         net (fo=23, routed)          0.785    48.816    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[40]
    SLICE_X41Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    49.585 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    49.585    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.699 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_486/CO[3]
                         net (fo=1, routed)           0.000    49.699    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_486_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.813 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_481/CO[3]
                         net (fo=1, routed)           0.000    49.813    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_481_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    49.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_442_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.155 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_221/CO[2]
                         net (fo=23, routed)          0.650    50.805    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[39]
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.313    51.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_921/O
                         net (fo=1, routed)           0.000    51.118    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_921_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.668 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_699/CO[3]
                         net (fo=1, routed)           0.000    51.668    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_699_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.782 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    51.782    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_475_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.896 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    51.896    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_257_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.010 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253/CO[3]
                         net (fo=1, routed)           0.009    52.019    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_222/CO[2]
                         net (fo=23, routed)          0.849    53.096    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[38]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    53.409 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_912/O
                         net (fo=1, routed)           0.000    53.409    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_912_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.959 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_694/CO[3]
                         net (fo=1, routed)           0.000    53.959    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_694_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.073 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    54.073    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_470_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.187 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    54.187    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_248_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.301 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_99/CO[3]
                         net (fo=1, routed)           0.009    54.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_99_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_98/CO[2]
                         net (fo=23, routed)          0.981    55.519    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[37]
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.313    55.832 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_908/O
                         net (fo=1, routed)           0.000    55.832    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_908_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_693/CO[3]
                         net (fo=1, routed)           0.000    56.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_693_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.496 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_469/CO[3]
                         net (fo=1, routed)           0.000    56.496    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_469_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.610 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    56.610    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_247_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.724 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_97/CO[3]
                         net (fo=1, routed)           0.009    56.733    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_97_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.961 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_39/CO[2]
                         net (fo=23, routed)          0.750    57.710    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[36]
    SLICE_X34Y71         LUT5 (Prop_lut5_I0_O)        0.313    58.023 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_946/O
                         net (fo=1, routed)           0.000    58.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_946_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.556 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_733/CO[3]
                         net (fo=1, routed)           0.000    58.556    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_733_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.673 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497/CO[3]
                         net (fo=1, routed)           0.000    58.673    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.790 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    58.790    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_264_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.907 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107/CO[3]
                         net (fo=1, routed)           0.009    58.916    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    59.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_41/CO[2]
                         net (fo=23, routed)          0.914    60.059    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[35]
    SLICE_X33Y67         LUT5 (Prop_lut5_I0_O)        0.310    60.369 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_950/O
                         net (fo=1, routed)           0.000    60.369    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_950_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.919 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_738/CO[3]
                         net (fo=1, routed)           0.000    60.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_738_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.033 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_502/CO[3]
                         net (fo=1, routed)           0.000    61.033    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_502_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.147 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_269/CO[3]
                         net (fo=1, routed)           0.000    61.147    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_269_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.261 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_115/CO[3]
                         net (fo=1, routed)           0.000    61.261    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_115_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.489 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_43/CO[2]
                         net (fo=23, routed)          0.835    62.324    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[34]
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.313    62.637 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_746/O
                         net (fo=1, routed)           0.000    62.637    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_746_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.187 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_507/CO[3]
                         net (fo=1, routed)           0.000    63.187    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_507_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.301 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    63.301    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_274_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.415 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    63.415    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_119_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.643 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_44/CO[2]
                         net (fo=23, routed)          0.738    64.381    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[33]
    SLICE_X32Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    65.165 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_885/CO[3]
                         net (fo=1, routed)           0.000    65.165    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_885_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_673/CO[3]
                         net (fo=1, routed)           0.000    65.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_673_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.399 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    65.399    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_449_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    65.516    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_227_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.745 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_88/CO[2]
                         net (fo=23, routed)          0.722    66.467    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[32]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.310    66.777 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1080/O
                         net (fo=1, routed)           0.000    66.777    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1080_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_890/CO[3]
                         net (fo=1, routed)           0.000    67.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_890_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_678/CO[3]
                         net (fo=1, routed)           0.000    67.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_678_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.544 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_454/CO[3]
                         net (fo=1, routed)           0.000    67.544    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_454_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.661 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    67.661    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_231_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    67.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_89/CO[2]
                         net (fo=23, routed)          0.765    68.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[31]
    SLICE_X37Y64         LUT5 (Prop_lut5_I0_O)        0.310    68.965 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1084/O
                         net (fo=1, routed)           0.000    68.965    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1084_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.515 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895/CO[3]
                         net (fo=1, routed)           0.000    69.515    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.629 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    69.629    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_683_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.743 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459/CO[3]
                         net (fo=1, routed)           0.000    69.743    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.857 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_239/CO[3]
                         net (fo=1, routed)           0.000    69.857    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_239_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.085 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_91/CO[2]
                         net (fo=23, routed)          0.706    70.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[30]
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.313    71.104 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1088/O
                         net (fo=1, routed)           0.000    71.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1088_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_900/CO[3]
                         net (fo=1, routed)           0.000    71.654    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_900_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.768 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_688/CO[3]
                         net (fo=1, routed)           0.000    71.768    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_688_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.882 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_464/CO[3]
                         net (fo=1, routed)           0.000    71.882    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_464_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.996 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    71.996    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_243_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.224 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_92/CO[2]
                         net (fo=23, routed)          0.713    72.937    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[29]
    SLICE_X43Y62         LUT5 (Prop_lut5_I0_O)        0.313    73.250 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_90/O
                         net (fo=1, routed)           0.000    73.250    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_90_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.800 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_66/CO[3]
                         net (fo=1, routed)           0.000    73.800    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_66_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.914 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.914    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_47_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.028 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.028    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_38_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.142 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.142    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_23_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.370 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_11/CO[2]
                         net (fo=23, routed)          0.722    75.093    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[28]
    SLICE_X46Y61         LUT5 (Prop_lut5_I0_O)        0.313    75.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_86/O
                         net (fo=1, routed)           0.000    75.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_86_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.939 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.939    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_61_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.056 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.056    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_45_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.173 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.173    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_33_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    76.519 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_12/CO[2]
                         net (fo=23, routed)          0.697    77.215    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[27]
    SLICE_X49Y60         LUT5 (Prop_lut5_I0_O)        0.310    77.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_82/O
                         net (fo=1, routed)           0.000    77.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_82_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.075 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_56/CO[3]
                         net (fo=1, routed)           0.000    78.075    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_56_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.189 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.189    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_40_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.303 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.303    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_29_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.417 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.417    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_14_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.645 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_9/CO[2]
                         net (fo=25, routed)          0.715    79.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[26]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.313    79.673 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_78/O
                         net (fo=1, routed)           0.000    79.673    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_78_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.223 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.223    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_51_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.337 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.337    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_35_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.451 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.451    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_24_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.565 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_15_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.793 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_13/CO[2]
                         net (fo=24, routed)          0.677    81.471    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[25]
    SLICE_X47Y59         LUT2 (Prop_lut2_I1_O)        0.313    81.784 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_74/O
                         net (fo=1, routed)           0.000    81.784    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_74_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.334 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.334    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_50_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.448 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.448    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_34_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.562 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.562    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_23_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.676 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    82.676    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_14_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.904 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_8/CO[2]
                         net (fo=24, routed)          0.677    83.581    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[24]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.313    83.894 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1017/O
                         net (fo=1, routed)           0.000    83.894    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1017_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817/CO[3]
                         net (fo=1, routed)           0.000    84.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.544 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.544    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_24_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.661 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.661    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_19_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.778 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.778    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    85.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_10/CO[2]
                         net (fo=24, routed)          0.837    85.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[23]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.310    86.154 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1013/O
                         net (fo=1, routed)           0.000    86.154    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1013_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.704 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_805/CO[3]
                         net (fo=1, routed)           0.000    86.704    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_805_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.818 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600/CO[3]
                         net (fo=1, routed)           0.000    86.818    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.932 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    86.932    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_9_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_4/CO[2]
                         net (fo=24, routed)          0.666    87.940    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[22]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.313    88.253 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1009/O
                         net (fo=1, routed)           0.000    88.253    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1009_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000    88.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_800_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.917 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    88.917    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_565_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.031 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362/CO[3]
                         net (fo=1, routed)           0.000    89.031    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_9_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.373 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_8/CO[2]
                         net (fo=24, routed)          0.697    90.070    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[21]
    SLICE_X39Y59         LUT2 (Prop_lut2_I1_O)        0.313    90.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1005/O
                         net (fo=1, routed)           0.000    90.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1005_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_795/CO[3]
                         net (fo=1, routed)           0.000    90.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_795_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    91.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_560_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_322/CO[3]
                         net (fo=1, routed)           0.000    91.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_322_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_184/CO[3]
                         net (fo=1, routed)           0.000    91.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_184_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][1]_i_4/CO[2]
                         net (fo=24, routed)          0.792    92.295    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[20]
    SLICE_X38Y58         LUT2 (Prop_lut2_I1_O)        0.313    92.608 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1001/O
                         net (fo=1, routed)           0.000    92.608    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1001_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.141 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_790/CO[3]
                         net (fo=1, routed)           0.000    93.141    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_790_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.258 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    93.258    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_555_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.375 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    93.375    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_317_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.492 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    93.492    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_147_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    93.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_65/CO[2]
                         net (fo=25, routed)          0.671    94.392    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[19]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.310    94.702 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_997/O
                         net (fo=1, routed)           0.000    94.702    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_997_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_789/CO[3]
                         net (fo=1, routed)           0.000    95.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_789_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.352 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000    95.352    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.469 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    95.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.586 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    95.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_146_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    95.815 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_54/CO[2]
                         net (fo=26, routed)          0.814    96.629    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[18]
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.310    96.939 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1107/O
                         net (fo=1, routed)           0.000    96.939    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1107_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.489 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    97.489    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_955_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.603 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000    97.603    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_748_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.717 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    97.717    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_518_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.831 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    97.831    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_285_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    98.059 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_128/CO[2]
                         net (fo=24, routed)          0.709    98.767    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[17]
    SLICE_X33Y62         LUT2 (Prop_lut2_I1_O)        0.313    99.080 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1111/O
                         net (fo=1, routed)           0.000    99.080    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1111_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.630 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_960/CO[3]
                         net (fo=1, routed)           0.000    99.630    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_960_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.744 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_753/CO[3]
                         net (fo=1, routed)           0.000    99.744    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_753_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    99.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.972 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    99.972    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_289_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.200 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_129/CO[2]
                         net (fo=24, routed)          0.697   100.898    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[16]
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.313   101.211 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_284/O
                         net (fo=1, routed)           0.000   101.211    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_284_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.744 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_244/CO[3]
                         net (fo=1, routed)           0.000   101.744    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_244_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.861 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_192/CO[3]
                         net (fo=1, routed)           0.000   101.861    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_192_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.978 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_138/CO[3]
                         net (fo=1, routed)           0.000   101.978    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_138_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_81/CO[3]
                         net (fo=1, routed)           0.000   102.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_81_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.324 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_283/CO[2]
                         net (fo=24, routed)          0.887   103.211    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[15]
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.310   103.521 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_280/O
                         net (fo=1, routed)           0.000   103.521    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_280_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.071 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_239/CO[3]
                         net (fo=1, routed)           0.000   104.071    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_239_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.185 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_187/CO[3]
                         net (fo=1, routed)           0.000   104.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_187_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.299 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_124/CO[3]
                         net (fo=1, routed)           0.000   104.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_124_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000   104.413    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_80_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_34/CO[2]
                         net (fo=24, routed)          0.463   105.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[14]
    SLICE_X31Y66         LUT2 (Prop_lut2_I1_O)        0.313   105.417 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_276/O
                         net (fo=1, routed)           0.000   105.417    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_276_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.967 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_230/CO[3]
                         net (fo=1, routed)           0.000   105.967    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_230_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.081 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_182/CO[3]
                         net (fo=1, routed)           0.000   106.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_182_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.195 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_119/CO[3]
                         net (fo=1, routed)           0.000   106.195    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_119_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.309 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_65/CO[3]
                         net (fo=1, routed)           0.000   106.309    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_65_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.537 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_284/CO[2]
                         net (fo=24, routed)          0.654   107.192    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[13]
    SLICE_X29Y70         LUT5 (Prop_lut5_I3_O)        0.313   107.505 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_234/O
                         net (fo=1, routed)           0.000   107.505    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_234_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_172/CO[3]
                         net (fo=1, routed)           0.000   108.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_172_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.151 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_118/CO[3]
                         net (fo=1, routed)           0.000   108.151    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_118_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.265 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_64/CO[3]
                         net (fo=1, routed)           0.000   108.265    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_64_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   108.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_30/CO[2]
                         net (fo=24, routed)          0.814   109.307    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[12]
    SLICE_X30Y69         LUT2 (Prop_lut2_I1_O)        0.313   109.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_268/O
                         net (fo=1, routed)           0.000   109.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_268_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_220/CO[3]
                         net (fo=1, routed)           0.000   110.153    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_220_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.270 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000   110.270    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_167_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.387 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_105/CO[3]
                         net (fo=1, routed)           0.000   110.387    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_105_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.504 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000   110.504    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_69_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   110.733 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_31/CO[2]
                         net (fo=24, routed)          0.850   111.583    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[11]
    SLICE_X30Y64         LUT2 (Prop_lut2_I1_O)        0.310   111.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_264/O
                         net (fo=1, routed)           0.000   111.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_264_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.426 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_215/CO[3]
                         net (fo=1, routed)           0.000   112.426    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_215_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.543 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000   112.543    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_162_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.660 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000   112.660    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_100_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.777 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000   112.777    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_47_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   113.006 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_33/CO[2]
                         net (fo=24, routed)          0.837   113.843    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[10]
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.310   114.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_260/O
                         net (fo=1, routed)           0.000   114.153    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_260_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_214/CO[3]
                         net (fo=1, routed)           0.000   114.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_214_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.817 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_161/CO[3]
                         net (fo=1, routed)           0.000   114.817    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_161_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000   114.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_99_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.045 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_46/CO[3]
                         net (fo=1, routed)           0.000   115.045    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_46_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   115.273 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_24/CO[2]
                         net (fo=24, routed)          0.873   116.147    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[9]
    SLICE_X27Y64         LUT2 (Prop_lut2_I1_O)        0.313   116.460 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_256/O
                         net (fo=1, routed)           0.000   116.460    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_256_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.010 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_205/CO[3]
                         net (fo=1, routed)           0.000   117.010    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_205_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.124 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000   117.124    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_177_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.238 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_110/CO[3]
                         net (fo=1, routed)           0.000   117.238    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_110_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.352 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_59/CO[3]
                         net (fo=1, routed)           0.000   117.352    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_59_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_28/CO[2]
                         net (fo=24, routed)          0.653   118.232    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[8]
    SLICE_X28Y66         LUT2 (Prop_lut2_I1_O)        0.313   118.545 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_213/O
                         net (fo=1, routed)           0.000   118.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_213_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_156/CO[3]
                         net (fo=1, routed)           0.000   119.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_156_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_151/CO[3]
                         net (fo=1, routed)           0.000   119.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_151_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_133/CO[3]
                         net (fo=1, routed)           0.000   119.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_133_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000   119.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_73_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   119.665 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_32/CO[2]
                         net (fo=24, routed)          0.850   120.515    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[7]
    SLICE_X26Y66         LUT2 (Prop_lut2_I1_O)        0.313   120.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_993/O
                         net (fo=1, routed)           0.000   120.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_993_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_784/CO[3]
                         net (fo=1, routed)           0.000   121.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_784_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.478 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_94/CO[3]
                         net (fo=1, routed)           0.000   121.478    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_94_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.595 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000   121.595    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_89_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000   121.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_85_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   121.941 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_63/CO[2]
                         net (fo=24, routed)          0.497   122.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[6]
    SLICE_X27Y69         LUT2 (Prop_lut2_I1_O)        0.310   122.747 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_984/O
                         net (fo=1, routed)           0.000   122.747    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_984_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_774/CO[3]
                         net (fo=1, routed)           0.000   123.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_774_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.411 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549/CO[3]
                         net (fo=1, routed)           0.000   123.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_41/CO[3]
                         net (fo=1, routed)           0.000   123.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_41_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.639 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000   123.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_37_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.867 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_36/CO[2]
                         net (fo=24, routed)          0.548   124.416    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[5]
    SLICE_X26Y71         LUT2 (Prop_lut2_I1_O)        0.313   124.729 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_980/O
                         net (fo=1, routed)           0.000   124.729    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_980_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.262 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_769/CO[3]
                         net (fo=1, routed)           0.000   125.262    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_769_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.379 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539/CO[3]
                         net (fo=1, routed)           0.000   125.379    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.496 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_311/CO[3]
                         net (fo=1, routed)           0.000   125.496    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_311_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.613 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_20/CO[3]
                         net (fo=1, routed)           0.009   125.622    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_20_n_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   125.851 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_19/CO[2]
                         net (fo=24, routed)          0.714   126.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[4]
    SLICE_X28Y72         LUT2 (Prop_lut2_I1_O)        0.310   126.875 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_976/O
                         net (fo=1, routed)           0.000   126.875    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_976_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.425 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_764/CO[3]
                         net (fo=1, routed)           0.000   127.425    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_764_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.539 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_534/CO[3]
                         net (fo=1, routed)           0.000   127.539    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_534_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.653 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_303/CO[3]
                         net (fo=1, routed)           0.009   127.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_303_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_142/CO[3]
                         net (fo=1, routed)           0.000   127.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_142_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   128.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_13/CO[2]
                         net (fo=25, routed)          0.546   128.550    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[3]
    SLICE_X29Y74         LUT2 (Prop_lut2_I1_O)        0.313   128.863 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_972/O
                         net (fo=1, routed)           0.000   128.863    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_972_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_759/CO[3]
                         net (fo=1, routed)           0.009   129.422    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_759_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.536 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_529/CO[3]
                         net (fo=1, routed)           0.000   129.536    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_529_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.650 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298/CO[3]
                         net (fo=1, routed)           0.000   129.650    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.764 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_137/CO[3]
                         net (fo=1, routed)           0.000   129.764    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_137_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   129.992 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_53/CO[2]
                         net (fo=23, routed)          0.845   130.836    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[2]
    SLICE_X30Y74         LUT2 (Prop_lut2_I1_O)        0.313   131.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_968/O
                         net (fo=1, routed)           0.000   131.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_968_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   131.682 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_758/CO[3]
                         net (fo=1, routed)           0.009   131.691    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_758_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.808 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528/CO[3]
                         net (fo=1, routed)           0.000   131.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.925 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   131.925    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_297_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_136/CO[3]
                         net (fo=1, routed)           0.000   132.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_136_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   132.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_51/CO[2]
                         net (fo=23, routed)          0.863   133.134    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[1]
    SLICE_X31Y72         LUT5 (Prop_lut5_I3_O)        0.310   133.444 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_988/O
                         net (fo=1, routed)           0.000   133.444    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_988_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_779/CO[3]
                         net (fo=1, routed)           0.000   133.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_779_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.108 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   134.108    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.222 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_308/CO[3]
                         net (fo=1, routed)           0.009   134.231    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_308_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.388 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_141/CO[1]
                         net (fo=2, routed)           1.025   135.414    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[0]
    SLICE_X39Y65         LUT1 (Prop_lut1_I0_O)        0.329   135.743 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_131/O
                         net (fo=1, routed)           0.379   136.122    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_131_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602   136.724 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_50/O[2]
                         net (fo=3, routed)           0.337   137.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg0[3]
    SLICE_X40Y66         LUT4 (Prop_lut4_I3_O)        0.301   137.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_64/O
                         net (fo=3, routed)           0.350   137.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_64_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   138.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_183/CO[3]
                         net (fo=1, routed)           0.000   138.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_183_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_123/CO[3]
                         net (fo=1, routed)           0.000   138.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_123_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000   138.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_45_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.634 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000   138.634    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_17_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   138.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.862 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_7/CO[3]
                         net (fo=1, routed)           0.000   138.862    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_7_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.976 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_90/CO[3]
                         net (fo=1, routed)           0.000   138.976    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_90_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.090 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000   139.090    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_42_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   139.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_40/O[1]
                         net (fo=1, routed)           0.875   140.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_40_n_6
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.303   140.602 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_86/O
                         net (fo=1, routed)           0.000   140.602    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/result__0[10]
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   141.134 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000   141.134    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_32_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   141.248 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   141.248    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_31_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   141.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000   141.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_25_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   141.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_6/O[0]
                         net (fo=2, routed)           0.744   142.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/GEN2[0].neu/sig/p_13_in_18
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.299   142.627 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_77/O
                         net (fo=1, routed)           0.151   142.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_77_n_0
    SLICE_X37Y76         LUT5 (Prop_lut5_I4_O)        0.124   142.903 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_29/O
                         net (fo=1, routed)           0.497   143.400    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_18
    SLICE_X40Y76         LUT5 (Prop_lut5_I1_O)        0.124   143.524 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_7/O
                         net (fo=47, routed)          0.967   144.490    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_7_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124   144.614 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_9/O
                         net (fo=1, routed)           0.559   145.173    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_9_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   145.829 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.829    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.943 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.943    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][8]_i_3_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   146.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][12]_i_3/O[1]
                         net (fo=2, routed)           0.664   146.941    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer_n_73
    SLICE_X44Y74         LUT4 (Prop_lut4_I2_O)        0.303   147.244 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_188/O
                         net (fo=1, routed)           0.485   147.728    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_188_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I4_O)        0.124   147.852 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_67/O
                         net (fo=1, routed)           0.171   148.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_20
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124   148.147 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_24/O
                         net (fo=2, routed)           0.294   148.441    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_24_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I0_O)        0.124   148.565 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_3/O
                         net (fo=16, routed)          0.386   148.951    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_3_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124   149.075 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_3/O
                         net (fo=1, routed)           0.493   149.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/arg__2_3
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124   149.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/out_vector[0][5]_i_1/O
                         net (fo=5, routed)           0.360   150.053    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/state_reg[3]_5
    SLICE_X46Y78         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.466    12.645    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/s00_axi_aclk
    SLICE_X46Y78         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][4]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y78         FDSE (Setup_fdse_C_S)       -0.524    12.096    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][4]
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                        -150.053    
  -------------------------------------------------------------------
                         slack                               -137.958    

Slack (VIOLATED) :        -137.958ns  (required time - arrival time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][5]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        147.045ns  (logic 90.234ns (61.365%)  route 56.811ns (38.635%))
  Logic Levels:           352  (CARRY4=282 DSP48E1=1 LUT1=1 LUT2=25 LUT3=3 LUT4=3 LUT5=30 LUT6=7)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.714     3.008    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/s00_axi_aclk
    SLICE_X66Y58         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y58         FDSE (Prop_fdse_C_Q)         0.518     3.526 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/hid_vector_reg[1][1]/Q
                         net (fo=3, routed)           1.597     5.123    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/A[1]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[17])
                                                      3.841     8.964 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg/P[17]
                         net (fo=3, routed)           1.557    10.521    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/to_s10[9]
    SLICE_X55Y64         LUT3 (Prop_lut3_I1_O)        0.124    10.645 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_10__3/O
                         net (fo=2, routed)           0.798    11.443    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_10__3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I1_O)        0.124    11.567 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_2__3/O
                         net (fo=2, routed)           0.828    12.396    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_2__3_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_6__3/O
                         net (fo=1, routed)           0.000    12.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_i_6__3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.918 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.918    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__1_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.140 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__2/O[0]
                         net (fo=2, routed)           0.640    13.780    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_carry__2_n_7
    SLICE_X54Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    14.351 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_153/CO[3]
                         net (fo=1, routed)           0.000    14.351    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_153_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.570 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_56/O[0]
                         net (fo=8, routed)           1.088    15.658    design_1_i/mem_axi_0/U0_n_19
    SLICE_X49Y65         LUT3 (Prop_lut3_I0_O)        0.295    15.953 r  design_1_i/mem_axi_0/out_vector[0][15]_i_816/O
                         net (fo=1, routed)           0.000    15.953    design_1_i/mem_axi_0/out_vector[0][15]_i_816_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    16.377 r  design_1_i/mem_axi_0/out_vector_reg[0][15]_i_595/O[1]
                         net (fo=1, routed)           0.543    16.920    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/S[1]
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    17.624 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_351/CO[3]
                         net (fo=1, routed)           0.000    17.624    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_351_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.958 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_174/O[1]
                         net (fo=34, routed)          0.934    18.892    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/sig/abso/p_1_in
    SLICE_X48Y68         LUT5 (Prop_lut5_I1_O)        0.303    19.195 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_339/O
                         net (fo=1, routed)           0.000    19.195    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_339_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.745 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_163/CO[3]
                         net (fo=1, routed)           0.000    19.745    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_163_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.859 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_151/CO[3]
                         net (fo=1, routed)           0.000    19.859    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_151_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.081 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_55/O[0]
                         net (fo=58, routed)          0.871    20.951    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_11[0]
    SLICE_X46Y68         LUT2 (Prop_lut2_I0_O)        0.299    21.250 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_729/O
                         net (fo=1, routed)           0.000    21.250    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/arg__2_10[3]
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.626 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_491/CO[3]
                         net (fo=1, routed)           0.000    21.626    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_491_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.880 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_i_262/CO[0]
                         net (fo=848, routed)         1.096    22.976    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector_reg[0][15]_2[0]
    SLICE_X45Y63         LUT3 (Prop_lut3_I1_O)        0.367    23.343 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/MC/out_vector[0][15]_i_1044/O
                         net (fo=1, routed)           0.000    23.343    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_22[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842/CO[3]
                         net (fo=1, routed)           0.000    23.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_842_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_625/CO[3]
                         net (fo=1, routed)           0.000    24.007    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_625_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.121 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_391/CO[3]
                         net (fo=1, routed)           0.000    24.121    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_391_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198/CO[3]
                         net (fo=1, routed)           0.000    24.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_198_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.392 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_73/CO[1]
                         net (fo=23, routed)          0.848    25.240    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[51]
    SLICE_X44Y64         LUT5 (Prop_lut5_I0_O)        0.329    25.569 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1049/O
                         net (fo=1, routed)           0.000    25.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1049_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.119 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_851/CO[3]
                         net (fo=1, routed)           0.000    26.119    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_851_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.233 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634/CO[3]
                         net (fo=1, routed)           0.000    26.233    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_634_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.347 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_400/CO[3]
                         net (fo=1, routed)           0.000    26.347    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_400_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.461 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_205/CO[3]
                         net (fo=1, routed)           0.000    26.461    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_205_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.689 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_75/CO[2]
                         net (fo=23, routed)          0.713    27.402    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[50]
    SLICE_X43Y68         LUT5 (Prop_lut5_I3_O)        0.313    27.715 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_859/O
                         net (fo=1, routed)           0.000    27.715    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_859_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.265 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639/CO[3]
                         net (fo=1, routed)           0.000    28.265    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_639_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.379 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_405/CO[3]
                         net (fo=1, routed)           0.000    28.379    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_405_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_209/CO[3]
                         net (fo=1, routed)           0.000    28.493    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_209_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_76/CO[2]
                         net (fo=23, routed)          0.687    29.408    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[49]
    SLICE_X42Y67         LUT5 (Prop_lut5_I0_O)        0.313    29.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120/O
                         net (fo=1, routed)           0.000    29.721    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1120_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.254 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    30.254    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1018_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.371 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_822/CO[3]
                         net (fo=1, routed)           0.000    30.371    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_822_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.488 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605/CO[3]
                         net (fo=1, routed)           0.000    30.488    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_605_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.605 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_371/CO[3]
                         net (fo=1, routed)           0.000    30.605    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_371_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.834 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_190/CO[2]
                         net (fo=23, routed)          0.689    31.523    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[48]
    SLICE_X42Y74         LUT5 (Prop_lut5_I3_O)        0.310    31.833 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1026/O
                         net (fo=1, routed)           0.000    31.833    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1026_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.366 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_827/CO[3]
                         net (fo=1, routed)           0.009    32.375    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_827_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.492 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610/CO[3]
                         net (fo=1, routed)           0.000    32.492    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_610_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.609 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_375/CO[3]
                         net (fo=1, routed)           0.000    32.609    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_375_n_0
    SLICE_X42Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.838 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_191/CO[2]
                         net (fo=23, routed)          0.752    33.590    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[47]
    SLICE_X43Y76         LUT5 (Prop_lut5_I3_O)        0.310    33.900 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1032/O
                         net (fo=1, routed)           0.000    33.900    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1032_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.432 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832/CO[3]
                         net (fo=1, routed)           0.000    34.432    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_832_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.546 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_615/CO[3]
                         net (fo=1, routed)           0.000    34.546    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_615_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.660 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_383/CO[3]
                         net (fo=1, routed)           0.000    34.660    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_383_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.888 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_193/CO[2]
                         net (fo=23, routed)          0.808    35.696    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[46]
    SLICE_X44Y75         LUT5 (Prop_lut5_I0_O)        0.313    36.009 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1132/O
                         net (fo=1, routed)           0.000    36.009    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1132_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.559 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1033/CO[3]
                         net (fo=1, routed)           0.000    36.559    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1033_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.673 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_837/CO[3]
                         net (fo=1, routed)           0.000    36.673    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_837_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.787 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620/CO[3]
                         net (fo=1, routed)           0.000    36.787    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_620_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.901 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_387/CO[3]
                         net (fo=1, routed)           0.000    36.901    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_387_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.129 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_194/CO[2]
                         net (fo=23, routed)          0.669    37.799    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[45]
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.313    38.112 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137/O
                         net (fo=1, routed)           0.000    38.112    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1137_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.662 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    38.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1054_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_861/CO[3]
                         net (fo=1, routed)           0.000    38.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_861_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644/CO[3]
                         net (fo=1, routed)           0.000    38.890    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_644_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414/CO[3]
                         net (fo=1, routed)           0.000    39.004    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_414_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.232 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_214/CO[2]
                         net (fo=23, routed)          0.718    39.949    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[44]
    SLICE_X48Y74         LUT5 (Prop_lut5_I0_O)        0.313    40.262 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1141/O
                         net (fo=1, routed)           0.000    40.262    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1141_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.812 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1059/CO[3]
                         net (fo=1, routed)           0.009    40.821    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1059_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.935 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866/CO[3]
                         net (fo=1, routed)           0.000    40.935    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_866_n_0
    SLICE_X48Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.049 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649/CO[3]
                         net (fo=1, routed)           0.000    41.049    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_649_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.163 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418/CO[3]
                         net (fo=1, routed)           0.000    41.163    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_418_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    41.391 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_215/CO[2]
                         net (fo=23, routed)          0.758    42.150    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[43]
    SLICE_X47Y73         LUT5 (Prop_lut5_I0_O)        0.313    42.463 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145/O
                         net (fo=1, routed)           0.000    42.463    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1145_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.013 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    43.013    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_1064_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.127 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871/CO[3]
                         net (fo=1, routed)           0.009    43.136    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_871_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.250 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_654/CO[3]
                         net (fo=1, routed)           0.000    43.250    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_654_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.364 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_426/CO[3]
                         net (fo=1, routed)           0.000    43.364    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_426_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    43.592 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_217/CO[2]
                         net (fo=23, routed)          0.815    44.407    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[42]
    SLICE_X46Y71         LUT5 (Prop_lut5_I0_O)        0.313    44.720 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1103/O
                         net (fo=1, routed)           0.000    44.720    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1103_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.253 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_930/CO[3]
                         net (fo=1, routed)           0.000    45.253    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_930_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.370 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876/CO[3]
                         net (fo=1, routed)           0.000    45.370    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_876_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.487 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_659/CO[3]
                         net (fo=1, routed)           0.000    45.487    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_659_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.604 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_430/CO[3]
                         net (fo=1, routed)           0.009    45.613    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_430_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    45.842 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_218/CO[2]
                         net (fo=23, routed)          0.873    46.715    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[41]
    SLICE_X45Y70         LUT5 (Prop_lut5_I3_O)        0.310    47.025 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_933/O
                         net (fo=1, routed)           0.000    47.025    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_933_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.575 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_714/CO[3]
                         net (fo=1, routed)           0.000    47.575    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_714_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.689 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_664/CO[3]
                         net (fo=1, routed)           0.000    47.689    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_664_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_438/CO[3]
                         net (fo=1, routed)           0.000    47.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_438_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.031 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_220/CO[2]
                         net (fo=23, routed)          0.785    48.816    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[40]
    SLICE_X41Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    49.585 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705/CO[3]
                         net (fo=1, routed)           0.000    49.585    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_705_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.699 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_486/CO[3]
                         net (fo=1, routed)           0.000    49.699    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_486_n_0
    SLICE_X41Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.813 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_481/CO[3]
                         net (fo=1, routed)           0.000    49.813    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_481_n_0
    SLICE_X41Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.927 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_442/CO[3]
                         net (fo=1, routed)           0.000    49.927    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_442_n_0
    SLICE_X41Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    50.155 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_221/CO[2]
                         net (fo=23, routed)          0.650    50.805    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[39]
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.313    51.118 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_921/O
                         net (fo=1, routed)           0.000    51.118    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_921_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.668 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_699/CO[3]
                         net (fo=1, routed)           0.000    51.668    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_699_n_0
    SLICE_X40Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.782 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_475/CO[3]
                         net (fo=1, routed)           0.000    51.782    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_475_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.896 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_257/CO[3]
                         net (fo=1, routed)           0.000    51.896    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_257_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.010 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253/CO[3]
                         net (fo=1, routed)           0.009    52.019    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_253_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    52.247 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_222/CO[2]
                         net (fo=23, routed)          0.849    53.096    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[38]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.313    53.409 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_912/O
                         net (fo=1, routed)           0.000    53.409    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_912_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.959 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_694/CO[3]
                         net (fo=1, routed)           0.000    53.959    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_694_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.073 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_470/CO[3]
                         net (fo=1, routed)           0.000    54.073    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_470_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.187 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_248/CO[3]
                         net (fo=1, routed)           0.000    54.187    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_248_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.301 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_99/CO[3]
                         net (fo=1, routed)           0.009    54.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_99_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    54.538 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_98/CO[2]
                         net (fo=23, routed)          0.981    55.519    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[37]
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.313    55.832 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_908/O
                         net (fo=1, routed)           0.000    55.832    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_908_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.382 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_693/CO[3]
                         net (fo=1, routed)           0.000    56.382    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_693_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.496 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_469/CO[3]
                         net (fo=1, routed)           0.000    56.496    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_469_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.610 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_247/CO[3]
                         net (fo=1, routed)           0.000    56.610    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_247_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.724 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_97/CO[3]
                         net (fo=1, routed)           0.009    56.733    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_97_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    56.961 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_39/CO[2]
                         net (fo=23, routed)          0.750    57.710    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[36]
    SLICE_X34Y71         LUT5 (Prop_lut5_I0_O)        0.313    58.023 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_946/O
                         net (fo=1, routed)           0.000    58.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_946_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.556 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_733/CO[3]
                         net (fo=1, routed)           0.000    58.556    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_733_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.673 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497/CO[3]
                         net (fo=1, routed)           0.000    58.673    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_497_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.790 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    58.790    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_264_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.907 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107/CO[3]
                         net (fo=1, routed)           0.009    58.916    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_107_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    59.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_41/CO[2]
                         net (fo=23, routed)          0.914    60.059    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[35]
    SLICE_X33Y67         LUT5 (Prop_lut5_I0_O)        0.310    60.369 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_950/O
                         net (fo=1, routed)           0.000    60.369    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_950_n_0
    SLICE_X33Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.919 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_738/CO[3]
                         net (fo=1, routed)           0.000    60.919    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_738_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.033 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_502/CO[3]
                         net (fo=1, routed)           0.000    61.033    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_502_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.147 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_269/CO[3]
                         net (fo=1, routed)           0.000    61.147    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_269_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.261 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_115/CO[3]
                         net (fo=1, routed)           0.000    61.261    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_115_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    61.489 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_43/CO[2]
                         net (fo=23, routed)          0.835    62.324    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[34]
    SLICE_X35Y67         LUT5 (Prop_lut5_I3_O)        0.313    62.637 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_746/O
                         net (fo=1, routed)           0.000    62.637    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_746_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    63.187 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_507/CO[3]
                         net (fo=1, routed)           0.000    63.187    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_507_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.301 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_274/CO[3]
                         net (fo=1, routed)           0.000    63.301    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_274_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.415 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    63.415    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_119_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    63.643 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_44/CO[2]
                         net (fo=23, routed)          0.738    64.381    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[33]
    SLICE_X32Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    65.165 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_885/CO[3]
                         net (fo=1, routed)           0.000    65.165    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_885_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.282 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_673/CO[3]
                         net (fo=1, routed)           0.000    65.282    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_673_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.399 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    65.399    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_449_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.516 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_227/CO[3]
                         net (fo=1, routed)           0.000    65.516    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_227_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    65.745 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_88/CO[2]
                         net (fo=23, routed)          0.722    66.467    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[32]
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.310    66.777 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1080/O
                         net (fo=1, routed)           0.000    66.777    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1080_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.310 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_890/CO[3]
                         net (fo=1, routed)           0.000    67.310    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_890_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_678/CO[3]
                         net (fo=1, routed)           0.000    67.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_678_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.544 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_454/CO[3]
                         net (fo=1, routed)           0.000    67.544    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_454_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.661 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_231/CO[3]
                         net (fo=1, routed)           0.000    67.661    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_231_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    67.890 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_89/CO[2]
                         net (fo=23, routed)          0.765    68.655    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[31]
    SLICE_X37Y64         LUT5 (Prop_lut5_I0_O)        0.310    68.965 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1084/O
                         net (fo=1, routed)           0.000    68.965    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1084_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.515 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895/CO[3]
                         net (fo=1, routed)           0.000    69.515    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_895_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.629 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_683/CO[3]
                         net (fo=1, routed)           0.000    69.629    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_683_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.743 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459/CO[3]
                         net (fo=1, routed)           0.000    69.743    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_459_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.857 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_239/CO[3]
                         net (fo=1, routed)           0.000    69.857    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_239_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    70.085 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_91/CO[2]
                         net (fo=23, routed)          0.706    70.791    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[30]
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.313    71.104 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1088/O
                         net (fo=1, routed)           0.000    71.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1088_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.654 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_900/CO[3]
                         net (fo=1, routed)           0.000    71.654    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_900_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.768 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_688/CO[3]
                         net (fo=1, routed)           0.000    71.768    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_688_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.882 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_464/CO[3]
                         net (fo=1, routed)           0.000    71.882    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_464_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.996 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_243/CO[3]
                         net (fo=1, routed)           0.000    71.996    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_243_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    72.224 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_92/CO[2]
                         net (fo=23, routed)          0.713    72.937    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[29]
    SLICE_X43Y62         LUT5 (Prop_lut5_I0_O)        0.313    73.250 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_90/O
                         net (fo=1, routed)           0.000    73.250    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_90_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.800 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_66/CO[3]
                         net (fo=1, routed)           0.000    73.800    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_66_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.914 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    73.914    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_47_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.028 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.028    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_38_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.142 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.142    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_23_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    74.370 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_11/CO[2]
                         net (fo=23, routed)          0.722    75.093    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[28]
    SLICE_X46Y61         LUT5 (Prop_lut5_I0_O)        0.313    75.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_86/O
                         net (fo=1, routed)           0.000    75.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_86_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.939 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.939    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_61_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.056 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.056    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_45_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.173 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.173    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_33_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.290 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.290    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_15_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    76.519 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_12/CO[2]
                         net (fo=23, routed)          0.697    77.215    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[27]
    SLICE_X49Y60         LUT5 (Prop_lut5_I0_O)        0.310    77.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_82/O
                         net (fo=1, routed)           0.000    77.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_82_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.075 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_56/CO[3]
                         net (fo=1, routed)           0.000    78.075    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_56_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.189 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.189    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_40_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.303 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.303    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_29_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.417 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.417    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_14_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    78.645 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_9/CO[2]
                         net (fo=25, routed)          0.715    79.360    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[26]
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.313    79.673 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_78/O
                         net (fo=1, routed)           0.000    79.673    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_78_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.223 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.223    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_51_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.337 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    80.337    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_35_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.451 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.451    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_24_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.565 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_15_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    80.793 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][9]_i_13/CO[2]
                         net (fo=24, routed)          0.677    81.471    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[25]
    SLICE_X47Y59         LUT2 (Prop_lut2_I1_O)        0.313    81.784 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_74/O
                         net (fo=1, routed)           0.000    81.784    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_74_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.334 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_50/CO[3]
                         net (fo=1, routed)           0.000    82.334    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_50_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.448 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    82.448    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_34_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.562 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.562    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_23_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.676 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    82.676    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_14_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    82.904 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_8/CO[2]
                         net (fo=24, routed)          0.677    83.581    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[24]
    SLICE_X42Y58         LUT2 (Prop_lut2_I1_O)        0.313    83.894 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1017/O
                         net (fo=1, routed)           0.000    83.894    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1017_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.427 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817/CO[3]
                         net (fo=1, routed)           0.000    84.427    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_817_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.544 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.544    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_24_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.661 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.661    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_19_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.778 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    84.778    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_15_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    85.007 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_10/CO[2]
                         net (fo=24, routed)          0.837    85.844    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[23]
    SLICE_X41Y58         LUT2 (Prop_lut2_I1_O)        0.310    86.154 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1013/O
                         net (fo=1, routed)           0.000    86.154    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1013_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.704 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_805/CO[3]
                         net (fo=1, routed)           0.000    86.704    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_805_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.818 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600/CO[3]
                         net (fo=1, routed)           0.000    86.818    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_600_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.932 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    86.932    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_9_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.046 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    87.046    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_5_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    87.274 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][3]_i_4/CO[2]
                         net (fo=24, routed)          0.666    87.940    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[22]
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.313    88.253 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1009/O
                         net (fo=1, routed)           0.000    88.253    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1009_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.803 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_800/CO[3]
                         net (fo=1, routed)           0.000    88.803    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_800_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.917 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_565/CO[3]
                         net (fo=1, routed)           0.000    88.917    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_565_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.031 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362/CO[3]
                         net (fo=1, routed)           0.000    89.031    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_362_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.145 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.145    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_9_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    89.373 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][2]_i_8/CO[2]
                         net (fo=24, routed)          0.697    90.070    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[21]
    SLICE_X39Y59         LUT2 (Prop_lut2_I1_O)        0.313    90.383 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1005/O
                         net (fo=1, routed)           0.000    90.383    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1005_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.933 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_795/CO[3]
                         net (fo=1, routed)           0.000    90.933    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_795_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.047 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_560/CO[3]
                         net (fo=1, routed)           0.000    91.047    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_560_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.161 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_322/CO[3]
                         net (fo=1, routed)           0.000    91.161    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_322_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.275 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_184/CO[3]
                         net (fo=1, routed)           0.000    91.275    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_184_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    91.503 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][1]_i_4/CO[2]
                         net (fo=24, routed)          0.792    92.295    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[20]
    SLICE_X38Y58         LUT2 (Prop_lut2_I1_O)        0.313    92.608 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1001/O
                         net (fo=1, routed)           0.000    92.608    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1001_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.141 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_790/CO[3]
                         net (fo=1, routed)           0.000    93.141    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_790_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.258 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_555/CO[3]
                         net (fo=1, routed)           0.000    93.258    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_555_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.375 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_317/CO[3]
                         net (fo=1, routed)           0.000    93.375    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_317_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.492 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    93.492    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_147_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    93.721 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_65/CO[2]
                         net (fo=25, routed)          0.671    94.392    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[19]
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.310    94.702 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_997/O
                         net (fo=1, routed)           0.000    94.702    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_997_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.235 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_789/CO[3]
                         net (fo=1, routed)           0.000    95.235    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_789_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.352 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554/CO[3]
                         net (fo=1, routed)           0.000    95.352    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_554_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.469 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316/CO[3]
                         net (fo=1, routed)           0.000    95.469    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_316_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.586 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_146/CO[3]
                         net (fo=1, routed)           0.000    95.586    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_146_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    95.815 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_54/CO[2]
                         net (fo=26, routed)          0.814    96.629    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[18]
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.310    96.939 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1107/O
                         net (fo=1, routed)           0.000    96.939    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1107_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.489 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_955/CO[3]
                         net (fo=1, routed)           0.000    97.489    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_955_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.603 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_748/CO[3]
                         net (fo=1, routed)           0.000    97.603    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_748_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.717 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_518/CO[3]
                         net (fo=1, routed)           0.000    97.717    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_518_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.831 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_285/CO[3]
                         net (fo=1, routed)           0.000    97.831    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_285_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    98.059 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_128/CO[2]
                         net (fo=24, routed)          0.709    98.767    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[17]
    SLICE_X33Y62         LUT2 (Prop_lut2_I1_O)        0.313    99.080 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1111/O
                         net (fo=1, routed)           0.000    99.080    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_1111_n_0
    SLICE_X33Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.630 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_960/CO[3]
                         net (fo=1, routed)           0.000    99.630    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_960_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.744 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_753/CO[3]
                         net (fo=1, routed)           0.000    99.744    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_753_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.858 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523/CO[3]
                         net (fo=1, routed)           0.000    99.858    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_523_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.972 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_289/CO[3]
                         net (fo=1, routed)           0.000    99.972    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_289_n_0
    SLICE_X33Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   100.200 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_129/CO[2]
                         net (fo=24, routed)          0.697   100.898    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[16]
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.313   101.211 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_284/O
                         net (fo=1, routed)           0.000   101.211    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_284_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.744 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_244/CO[3]
                         net (fo=1, routed)           0.000   101.744    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_244_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.861 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_192/CO[3]
                         net (fo=1, routed)           0.000   101.861    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_192_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.978 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_138/CO[3]
                         net (fo=1, routed)           0.000   101.978    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_138_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_81/CO[3]
                         net (fo=1, routed)           0.000   102.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_81_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   102.324 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_283/CO[2]
                         net (fo=24, routed)          0.887   103.211    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[15]
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.310   103.521 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_280/O
                         net (fo=1, routed)           0.000   103.521    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_280_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.071 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_239/CO[3]
                         net (fo=1, routed)           0.000   104.071    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_239_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.185 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_187/CO[3]
                         net (fo=1, routed)           0.000   104.185    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_187_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.299 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_124/CO[3]
                         net (fo=1, routed)           0.000   104.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_124_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000   104.413    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_80_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   104.641 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_34/CO[2]
                         net (fo=24, routed)          0.463   105.104    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[14]
    SLICE_X31Y66         LUT2 (Prop_lut2_I1_O)        0.313   105.417 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_276/O
                         net (fo=1, routed)           0.000   105.417    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_276_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.967 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_230/CO[3]
                         net (fo=1, routed)           0.000   105.967    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_230_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.081 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_182/CO[3]
                         net (fo=1, routed)           0.000   106.081    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_182_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.195 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_119/CO[3]
                         net (fo=1, routed)           0.000   106.195    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_119_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.309 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_65/CO[3]
                         net (fo=1, routed)           0.000   106.309    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_65_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.537 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_284/CO[2]
                         net (fo=24, routed)          0.654   107.192    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[13]
    SLICE_X29Y70         LUT5 (Prop_lut5_I3_O)        0.313   107.505 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_234/O
                         net (fo=1, routed)           0.000   107.505    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_234_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.037 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_172/CO[3]
                         net (fo=1, routed)           0.000   108.037    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_172_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.151 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_118/CO[3]
                         net (fo=1, routed)           0.000   108.151    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_118_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   108.265 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_64/CO[3]
                         net (fo=1, routed)           0.000   108.265    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_64_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   108.493 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_30/CO[2]
                         net (fo=24, routed)          0.814   109.307    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[12]
    SLICE_X30Y69         LUT2 (Prop_lut2_I1_O)        0.313   109.620 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_268/O
                         net (fo=1, routed)           0.000   109.620    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_268_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_220/CO[3]
                         net (fo=1, routed)           0.000   110.153    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_220_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.270 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_167/CO[3]
                         net (fo=1, routed)           0.000   110.270    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_167_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.387 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_105/CO[3]
                         net (fo=1, routed)           0.000   110.387    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_105_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   110.504 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_69/CO[3]
                         net (fo=1, routed)           0.000   110.504    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_69_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   110.733 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_31/CO[2]
                         net (fo=24, routed)          0.850   111.583    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[11]
    SLICE_X30Y64         LUT2 (Prop_lut2_I1_O)        0.310   111.893 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_264/O
                         net (fo=1, routed)           0.000   111.893    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_264_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   112.426 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_215/CO[3]
                         net (fo=1, routed)           0.000   112.426    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_215_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.543 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_162/CO[3]
                         net (fo=1, routed)           0.000   112.543    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_162_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.660 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000   112.660    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_100_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   112.777 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000   112.777    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_47_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   113.006 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_33/CO[2]
                         net (fo=24, routed)          0.837   113.843    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[10]
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.310   114.153 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_260/O
                         net (fo=1, routed)           0.000   114.153    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_260_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   114.703 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_214/CO[3]
                         net (fo=1, routed)           0.000   114.703    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_214_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.817 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_161/CO[3]
                         net (fo=1, routed)           0.000   114.817    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_161_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.931 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000   114.931    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_99_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   115.045 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_46/CO[3]
                         net (fo=1, routed)           0.000   115.045    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_46_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   115.273 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_24/CO[2]
                         net (fo=24, routed)          0.873   116.147    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[9]
    SLICE_X27Y64         LUT2 (Prop_lut2_I1_O)        0.313   116.460 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_256/O
                         net (fo=1, routed)           0.000   116.460    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_256_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   117.010 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_205/CO[3]
                         net (fo=1, routed)           0.000   117.010    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_205_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.124 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_177/CO[3]
                         net (fo=1, routed)           0.000   117.124    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_177_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.238 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_110/CO[3]
                         net (fo=1, routed)           0.000   117.238    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_110_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.352 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_59/CO[3]
                         net (fo=1, routed)           0.000   117.352    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_59_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.580 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_28/CO[2]
                         net (fo=24, routed)          0.653   118.232    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[8]
    SLICE_X28Y66         LUT2 (Prop_lut2_I1_O)        0.313   118.545 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_213/O
                         net (fo=1, routed)           0.000   118.545    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_213_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   119.095 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_156/CO[3]
                         net (fo=1, routed)           0.000   119.095    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_156_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.209 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_151/CO[3]
                         net (fo=1, routed)           0.000   119.209    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_151_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.323 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_133/CO[3]
                         net (fo=1, routed)           0.000   119.323    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_133_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   119.437 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000   119.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_73_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   119.665 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_32/CO[2]
                         net (fo=24, routed)          0.850   120.515    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[7]
    SLICE_X26Y66         LUT2 (Prop_lut2_I1_O)        0.313   120.828 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_993/O
                         net (fo=1, routed)           0.000   120.828    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_993_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   121.361 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_784/CO[3]
                         net (fo=1, routed)           0.000   121.361    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_784_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.478 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_94/CO[3]
                         net (fo=1, routed)           0.000   121.478    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_94_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.595 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_89/CO[3]
                         net (fo=1, routed)           0.000   121.595    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_89_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   121.712 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_85/CO[3]
                         net (fo=1, routed)           0.000   121.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_85_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   121.941 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_63/CO[2]
                         net (fo=24, routed)          0.497   122.437    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[6]
    SLICE_X27Y69         LUT2 (Prop_lut2_I1_O)        0.310   122.747 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_984/O
                         net (fo=1, routed)           0.000   122.747    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_984_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   123.297 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_774/CO[3]
                         net (fo=1, routed)           0.000   123.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_774_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.411 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549/CO[3]
                         net (fo=1, routed)           0.000   123.411    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_549_n_0
    SLICE_X27Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.525 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_41/CO[3]
                         net (fo=1, routed)           0.000   123.525    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_41_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.639 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000   123.639    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_37_n_0
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   123.867 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_36/CO[2]
                         net (fo=24, routed)          0.548   124.416    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[5]
    SLICE_X26Y71         LUT2 (Prop_lut2_I1_O)        0.313   124.729 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_980/O
                         net (fo=1, routed)           0.000   124.729    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_980_n_0
    SLICE_X26Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   125.262 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_769/CO[3]
                         net (fo=1, routed)           0.000   125.262    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_769_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.379 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539/CO[3]
                         net (fo=1, routed)           0.000   125.379    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_539_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.496 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_311/CO[3]
                         net (fo=1, routed)           0.000   125.496    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_311_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   125.613 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_20/CO[3]
                         net (fo=1, routed)           0.009   125.622    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_20_n_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   125.851 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_19/CO[2]
                         net (fo=24, routed)          0.714   126.565    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[4]
    SLICE_X28Y72         LUT2 (Prop_lut2_I1_O)        0.310   126.875 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_976/O
                         net (fo=1, routed)           0.000   126.875    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_976_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   127.425 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_764/CO[3]
                         net (fo=1, routed)           0.000   127.425    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_764_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.539 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_534/CO[3]
                         net (fo=1, routed)           0.000   127.539    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_534_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.653 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_303/CO[3]
                         net (fo=1, routed)           0.009   127.662    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_303_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.776 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_142/CO[3]
                         net (fo=1, routed)           0.000   127.776    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_142_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   128.004 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][14]_i_13/CO[2]
                         net (fo=25, routed)          0.546   128.550    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[3]
    SLICE_X29Y74         LUT2 (Prop_lut2_I1_O)        0.313   128.863 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_972/O
                         net (fo=1, routed)           0.000   128.863    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_972_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   129.413 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_759/CO[3]
                         net (fo=1, routed)           0.009   129.422    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_759_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.536 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_529/CO[3]
                         net (fo=1, routed)           0.000   129.536    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_529_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.650 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298/CO[3]
                         net (fo=1, routed)           0.000   129.650    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_298_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.764 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_137/CO[3]
                         net (fo=1, routed)           0.000   129.764    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_137_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   129.992 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_53/CO[2]
                         net (fo=23, routed)          0.845   130.836    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[2]
    SLICE_X30Y74         LUT2 (Prop_lut2_I1_O)        0.313   131.149 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_968/O
                         net (fo=1, routed)           0.000   131.149    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_968_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   131.682 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_758/CO[3]
                         net (fo=1, routed)           0.009   131.691    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_758_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.808 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528/CO[3]
                         net (fo=1, routed)           0.000   131.808    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_528_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   131.925 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_297/CO[3]
                         net (fo=1, routed)           0.000   131.925    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_297_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   132.042 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_136/CO[3]
                         net (fo=1, routed)           0.000   132.042    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_136_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229   132.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_51/CO[2]
                         net (fo=23, routed)          0.863   133.134    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[1]
    SLICE_X31Y72         LUT5 (Prop_lut5_I3_O)        0.310   133.444 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_988/O
                         net (fo=1, routed)           0.000   133.444    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_988_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   133.994 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_779/CO[3]
                         net (fo=1, routed)           0.000   133.994    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_779_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.108 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544/CO[3]
                         net (fo=1, routed)           0.000   134.108    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_544_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   134.222 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_308/CO[3]
                         net (fo=1, routed)           0.009   134.231    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_308_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   134.388 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_141/CO[1]
                         net (fo=2, routed)           1.025   135.414    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg00_in[0]
    SLICE_X39Y65         LUT1 (Prop_lut1_I0_O)        0.329   135.743 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_131/O
                         net (fo=1, routed)           0.379   136.122    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_131_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602   136.724 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_50/O[2]
                         net (fo=3, routed)           0.337   137.061    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg0[3]
    SLICE_X40Y66         LUT4 (Prop_lut4_I3_O)        0.301   137.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_64/O
                         net (fo=3, routed)           0.350   137.712    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_64_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580   138.292 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_183/CO[3]
                         net (fo=1, routed)           0.000   138.292    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_183_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.406 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_123/CO[3]
                         net (fo=1, routed)           0.000   138.406    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_123_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.520 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000   138.520    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_45_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.634 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000   138.634    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_17_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.748 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   138.748    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_5_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.862 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_7/CO[3]
                         net (fo=1, routed)           0.000   138.862    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][5]_i_7_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.976 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_90/CO[3]
                         net (fo=1, routed)           0.000   138.976    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_90_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   139.090 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000   139.090    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_42_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   139.424 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_40/O[1]
                         net (fo=1, routed)           0.875   140.299    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_40_n_6
    SLICE_X33Y75         LUT6 (Prop_lut6_I5_O)        0.303   140.602 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_86/O
                         net (fo=1, routed)           0.000   140.602    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/result__0[10]
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   141.134 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000   141.134    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_32_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   141.248 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000   141.248    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_31_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   141.362 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000   141.362    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_25_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   141.584 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][15]_i_6/O[0]
                         net (fo=2, routed)           0.744   142.328    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/GEN2[0].neu/sig/p_13_in_18
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.299   142.627 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_77/O
                         net (fo=1, routed)           0.151   142.779    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_77_n_0
    SLICE_X37Y76         LUT5 (Prop_lut5_I4_O)        0.124   142.903 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_29/O
                         net (fo=1, routed)           0.497   143.400    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_18
    SLICE_X40Y76         LUT5 (Prop_lut5_I1_O)        0.124   143.524 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_7/O
                         net (fo=47, routed)          0.967   144.490    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_7_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I0_O)        0.124   144.614 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_9/O
                         net (fo=1, routed)           0.559   145.173    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][4]_i_9_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   145.829 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.829    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][4]_i_3_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   145.943 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][8]_i_3/CO[3]
                         net (fo=1, routed)           0.000   145.943    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][8]_i_3_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   146.277 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector_reg[0][12]_i_3/O[1]
                         net (fo=2, routed)           0.664   146.941    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer_n_73
    SLICE_X44Y74         LUT4 (Prop_lut4_I2_O)        0.303   147.244 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_188/O
                         net (fo=1, routed)           0.485   147.728    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_188_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I4_O)        0.124   147.852 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector[0][15]_i_67/O
                         net (fo=1, routed)           0.171   148.023    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/arg__2_20
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124   148.147 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_24/O
                         net (fo=2, routed)           0.294   148.441    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][15]_i_24_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I0_O)        0.124   148.565 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_3/O
                         net (fo=16, routed)          0.386   148.951    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][14]_i_3_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124   149.075 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_layer/GEN2[0].neu/sig/out_vector[0][5]_i_3/O
                         net (fo=1, routed)           0.493   149.569    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/arg__2_3
    SLICE_X46Y79         LUT6 (Prop_lut6_I5_O)        0.124   149.693 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/out_vector[0][5]_i_1/O
                         net (fo=5, routed)           0.360   150.053    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/state_reg[3]_5
    SLICE_X46Y78         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.466    12.645    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/s00_axi_aclk
    SLICE_X46Y78         FDSE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][5]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X46Y78         FDSE (Setup_fdse_C_S)       -0.524    12.096    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_NN_WRAPPER/nn/neu/out_vector_reg[0][5]
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                        -150.053    
  -------------------------------------------------------------------
                         slack                               -137.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.577     0.913    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/s00_axi_aclk
    SLICE_X30Y99         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDCE (Prop_fdce_C_Q)         0.164     1.077 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]/Q
                         net (fo=3, routed)           0.149     1.226    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]
    SLICE_X30Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations[16]_i_2/O
                         net (fo=1, routed)           0.000     1.271    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations[16]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.380 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.381    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[16]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.434 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.434    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[20]_i_1_n_7
    SLICE_X30Y100        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.931     1.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/s00_axi_aclk
    SLICE_X30Y100        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[20]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.134     1.396    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.990%)  route 0.178ns (52.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.639     0.975    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y101        FDRE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[17]/Q
                         net (fo=1, routed)           0.178     1.317    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X36Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.273    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.055%)  route 0.177ns (51.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.641     0.977    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[25]/Q
                         net (fo=1, routed)           0.177     1.318    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X34Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y99         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.274    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.577     0.913    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/s00_axi_aclk
    SLICE_X30Y99         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDCE (Prop_fdce_C_Q)         0.164     1.077 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]/Q
                         net (fo=3, routed)           0.149     1.226    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]
    SLICE_X30Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations[16]_i_2/O
                         net (fo=1, routed)           0.000     1.271    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations[16]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.380 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.381    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[16]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.447 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.447    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[20]_i_1_n_5
    SLICE_X30Y100        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.931     1.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/s00_axi_aclk
    SLICE_X30Y100        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[22]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.134     1.396    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.655     0.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.242    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y104        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.929     1.295    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y104        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.004    
    SLICE_X26Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.187    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.555     0.891    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y91         FDRE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[0]/Q
                         net (fo=1, routed)           0.056     1.087    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X42Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X42Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.021    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.555     0.891    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y90         FDRE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           0.056     1.087    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X36Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X36Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.021    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.071%)  route 0.150ns (26.929%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.577     0.913    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/s00_axi_aclk
    SLICE_X30Y99         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDCE (Prop_fdce_C_Q)         0.164     1.077 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]/Q
                         net (fo=3, routed)           0.149     1.226    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]
    SLICE_X30Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations[16]_i_2/O
                         net (fo=1, routed)           0.000     1.271    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations[16]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.380 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.381    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[16]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.470 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.470    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[20]_i_1_n_6
    SLICE_X30Y100        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.931     1.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/s00_axi_aclk
    SLICE_X30Y100        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[21]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.134     1.396    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.167%)  route 0.150ns (26.833%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.577     0.913    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/s00_axi_aclk
    SLICE_X30Y99         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDCE (Prop_fdce_C_Q)         0.164     1.077 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]/Q
                         net (fo=3, routed)           0.149     1.226    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]
    SLICE_X30Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations[16]_i_2/O
                         net (fo=1, routed)           0.000     1.271    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations[16]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.380 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.381    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[16]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.472 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.472    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[20]_i_1_n_4
    SLICE_X30Y100        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.931     1.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/s00_axi_aclk
    SLICE_X30Y100        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[23]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.134     1.396    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.263%)  route 0.150ns (26.737%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.577     0.913    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/s00_axi_aclk
    SLICE_X30Y99         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDCE (Prop_fdce_C_Q)         0.164     1.077 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]/Q
                         net (fo=3, routed)           0.149     1.226    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[19]
    SLICE_X30Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations[16]_i_2/O
                         net (fo=1, routed)           0.000     1.271    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations[16]_i_2_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.380 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.381    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[16]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.421 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.421    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[20]_i_1_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.474 r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.474    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[24]_i_1_n_7
    SLICE_X30Y101        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.931     1.297    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/s00_axi_aclk
    SLICE_X30Y101        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[24]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y101        FDCE (Hold_fdce_C_D)         0.134     1.396    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X30Y95    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X30Y97    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X30Y97    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X30Y98    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X30Y98    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X30Y98    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X30Y98    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X30Y99    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[16]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X30Y99    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/iterations_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y104   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_0_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 0.580ns (8.749%)  route 6.049ns (91.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.840     4.433    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.557 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         5.209     9.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X32Y82         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.471    12.650    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X32Y82         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_0_reg[4]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X32Y82         FDCE (Recov_fdce_C_CLR)     -0.319    12.306    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_0_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 0.580ns (8.749%)  route 6.049ns (91.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.840     4.433    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.557 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         5.209     9.766    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X32Y82         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_0_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.471    12.650    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X32Y82         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_0_reg[5]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X32Y82         FDCE (Recov_fdce_C_CLR)     -0.319    12.306    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 0.580ns (8.939%)  route 5.908ns (91.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.840     4.433    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.557 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         5.068     9.625    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X32Y83         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.472    12.651    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X32Y83         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[4]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.319    12.307    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[4]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 0.580ns (8.939%)  route 5.908ns (91.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.840     4.433    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.557 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         5.068     9.625    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X32Y83         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.472    12.651    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X32Y83         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[6]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X32Y83         FDCE (Recov_fdce_C_CLR)     -0.319    12.307    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[6]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 0.580ns (9.480%)  route 5.538ns (90.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.840     4.433    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.557 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         4.698     9.255    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X31Y83         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.518    12.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X31Y83         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[13]/C
                         clock pessimism              0.129    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X31Y83         FDCE (Recov_fdce_C_CLR)     -0.405    12.267    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[13]
  -------------------------------------------------------------------
                         required time                         12.267    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 0.580ns (9.480%)  route 5.538ns (90.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.840     4.433    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.557 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         4.698     9.255    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X31Y83         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.518    12.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X31Y83         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[14]/C
                         clock pessimism              0.129    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X31Y83         FDCE (Recov_fdce_C_CLR)     -0.405    12.267    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[14]
  -------------------------------------------------------------------
                         required time                         12.267    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 0.580ns (9.480%)  route 5.538ns (90.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.840     4.433    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.557 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         4.698     9.255    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X31Y83         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.518    12.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X31Y83         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[15]/C
                         clock pessimism              0.129    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X31Y83         FDCE (Recov_fdce_C_CLR)     -0.405    12.267    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_3_reg[15]
  -------------------------------------------------------------------
                         required time                         12.267    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_2_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 0.580ns (9.480%)  route 5.538ns (90.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.840     4.433    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.557 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         4.698     9.255    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X30Y83         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.518    12.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X30Y83         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_2_reg[15]/C
                         clock pessimism              0.129    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X30Y83         FDCE (Recov_fdce_C_CLR)     -0.319    12.353    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_2_reg[15]
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 0.580ns (9.480%)  route 5.538ns (90.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.697 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.840     4.433    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.557 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         4.698     9.255    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X30Y83         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.518    12.697    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X30Y83         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_2_reg[5]/C
                         clock pessimism              0.129    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X30Y83         FDCE (Recov_fdce_C_CLR)     -0.319    12.353    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.176ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.580ns (9.744%)  route 5.372ns (90.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.840     4.433    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.124     4.557 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         4.533     9.089    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X31Y82         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         1.517    12.696    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X31Y82         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_1_reg[0]/C
                         clock pessimism              0.129    12.825    
                         clock uncertainty           -0.154    12.671    
    SLICE_X31Y82         FDCE (Recov_fdce_C_CLR)     -0.405    12.266    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_input_1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.266    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  3.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.992%)  route 0.456ns (71.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.638     0.974    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.304     1.419    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         0.152     1.616    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X38Y100        FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.911     1.277    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X38Y100        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[31]/C
                         clock pessimism             -0.268     1.009    
    SLICE_X38Y100        FDCE (Remov_fdce_C_CLR)     -0.067     0.942    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.387%)  route 0.577ns (75.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.638     0.974    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.304     1.419    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         0.273     1.737    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/AR[0]
    SLICE_X38Y101        FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.911     1.277    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/s00_axi_aclk
    SLICE_X38Y101        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[3]/C
                         clock pessimism             -0.268     1.009    
    SLICE_X38Y101        FDCE (Remov_fdce_C_CLR)     -0.067     0.942    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.184%)  route 0.652ns (77.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.638     0.974    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.304     1.419    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         0.349     1.812    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/AR[0]
    SLICE_X38Y102        FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.911     1.277    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/s00_axi_aclk
    SLICE_X38Y102        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[2]/C
                         clock pessimism             -0.268     1.009    
    SLICE_X38Y102        FDCE (Remov_fdce_C_CLR)     -0.067     0.942    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.186ns (20.829%)  route 0.707ns (79.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.638     0.974    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.304     1.419    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         0.403     1.867    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/AR[0]
    SLICE_X37Y101        FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.911     1.277    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/s00_axi_aclk
    SLICE_X37Y101        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[0]/C
                         clock pessimism             -0.268     1.009    
    SLICE_X37Y101        FDCE (Remov_fdce_C_CLR)     -0.092     0.917    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.186ns (20.829%)  route 0.707ns (79.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.638     0.974    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.304     1.419    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         0.403     1.867    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/AR[0]
    SLICE_X37Y101        FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.911     1.277    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/s00_axi_aclk
    SLICE_X37Y101        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[1]/C
                         clock pessimism             -0.268     1.009    
    SLICE_X37Y101        FDCE (Remov_fdce_C_CLR)     -0.092     0.917    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_CNTRL/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_bp_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.186ns (18.003%)  route 0.847ns (81.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.638     0.974    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.304     1.419    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         0.543     2.007    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X32Y101        FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_bp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.912     1.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X32Y101        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_bp_reg/C
                         clock pessimism             -0.268     1.010    
    SLICE_X32Y101        FDCE (Remov_fdce_C_CLR)     -0.067     0.943    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_bp_reg
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_go_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.186ns (18.003%)  route 0.847ns (81.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.638     0.974    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.304     1.419    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         0.543     2.007    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X32Y101        FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_go_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.912     1.278    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X32Y101        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_go_reg/C
                         clock pessimism             -0.268     1.010    
    SLICE_X32Y101        FDCE (Remov_fdce_C_CLR)     -0.067     0.943    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_go_reg
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.186ns (15.526%)  route 1.012ns (84.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.638     0.974    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.304     1.419    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         0.708     2.172    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X32Y93         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.825     1.191    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X32Y93         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.186ns (15.526%)  route 1.012ns (84.474%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.638     0.974    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.304     1.419    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         0.708     2.172    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X32Y93         FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.825     1.191    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X32Y93         FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[6]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.089    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_epoch_size_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.685%)  route 0.866ns (82.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.638     0.974    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           0.304     1.419    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aresetn
    SLICE_X42Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.464 f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/axi_awready_i_1/O
                         net (fo=222, routed)         0.562     2.026    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/AR[0]
    SLICE_X36Y100        FDCE                                         f  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=981, routed)         0.911     1.277    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/s00_axi_aclk
    SLICE_X36Y100        FDCE                                         r  design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[16]/C
                         clock pessimism             -0.268     1.009    
    SLICE_X36Y100        FDCE (Remov_fdce_C_CLR)     -0.067     0.942    design_1_i/mem_axi_0/U0/mem_axi_v1_0_S00_AXI_inst/U_USER_APP/U_MEM_MAP/reg_rd_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  1.084    





