(assume nst46.0 (not (not (and (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0) (or (and (= (read$0 next$0 d_init$0) (read$0 prev$0 prv_5$0)) (= c_init$0 prv_5$0)) (and (= prv_5$0 (read$0 next$0 (read$0 prev$0 prv_5$0))) (= (read$0 prev$0 c_init$0) (read$0 next$0 d_init$0)) (in$0 (read$0 prev$0 prv_5$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0)))))))))
(assume nst46.1 (not (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)))
(step st46 (cl (not (and (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0) (or (and (= (read$0 next$0 d_init$0) (read$0 prev$0 prv_5$0)) (= c_init$0 prv_5$0)) (and (= prv_5$0 (read$0 next$0 (read$0 prev$0 prv_5$0))) (= (read$0 prev$0 c_init$0) (read$0 next$0 d_init$0)) (in$0 (read$0 prev$0 prv_5$0) (dlseg_domain$0 next$0 prev$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0 (read$0 prev$0 prv_5$0))))))) (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)) :rule and_pos :args (0))
(step t.end (cl) :rule resolution :premises (nst46.0 nst46.1 st46))
