

================================================================
== Vitis HLS Report for 'activation_accelerator'
================================================================
* Date:           Fri Oct  3 21:51:46 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   102793|   174025|  1.028 ms|  1.740 ms|  102786|  174018|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------+---------+---------+-----------+-----------+--------+--------+----------+
        |                              |              |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline |
        |           Instance           |    Module    |   min   |   max   |    min    |    max    |   min  |   max  |   Type   |
        +------------------------------+--------------+---------+---------+-----------+-----------+--------+--------+----------+
        |call_ln768_entry_proc_fu_152  |entry_proc    |        0|        0|       0 ns|       0 ns|       0|       0|        no|
        |grp_load_rows_fu_162          |load_rows     |     1547|     1547|  15.470 us|  15.470 us|    1548|    1548|  dataflow|
        |grp_compute_rows_fu_174       |compute_rows  |   102785|   174017|   1.028 ms|   1.740 ms|  102785|  174017|        no|
        |grp_store_rows_fu_182         |store_rows    |     1547|     1547|  15.470 us|  15.470 us|    1547|    1547|        no|
        +------------------------------+--------------+---------+---------+-----------+-----------+--------+--------+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%config_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_r" [activation_accelerator.cpp:768]   --->   Operation 8 'read' 'config_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r" [activation_accelerator.cpp:768]   --->   Operation 9 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1" [activation_accelerator.cpp:768]   --->   Operation 10 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%in0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in0" [activation_accelerator.cpp:768]   --->   Operation 11 'read' 'in0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%config_r_c = alloca i64 1" [activation_accelerator.cpp:768]   --->   Operation 12 'alloca' 'config_r_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_r_c = alloca i64 1" [activation_accelerator.cpp:768]   --->   Operation 13 'alloca' 'out_r_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%s_in0 = alloca i64 1" [activation_accelerator.cpp:770]   --->   Operation 14 'alloca' 's_in0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%s_in1 = alloca i64 1" [activation_accelerator.cpp:770]   --->   Operation 15 'alloca' 's_in1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%s_out = alloca i64 1" [activation_accelerator.cpp:770]   --->   Operation 16 'alloca' 's_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_1 : Operation 17 [1/1] (1.83ns)   --->   "%call_ln768 = call void @entry_proc, i64 %out_r_read, i64 %out_r_c, i32 %config_r_read, i32 %config_r_c" [activation_accelerator.cpp:768]   --->   Operation 17 'call' 'call_ln768' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 18 [2/2] (7.30ns)   --->   "%call_ln775 = call void @load_rows, i512 %gmem0, i64 %in0_read, i512 %gmem1, i64 %in1_read, i512 %s_in0, i512 %s_in1" [activation_accelerator.cpp:775]   --->   Operation 18 'call' 'call_ln775' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln775 = call void @load_rows, i512 %gmem0, i64 %in0_read, i512 %gmem1, i64 %in1_read, i512 %s_in0, i512 %s_in1" [activation_accelerator.cpp:775]   --->   Operation 19 'call' 'call_ln775' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln776 = call void @compute_rows, i512 %s_in0, i512 %s_in1, i512 %s_out, i32 %config_r_c" [activation_accelerator.cpp:776]   --->   Operation 20 'call' 'call_ln776' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln776 = call void @compute_rows, i512 %s_in0, i512 %s_in1, i512 %s_out, i32 %config_r_c" [activation_accelerator.cpp:776]   --->   Operation 21 'call' 'call_ln776' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln777 = call void @store_rows, i512 %s_out, i512 %gmem2, i64 %out_r_c" [activation_accelerator.cpp:777]   --->   Operation 22 'call' 'call_ln777' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @config_r_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %config_r_c, i32 %config_r_c" [activation_accelerator.cpp:768]   --->   Operation 23 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln768 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [activation_accelerator.cpp:768]   --->   Operation 24 'specinterface' 'specinterface_ln768' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @out_r_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %out_r_c, i64 %out_r_c" [activation_accelerator.cpp:768]   --->   Operation 25 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln768 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [activation_accelerator.cpp:768]   --->   Operation 26 'specinterface' 'specinterface_ln768' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln768 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13" [activation_accelerator.cpp:768]   --->   Operation 27 'specdataflowpipeline' 'specdataflowpipeline_ln768' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln760 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_20" [activation_accelerator.cpp:760]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln760' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 1536, void @empty_31, void @empty_30, void @empty_13, i32 16, i32 16, i32 32, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 1536, void @empty_10, void @empty_30, void @empty_13, i32 16, i32 16, i32 32, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 1536, void @empty_12, void @empty_30, void @empty_13, i32 16, i32 16, i32 16, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem2"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_2, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_2, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_3, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_2, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_2, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_4, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_2, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_2, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stage"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_5, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_r"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_6, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_28, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @s_in0_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i512 %s_in0, i512 %s_in0"   --->   Operation 48 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_in0, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @s_in1_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i512 %s_in1, i512 %s_in1"   --->   Operation 50 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_in1, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @s_out_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i512 %s_out, i512 %s_out"   --->   Operation 52 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %s_out, void @empty_7, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln777 = call void @store_rows, i512 %s_out, i512 %gmem2, i64 %out_r_c" [activation_accelerator.cpp:777]   --->   Operation 54 'call' 'call_ln777' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln778 = ret" [activation_accelerator.cpp:778]   --->   Operation 55 'ret' 'ret_ln778' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ config_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
config_r_read              (read                ) [ 00000000]
out_r_read                 (read                ) [ 00000000]
in1_read                   (read                ) [ 00110000]
in0_read                   (read                ) [ 00110000]
config_r_c                 (alloca              ) [ 01111111]
out_r_c                    (alloca              ) [ 01111111]
s_in0                      (alloca              ) [ 00111111]
s_in1                      (alloca              ) [ 00111111]
s_out                      (alloca              ) [ 00111111]
call_ln768                 (call                ) [ 00000000]
call_ln775                 (call                ) [ 00000000]
call_ln776                 (call                ) [ 00000000]
empty                      (specchannel         ) [ 00000000]
specinterface_ln768        (specinterface       ) [ 00000000]
empty_54                   (specchannel         ) [ 00000000]
specinterface_ln768        (specinterface       ) [ 00000000]
specdataflowpipeline_ln768 (specdataflowpipeline) [ 00000000]
spectopmodule_ln760        (spectopmodule       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_55                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_56                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_57                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
call_ln777                 (call                ) [ 00000000]
ret_ln778                  (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stage">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="config_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_rows"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_rows"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_rows"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_r_c_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_c_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_in0_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_in1_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_out_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="config_r_c_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="config_r_c/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="out_r_c_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_r_c/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="s_in0_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_in0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="s_in1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_in1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="s_out_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_out/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="config_r_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="config_r_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="out_r_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="in1_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="in0_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="call_ln768_entry_proc_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="0" index="2" bw="64" slack="0"/>
<pin id="156" dir="0" index="3" bw="32" slack="0"/>
<pin id="157" dir="0" index="4" bw="32" slack="0"/>
<pin id="158" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln768/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_load_rows_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="512" slack="0"/>
<pin id="165" dir="0" index="2" bw="64" slack="1"/>
<pin id="166" dir="0" index="3" bw="512" slack="0"/>
<pin id="167" dir="0" index="4" bw="64" slack="1"/>
<pin id="168" dir="0" index="5" bw="512" slack="1"/>
<pin id="169" dir="0" index="6" bw="512" slack="1"/>
<pin id="170" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln775/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_compute_rows_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="512" slack="3"/>
<pin id="177" dir="0" index="2" bw="512" slack="3"/>
<pin id="178" dir="0" index="3" bw="512" slack="3"/>
<pin id="179" dir="0" index="4" bw="32" slack="3"/>
<pin id="180" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln776/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_store_rows_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="512" slack="5"/>
<pin id="185" dir="0" index="2" bw="512" slack="0"/>
<pin id="186" dir="0" index="3" bw="64" slack="5"/>
<pin id="187" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln777/6 "/>
</bind>
</comp>

<comp id="190" class="1005" name="in1_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in1_read "/>
</bind>
</comp>

<comp id="195" class="1005" name="in0_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in0_read "/>
</bind>
</comp>

<comp id="200" class="1005" name="config_r_c_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="config_r_c "/>
</bind>
</comp>

<comp id="206" class="1005" name="out_r_c_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="out_r_c "/>
</bind>
</comp>

<comp id="212" class="1005" name="s_in0_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="512" slack="1"/>
<pin id="214" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="s_in0 "/>
</bind>
</comp>

<comp id="218" class="1005" name="s_in1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="512" slack="1"/>
<pin id="220" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="s_in1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="s_out_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="512" slack="3"/>
<pin id="226" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opset="s_out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="134" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="128" pin="2"/><net_sink comp="152" pin=3"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="140" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="198"><net_src comp="146" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="203"><net_src comp="108" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="152" pin=4"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="174" pin=4"/></net>

<net id="209"><net_src comp="112" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="182" pin=3"/></net>

<net id="215"><net_src comp="116" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="162" pin=5"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="221"><net_src comp="120" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="162" pin=6"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="227"><net_src comp="124" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="174" pin=3"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="182" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {6 7 }
 - Input state : 
	Port: activation_accelerator : gmem0 | {2 3 }
	Port: activation_accelerator : gmem1 | {2 3 }
	Port: activation_accelerator : in0 | {1 }
	Port: activation_accelerator : in1 | {1 }
	Port: activation_accelerator : out_r | {1 }
	Port: activation_accelerator : config_r | {1 }
  - Chain level:
	State 1
		call_ln768 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          | call_ln768_entry_proc_fu_152 |    0    |    0    |    0    |    0    |    0    |
|   call   |     grp_load_rows_fu_162     |    0    |    0    |  1.708  |   2432  |    65   |
|          |    grp_compute_rows_fu_174   |   160   |   138   | 281.267 |  19941  |  26887  |
|          |     grp_store_rows_fu_182    |    0    |    0    |  0.854  |   1670  |    38   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |   config_r_read_read_fu_128  |    0    |    0    |    0    |    0    |    0    |
|   read   |    out_r_read_read_fu_134    |    0    |    0    |    0    |    0    |    0    |
|          |     in1_read_read_fu_140     |    0    |    0    |    0    |    0    |    0    |
|          |     in0_read_read_fu_146     |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   Total  |                              |   160   |   138   | 283.829 |  24043  |  26990  |
|----------|------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|config_r_c_reg_200|   32   |
| in0_read_reg_195 |   64   |
| in1_read_reg_190 |   64   |
|  out_r_c_reg_206 |   64   |
|   s_in0_reg_212  |   512  |
|   s_in1_reg_218  |   512  |
|   s_out_reg_224  |   512  |
+------------------+--------+
|       Total      |  1760  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   160  |   138  |   283  |  24043 |  26990 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |  1760  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   160  |   138  |   283  |  25803 |  26990 |
+-----------+--------+--------+--------+--------+--------+
