#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Oct  1 11:14:51 2024
# Process ID: 8948
# Current directory: D:/WISNU/FPGA/TDC/TDC.runs/synth_1
# Command line: vivado.exe -log delay_line_tdc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source delay_line_tdc.tcl
# Log file: D:/WISNU/FPGA/TDC/TDC.runs/synth_1/delay_line_tdc.vds
# Journal file: D:/WISNU/FPGA/TDC/TDC.runs/synth_1\vivado.jou
# Running On: EE-49, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 16473 MB
#-----------------------------------------------------------
source delay_line_tdc.tcl -notrace
