Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto ab36aa2a709147d6bf0c9ee2e31d2a8a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 12 for port device_temp [C:/Users/lingz/Desktop/Verilog/termist/src/soc.v:180]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_phase_locked_lanes [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [C:/Users/lingz/Desktop/Verilog/termist/vivado/project_mips.srcs/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v:1340]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/lingz/Desktop/Verilog/termist/src/mem_t.v" Line 6. Module mem_t doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_sys2ddr3_clk_wiz
Compiling module xil_defaultlib.clk_sys2ddr3
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_ddr32user_clk_wiz
Compiling module xil_defaultlib.clk_ddr32user
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_0_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_0_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_0_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=4,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_0_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_0_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_0_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_queue(ORDE...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_0_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_row_col(nCK...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_0_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_0_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_0_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_0_mc(CL=6,COL_WID...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(D...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_0_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_if_post_fif...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_WIDTH=32'sb0100,I...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_0_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_0_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101101001011010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001111000...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_0_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_0_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_0_memc_ui_top_axi...
Compiling module xil_defaultlib.mig_7series_0_mig_default
Compiling module xil_defaultlib.mig_7series_0
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mem_t
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.immGen
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brCond
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.axi_drive
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.ddr3_model_default
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
