
main_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000926c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  08009400  08009400  0000a400  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098a4  080098a4  0000b320  2**0
                  CONTENTS
  4 .ARM          00000008  080098a4  080098a4  0000a8a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098ac  080098ac  0000b320  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098ac  080098ac  0000a8ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080098b0  080098b0  0000a8b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000320  20000000  080098b4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000384  20000320  08009bd4  0000b320  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006a4  08009bd4  0000b6a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b320  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001390a  00000000  00000000  0000b350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ef3  00000000  00000000  0001ec5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001148  00000000  00000000  00021b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d56  00000000  00000000  00022c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028bbe  00000000  00000000  000239ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016224  00000000  00000000  0004c5ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4f3e  00000000  00000000  000627d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015770e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057b4  00000000  00000000  00157754  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0015cf08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000320 	.word	0x20000320
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080093e4 	.word	0x080093e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000324 	.word	0x20000324
 80001cc:	080093e4 	.word	0x080093e4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b96a 	b.w	8000eb4 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	460c      	mov	r4, r1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d14e      	bne.n	8000ca2 <__udivmoddi4+0xaa>
 8000c04:	4694      	mov	ip, r2
 8000c06:	458c      	cmp	ip, r1
 8000c08:	4686      	mov	lr, r0
 8000c0a:	fab2 f282 	clz	r2, r2
 8000c0e:	d962      	bls.n	8000cd6 <__udivmoddi4+0xde>
 8000c10:	b14a      	cbz	r2, 8000c26 <__udivmoddi4+0x2e>
 8000c12:	f1c2 0320 	rsb	r3, r2, #32
 8000c16:	4091      	lsls	r1, r2
 8000c18:	fa20 f303 	lsr.w	r3, r0, r3
 8000c1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c20:	4319      	orrs	r1, r3
 8000c22:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c2a:	fa1f f68c 	uxth.w	r6, ip
 8000c2e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c32:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c36:	fb07 1114 	mls	r1, r7, r4, r1
 8000c3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3e:	fb04 f106 	mul.w	r1, r4, r6
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d90a      	bls.n	8000c5c <__udivmoddi4+0x64>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c4e:	f080 8112 	bcs.w	8000e76 <__udivmoddi4+0x27e>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 810f 	bls.w	8000e76 <__udivmoddi4+0x27e>
 8000c58:	3c02      	subs	r4, #2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	1a59      	subs	r1, r3, r1
 8000c5e:	fa1f f38e 	uxth.w	r3, lr
 8000c62:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c66:	fb07 1110 	mls	r1, r7, r0, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb00 f606 	mul.w	r6, r0, r6
 8000c72:	429e      	cmp	r6, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x94>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c7e:	f080 80fc 	bcs.w	8000e7a <__udivmoddi4+0x282>
 8000c82:	429e      	cmp	r6, r3
 8000c84:	f240 80f9 	bls.w	8000e7a <__udivmoddi4+0x282>
 8000c88:	4463      	add	r3, ip
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	1b9b      	subs	r3, r3, r6
 8000c8e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c92:	2100      	movs	r1, #0
 8000c94:	b11d      	cbz	r5, 8000c9e <__udivmoddi4+0xa6>
 8000c96:	40d3      	lsrs	r3, r2
 8000c98:	2200      	movs	r2, #0
 8000c9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d905      	bls.n	8000cb2 <__udivmoddi4+0xba>
 8000ca6:	b10d      	cbz	r5, 8000cac <__udivmoddi4+0xb4>
 8000ca8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cac:	2100      	movs	r1, #0
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e7f5      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000cb2:	fab3 f183 	clz	r1, r3
 8000cb6:	2900      	cmp	r1, #0
 8000cb8:	d146      	bne.n	8000d48 <__udivmoddi4+0x150>
 8000cba:	42a3      	cmp	r3, r4
 8000cbc:	d302      	bcc.n	8000cc4 <__udivmoddi4+0xcc>
 8000cbe:	4290      	cmp	r0, r2
 8000cc0:	f0c0 80f0 	bcc.w	8000ea4 <__udivmoddi4+0x2ac>
 8000cc4:	1a86      	subs	r6, r0, r2
 8000cc6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cca:	2001      	movs	r0, #1
 8000ccc:	2d00      	cmp	r5, #0
 8000cce:	d0e6      	beq.n	8000c9e <__udivmoddi4+0xa6>
 8000cd0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cd4:	e7e3      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	f040 8090 	bne.w	8000dfc <__udivmoddi4+0x204>
 8000cdc:	eba1 040c 	sub.w	r4, r1, ip
 8000ce0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ce4:	fa1f f78c 	uxth.w	r7, ip
 8000ce8:	2101      	movs	r1, #1
 8000cea:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cf6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cfa:	fb07 f006 	mul.w	r0, r7, r6
 8000cfe:	4298      	cmp	r0, r3
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x11c>
 8000d02:	eb1c 0303 	adds.w	r3, ip, r3
 8000d06:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x11a>
 8000d0c:	4298      	cmp	r0, r3
 8000d0e:	f200 80cd 	bhi.w	8000eac <__udivmoddi4+0x2b4>
 8000d12:	4626      	mov	r6, r4
 8000d14:	1a1c      	subs	r4, r3, r0
 8000d16:	fa1f f38e 	uxth.w	r3, lr
 8000d1a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d1e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d26:	fb00 f707 	mul.w	r7, r0, r7
 8000d2a:	429f      	cmp	r7, r3
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x148>
 8000d2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d32:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x146>
 8000d38:	429f      	cmp	r7, r3
 8000d3a:	f200 80b0 	bhi.w	8000e9e <__udivmoddi4+0x2a6>
 8000d3e:	4620      	mov	r0, r4
 8000d40:	1bdb      	subs	r3, r3, r7
 8000d42:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d46:	e7a5      	b.n	8000c94 <__udivmoddi4+0x9c>
 8000d48:	f1c1 0620 	rsb	r6, r1, #32
 8000d4c:	408b      	lsls	r3, r1
 8000d4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d52:	431f      	orrs	r7, r3
 8000d54:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d58:	fa04 f301 	lsl.w	r3, r4, r1
 8000d5c:	ea43 030c 	orr.w	r3, r3, ip
 8000d60:	40f4      	lsrs	r4, r6
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	0c38      	lsrs	r0, r7, #16
 8000d68:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d6c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d70:	fa1f fc87 	uxth.w	ip, r7
 8000d74:	fb00 441e 	mls	r4, r0, lr, r4
 8000d78:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d7c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d80:	45a1      	cmp	r9, r4
 8000d82:	fa02 f201 	lsl.w	r2, r2, r1
 8000d86:	d90a      	bls.n	8000d9e <__udivmoddi4+0x1a6>
 8000d88:	193c      	adds	r4, r7, r4
 8000d8a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d8e:	f080 8084 	bcs.w	8000e9a <__udivmoddi4+0x2a2>
 8000d92:	45a1      	cmp	r9, r4
 8000d94:	f240 8081 	bls.w	8000e9a <__udivmoddi4+0x2a2>
 8000d98:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d9c:	443c      	add	r4, r7
 8000d9e:	eba4 0409 	sub.w	r4, r4, r9
 8000da2:	fa1f f983 	uxth.w	r9, r3
 8000da6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000daa:	fb00 4413 	mls	r4, r0, r3, r4
 8000dae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000db2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db6:	45a4      	cmp	ip, r4
 8000db8:	d907      	bls.n	8000dca <__udivmoddi4+0x1d2>
 8000dba:	193c      	adds	r4, r7, r4
 8000dbc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dc0:	d267      	bcs.n	8000e92 <__udivmoddi4+0x29a>
 8000dc2:	45a4      	cmp	ip, r4
 8000dc4:	d965      	bls.n	8000e92 <__udivmoddi4+0x29a>
 8000dc6:	3b02      	subs	r3, #2
 8000dc8:	443c      	add	r4, r7
 8000dca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dce:	fba0 9302 	umull	r9, r3, r0, r2
 8000dd2:	eba4 040c 	sub.w	r4, r4, ip
 8000dd6:	429c      	cmp	r4, r3
 8000dd8:	46ce      	mov	lr, r9
 8000dda:	469c      	mov	ip, r3
 8000ddc:	d351      	bcc.n	8000e82 <__udivmoddi4+0x28a>
 8000dde:	d04e      	beq.n	8000e7e <__udivmoddi4+0x286>
 8000de0:	b155      	cbz	r5, 8000df8 <__udivmoddi4+0x200>
 8000de2:	ebb8 030e 	subs.w	r3, r8, lr
 8000de6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dea:	fa04 f606 	lsl.w	r6, r4, r6
 8000dee:	40cb      	lsrs	r3, r1
 8000df0:	431e      	orrs	r6, r3
 8000df2:	40cc      	lsrs	r4, r1
 8000df4:	e9c5 6400 	strd	r6, r4, [r5]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	e750      	b.n	8000c9e <__udivmoddi4+0xa6>
 8000dfc:	f1c2 0320 	rsb	r3, r2, #32
 8000e00:	fa20 f103 	lsr.w	r1, r0, r3
 8000e04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e08:	fa24 f303 	lsr.w	r3, r4, r3
 8000e0c:	4094      	lsls	r4, r2
 8000e0e:	430c      	orrs	r4, r1
 8000e10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e14:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e18:	fa1f f78c 	uxth.w	r7, ip
 8000e1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e20:	fb08 3110 	mls	r1, r8, r0, r3
 8000e24:	0c23      	lsrs	r3, r4, #16
 8000e26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e2a:	fb00 f107 	mul.w	r1, r0, r7
 8000e2e:	4299      	cmp	r1, r3
 8000e30:	d908      	bls.n	8000e44 <__udivmoddi4+0x24c>
 8000e32:	eb1c 0303 	adds.w	r3, ip, r3
 8000e36:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e3a:	d22c      	bcs.n	8000e96 <__udivmoddi4+0x29e>
 8000e3c:	4299      	cmp	r1, r3
 8000e3e:	d92a      	bls.n	8000e96 <__udivmoddi4+0x29e>
 8000e40:	3802      	subs	r0, #2
 8000e42:	4463      	add	r3, ip
 8000e44:	1a5b      	subs	r3, r3, r1
 8000e46:	b2a4      	uxth	r4, r4
 8000e48:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e4c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e54:	fb01 f307 	mul.w	r3, r1, r7
 8000e58:	42a3      	cmp	r3, r4
 8000e5a:	d908      	bls.n	8000e6e <__udivmoddi4+0x276>
 8000e5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e60:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e64:	d213      	bcs.n	8000e8e <__udivmoddi4+0x296>
 8000e66:	42a3      	cmp	r3, r4
 8000e68:	d911      	bls.n	8000e8e <__udivmoddi4+0x296>
 8000e6a:	3902      	subs	r1, #2
 8000e6c:	4464      	add	r4, ip
 8000e6e:	1ae4      	subs	r4, r4, r3
 8000e70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e74:	e739      	b.n	8000cea <__udivmoddi4+0xf2>
 8000e76:	4604      	mov	r4, r0
 8000e78:	e6f0      	b.n	8000c5c <__udivmoddi4+0x64>
 8000e7a:	4608      	mov	r0, r1
 8000e7c:	e706      	b.n	8000c8c <__udivmoddi4+0x94>
 8000e7e:	45c8      	cmp	r8, r9
 8000e80:	d2ae      	bcs.n	8000de0 <__udivmoddi4+0x1e8>
 8000e82:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e86:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e8a:	3801      	subs	r0, #1
 8000e8c:	e7a8      	b.n	8000de0 <__udivmoddi4+0x1e8>
 8000e8e:	4631      	mov	r1, r6
 8000e90:	e7ed      	b.n	8000e6e <__udivmoddi4+0x276>
 8000e92:	4603      	mov	r3, r0
 8000e94:	e799      	b.n	8000dca <__udivmoddi4+0x1d2>
 8000e96:	4630      	mov	r0, r6
 8000e98:	e7d4      	b.n	8000e44 <__udivmoddi4+0x24c>
 8000e9a:	46d6      	mov	lr, sl
 8000e9c:	e77f      	b.n	8000d9e <__udivmoddi4+0x1a6>
 8000e9e:	4463      	add	r3, ip
 8000ea0:	3802      	subs	r0, #2
 8000ea2:	e74d      	b.n	8000d40 <__udivmoddi4+0x148>
 8000ea4:	4606      	mov	r6, r0
 8000ea6:	4623      	mov	r3, r4
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	e70f      	b.n	8000ccc <__udivmoddi4+0xd4>
 8000eac:	3e02      	subs	r6, #2
 8000eae:	4463      	add	r3, ip
 8000eb0:	e730      	b.n	8000d14 <__udivmoddi4+0x11c>
 8000eb2:	bf00      	nop

08000eb4 <__aeabi_idiv0>:
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <HAL_UART_RxCpltCallback>:
extern int argc;
extern char* argv[10];



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {  // Check which UART triggered the callback
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a54      	ldr	r2, [pc, #336]	@ (8001018 <HAL_UART_RxCpltCallback+0x160>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	f040 80a1 	bne.w	800100e <HAL_UART_RxCpltCallback+0x156>
        // Process received data
    	char* token;
        argc = 0;
 8000ecc:	4b53      	ldr	r3, [pc, #332]	@ (800101c <HAL_UART_RxCpltCallback+0x164>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]
        const char delim[] = " ";
 8000ed2:	2320      	movs	r3, #32
 8000ed4:	813b      	strh	r3, [r7, #8]

        // Storing the command name
        token = strtok(command, delim);
 8000ed6:	f107 0308 	add.w	r3, r7, #8
 8000eda:	4619      	mov	r1, r3
 8000edc:	4850      	ldr	r0, [pc, #320]	@ (8001020 <HAL_UART_RxCpltCallback+0x168>)
 8000ede:	f006 fb0b 	bl	80074f8 <strtok>
 8000ee2:	60f8      	str	r0, [r7, #12]
        argv[argc] = token;
 8000ee4:	4b4d      	ldr	r3, [pc, #308]	@ (800101c <HAL_UART_RxCpltCallback+0x164>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	494e      	ldr	r1, [pc, #312]	@ (8001024 <HAL_UART_RxCpltCallback+0x16c>)
 8000eea:	68fa      	ldr	r2, [r7, #12]
 8000eec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        argc++;
 8000ef0:	4b4a      	ldr	r3, [pc, #296]	@ (800101c <HAL_UART_RxCpltCallback+0x164>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	4a49      	ldr	r2, [pc, #292]	@ (800101c <HAL_UART_RxCpltCallback+0x164>)
 8000ef8:	6013      	str	r3, [r2, #0]

        // Storing the command parameters
        while(token!=NULL){
 8000efa:	e011      	b.n	8000f20 <HAL_UART_RxCpltCallback+0x68>
            token = strtok(NULL, delim);
 8000efc:	f107 0308 	add.w	r3, r7, #8
 8000f00:	4619      	mov	r1, r3
 8000f02:	2000      	movs	r0, #0
 8000f04:	f006 faf8 	bl	80074f8 <strtok>
 8000f08:	60f8      	str	r0, [r7, #12]
            argv[argc] = token;
 8000f0a:	4b44      	ldr	r3, [pc, #272]	@ (800101c <HAL_UART_RxCpltCallback+0x164>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4945      	ldr	r1, [pc, #276]	@ (8001024 <HAL_UART_RxCpltCallback+0x16c>)
 8000f10:	68fa      	ldr	r2, [r7, #12]
 8000f12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            argc++;
 8000f16:	4b41      	ldr	r3, [pc, #260]	@ (800101c <HAL_UART_RxCpltCallback+0x164>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	4a3f      	ldr	r2, [pc, #252]	@ (800101c <HAL_UART_RxCpltCallback+0x164>)
 8000f1e:	6013      	str	r3, [r2, #0]
        while(token!=NULL){
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d1ea      	bne.n	8000efc <HAL_UART_RxCpltCallback+0x44>
        }

        
        if (state==LISTENING_STATE){
 8000f26:	4b40      	ldr	r3, [pc, #256]	@ (8001028 <HAL_UART_RxCpltCallback+0x170>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d132      	bne.n	8000f94 <HAL_UART_RxCpltCallback+0xdc>

            if (strcmp(argv[0],"move")==0){
 8000f2e:	4b3d      	ldr	r3, [pc, #244]	@ (8001024 <HAL_UART_RxCpltCallback+0x16c>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	493e      	ldr	r1, [pc, #248]	@ (800102c <HAL_UART_RxCpltCallback+0x174>)
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff f94b 	bl	80001d0 <strcmp>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d103      	bne.n	8000f48 <HAL_UART_RxCpltCallback+0x90>
                state = MOVING_STATE;
 8000f40:	4b39      	ldr	r3, [pc, #228]	@ (8001028 <HAL_UART_RxCpltCallback+0x170>)
 8000f42:	2202      	movs	r2, #2
 8000f44:	601a      	str	r2, [r3, #0]
 8000f46:	e025      	b.n	8000f94 <HAL_UART_RxCpltCallback+0xdc>
            }

            else if (strcmp(argv[0],"turn")==0){
 8000f48:	4b36      	ldr	r3, [pc, #216]	@ (8001024 <HAL_UART_RxCpltCallback+0x16c>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4938      	ldr	r1, [pc, #224]	@ (8001030 <HAL_UART_RxCpltCallback+0x178>)
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f7ff f93e 	bl	80001d0 <strcmp>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d103      	bne.n	8000f62 <HAL_UART_RxCpltCallback+0xaa>
                state = TURNING_STATE;
 8000f5a:	4b33      	ldr	r3, [pc, #204]	@ (8001028 <HAL_UART_RxCpltCallback+0x170>)
 8000f5c:	2203      	movs	r2, #3
 8000f5e:	601a      	str	r2, [r3, #0]
 8000f60:	e018      	b.n	8000f94 <HAL_UART_RxCpltCallback+0xdc>
            }

            else if (strcmp(argv[0],"change")==0){
 8000f62:	4b30      	ldr	r3, [pc, #192]	@ (8001024 <HAL_UART_RxCpltCallback+0x16c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4933      	ldr	r1, [pc, #204]	@ (8001034 <HAL_UART_RxCpltCallback+0x17c>)
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff f931 	bl	80001d0 <strcmp>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d103      	bne.n	8000f7c <HAL_UART_RxCpltCallback+0xc4>
                state = VARIABLE_CHANGE_STATE;
 8000f74:	4b2c      	ldr	r3, [pc, #176]	@ (8001028 <HAL_UART_RxCpltCallback+0x170>)
 8000f76:	2204      	movs	r2, #4
 8000f78:	601a      	str	r2, [r3, #0]
 8000f7a:	e00b      	b.n	8000f94 <HAL_UART_RxCpltCallback+0xdc>
            }

            else if (strcmp(argv[0],"home")==0){
 8000f7c:	4b29      	ldr	r3, [pc, #164]	@ (8001024 <HAL_UART_RxCpltCallback+0x16c>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	492d      	ldr	r1, [pc, #180]	@ (8001038 <HAL_UART_RxCpltCallback+0x180>)
 8000f82:	4618      	mov	r0, r3
 8000f84:	f7ff f924 	bl	80001d0 <strcmp>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d102      	bne.n	8000f94 <HAL_UART_RxCpltCallback+0xdc>
                state = HOMING_STATE;
 8000f8e:	4b26      	ldr	r3, [pc, #152]	@ (8001028 <HAL_UART_RxCpltCallback+0x170>)
 8000f90:	2206      	movs	r2, #6
 8000f92:	601a      	str	r2, [r3, #0]
            }
    
        }

        if (state == CAPTURING_STATE){
 8000f94:	4b24      	ldr	r3, [pc, #144]	@ (8001028 <HAL_UART_RxCpltCallback+0x170>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d117      	bne.n	8000fcc <HAL_UART_RxCpltCallback+0x114>
            if (strcmp(argv[0],"stop")==0){
 8000f9c:	4b21      	ldr	r3, [pc, #132]	@ (8001024 <HAL_UART_RxCpltCallback+0x16c>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4926      	ldr	r1, [pc, #152]	@ (800103c <HAL_UART_RxCpltCallback+0x184>)
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f7ff f914 	bl	80001d0 <strcmp>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d102      	bne.n	8000fb4 <HAL_UART_RxCpltCallback+0xfc>
                state = STOPPING_STATE;
 8000fae:	4b1e      	ldr	r3, [pc, #120]	@ (8001028 <HAL_UART_RxCpltCallback+0x170>)
 8000fb0:	2208      	movs	r2, #8
 8000fb2:	601a      	str	r2, [r3, #0]
            }
            if (strcmp(argv[0],"pause")==0){
 8000fb4:	4b1b      	ldr	r3, [pc, #108]	@ (8001024 <HAL_UART_RxCpltCallback+0x16c>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4921      	ldr	r1, [pc, #132]	@ (8001040 <HAL_UART_RxCpltCallback+0x188>)
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f7ff f908 	bl	80001d0 <strcmp>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d102      	bne.n	8000fcc <HAL_UART_RxCpltCallback+0x114>
                state = PAUSED_STATE;
 8000fc6:	4b18      	ldr	r3, [pc, #96]	@ (8001028 <HAL_UART_RxCpltCallback+0x170>)
 8000fc8:	2205      	movs	r2, #5
 8000fca:	601a      	str	r2, [r3, #0]
            }
    
        }
        if (state == PAUSED_STATE){
 8000fcc:	4b16      	ldr	r3, [pc, #88]	@ (8001028 <HAL_UART_RxCpltCallback+0x170>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	2b05      	cmp	r3, #5
 8000fd2:	d117      	bne.n	8001004 <HAL_UART_RxCpltCallback+0x14c>
            if (strcmp(argv[0],"resume")==0){
 8000fd4:	4b13      	ldr	r3, [pc, #76]	@ (8001024 <HAL_UART_RxCpltCallback+0x16c>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	491a      	ldr	r1, [pc, #104]	@ (8001044 <HAL_UART_RxCpltCallback+0x18c>)
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff f8f8 	bl	80001d0 <strcmp>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d102      	bne.n	8000fec <HAL_UART_RxCpltCallback+0x134>
                state = CAPTURING_STATE;
 8000fe6:	4b10      	ldr	r3, [pc, #64]	@ (8001028 <HAL_UART_RxCpltCallback+0x170>)
 8000fe8:	2201      	movs	r2, #1
 8000fea:	601a      	str	r2, [r3, #0]
            }
            if (strcmp(argv[0],"stop")==0){
 8000fec:	4b0d      	ldr	r3, [pc, #52]	@ (8001024 <HAL_UART_RxCpltCallback+0x16c>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4912      	ldr	r1, [pc, #72]	@ (800103c <HAL_UART_RxCpltCallback+0x184>)
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff f8ec 	bl	80001d0 <strcmp>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d102      	bne.n	8001004 <HAL_UART_RxCpltCallback+0x14c>
                state = LISTENING_STATE;
 8000ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8001028 <HAL_UART_RxCpltCallback+0x170>)
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
            }
        }
        


        HAL_UART_Receive_IT(&huart2, &command, BUFF_SIZE);  // Restart reception
 8001004:	2221      	movs	r2, #33	@ 0x21
 8001006:	4906      	ldr	r1, [pc, #24]	@ (8001020 <HAL_UART_RxCpltCallback+0x168>)
 8001008:	480f      	ldr	r0, [pc, #60]	@ (8001048 <HAL_UART_RxCpltCallback+0x190>)
 800100a:	f004 f975 	bl	80052f8 <HAL_UART_Receive_IT>
    }
}
 800100e:	bf00      	nop
 8001010:	3710      	adds	r7, #16
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40004400 	.word	0x40004400
 800101c:	20000520 	.word	0x20000520
 8001020:	200004fc 	.word	0x200004fc
 8001024:	20000524 	.word	0x20000524
 8001028:	2000054c 	.word	0x2000054c
 800102c:	08009400 	.word	0x08009400
 8001030:	08009408 	.word	0x08009408
 8001034:	08009410 	.word	0x08009410
 8001038:	08009418 	.word	0x08009418
 800103c:	08009420 	.word	0x08009420
 8001040:	08009428 	.word	0x08009428
 8001044:	08009430 	.word	0x08009430
 8001048:	20000474 	.word	0x20000474

0800104c <send1Pulse>:


int current_x = 0;
int current_theta = 0;

void send1Pulse(int n_driver){
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]

	uint16_t GPIO_PIN;
	GPIO_PIN = (n_driver==T_MOTOR)?GPIO_PIN_5:GPIO_PIN_7;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2b02      	cmp	r3, #2
 8001058:	d101      	bne.n	800105e <send1Pulse+0x12>
 800105a:	2320      	movs	r3, #32
 800105c:	e000      	b.n	8001060 <send1Pulse+0x14>
 800105e:	2380      	movs	r3, #128	@ 0x80
 8001060:	81fb      	strh	r3, [r7, #14]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN, 1);
 8001062:	89fb      	ldrh	r3, [r7, #14]
 8001064:	2201      	movs	r2, #1
 8001066:	4619      	mov	r1, r3
 8001068:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800106c:	f001 fbe0 	bl	8002830 <HAL_GPIO_WritePin>
	delayMicroseconds(step_time_us);
 8001070:	4b0a      	ldr	r3, [pc, #40]	@ (800109c <send1Pulse+0x50>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4618      	mov	r0, r3
 8001076:	f000 ffad 	bl	8001fd4 <delayMicroseconds>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN, 0);
 800107a:	89fb      	ldrh	r3, [r7, #14]
 800107c:	2200      	movs	r2, #0
 800107e:	4619      	mov	r1, r3
 8001080:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001084:	f001 fbd4 	bl	8002830 <HAL_GPIO_WritePin>
	delayMicroseconds(step_time_us);
 8001088:	4b04      	ldr	r3, [pc, #16]	@ (800109c <send1Pulse+0x50>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4618      	mov	r0, r3
 800108e:	f000 ffa1 	bl	8001fd4 <delayMicroseconds>

}
 8001092:	bf00      	nop
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000000 	.word	0x20000000

080010a0 <sendNPulse>:

void sendNPulse(int N, int n_driver){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	6039      	str	r1, [r7, #0]
	for (int i = 0; i<N; i++){
 80010aa:	2300      	movs	r3, #0
 80010ac:	60fb      	str	r3, [r7, #12]
 80010ae:	e005      	b.n	80010bc <sendNPulse+0x1c>
		send1Pulse(n_driver);
 80010b0:	6838      	ldr	r0, [r7, #0]
 80010b2:	f7ff ffcb 	bl	800104c <send1Pulse>
	for (int i = 0; i<N; i++){
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	3301      	adds	r3, #1
 80010ba:	60fb      	str	r3, [r7, #12]
 80010bc:	68fa      	ldr	r2, [r7, #12]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	dbf5      	blt.n	80010b0 <sendNPulse+0x10>
	}
}
 80010c4:	bf00      	nop
 80010c6:	bf00      	nop
 80010c8:	3710      	adds	r7, #16
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
	...

080010d0 <translate>:


void translate(int dx){
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]

	int coeff;
	if (dx >= 0){
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	db02      	blt.n	80010e4 <translate+0x14>
        coeff = 1;
 80010de:	2301      	movs	r3, #1
 80010e0:	60fb      	str	r3, [r7, #12]
 80010e2:	e006      	b.n	80010f2 <translate+0x22>
    } else {
        coeff = -1;
 80010e4:	f04f 33ff 	mov.w	r3, #4294967295
 80010e8:	60fb      	str	r3, [r7, #12]
		setDirection(T_MOTOR, BACKWARD);
 80010ea:	2100      	movs	r1, #0
 80010ec:	2002      	movs	r0, #2
 80010ee:	f000 f883 	bl	80011f8 <setDirection>
    }
	
	int nb_pulses = (int)((float)(coeff*dx)/(float)t_pulse_length);
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	687a      	ldr	r2, [r7, #4]
 80010f6:	fb02 f303 	mul.w	r3, r2, r3
 80010fa:	ee07 3a90 	vmov	s15, r3
 80010fe:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001102:	4b0e      	ldr	r3, [pc, #56]	@ (800113c <translate+0x6c>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	ee07 3a90 	vmov	s15, r3
 800110a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800110e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001112:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001116:	ee17 3a90 	vmov	r3, s15
 800111a:	60bb      	str	r3, [r7, #8]
	sendNPulse(nb_pulses, T_MOTOR);
 800111c:	2102      	movs	r1, #2
 800111e:	68b8      	ldr	r0, [r7, #8]
 8001120:	f7ff ffbe 	bl	80010a0 <sendNPulse>
	
	if (dx < 0){
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2b00      	cmp	r3, #0
 8001128:	da03      	bge.n	8001132 <translate+0x62>
		setDirection(T_MOTOR, FORWARD);
 800112a:	2101      	movs	r1, #1
 800112c:	2002      	movs	r0, #2
 800112e:	f000 f863 	bl	80011f8 <setDirection>
	}

	
}
 8001132:	bf00      	nop
 8001134:	3710      	adds	r7, #16
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	20000004 	.word	0x20000004

08001140 <move_to>:

void move_to(int x, int theta){
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	6039      	str	r1, [r7, #0]
	int dx = x - current_x;
 800114a:	4b0d      	ldr	r3, [pc, #52]	@ (8001180 <move_to+0x40>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	687a      	ldr	r2, [r7, #4]
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	60fb      	str	r3, [r7, #12]
    int dtheta = theta - current_theta;
 8001154:	4b0b      	ldr	r3, [pc, #44]	@ (8001184 <move_to+0x44>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	683a      	ldr	r2, [r7, #0]
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	60bb      	str	r3, [r7, #8]

    translate(dx);
 800115e:	68f8      	ldr	r0, [r7, #12]
 8001160:	f7ff ffb6 	bl	80010d0 <translate>
    rotate(dtheta);
 8001164:	68b8      	ldr	r0, [r7, #8]
 8001166:	f000 f80f 	bl	8001188 <rotate>

	current_x = x;
 800116a:	4a05      	ldr	r2, [pc, #20]	@ (8001180 <move_to+0x40>)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6013      	str	r3, [r2, #0]
	current_theta = theta;
 8001170:	4a04      	ldr	r2, [pc, #16]	@ (8001184 <move_to+0x44>)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	6013      	str	r3, [r2, #0]

}
 8001176:	bf00      	nop
 8001178:	3710      	adds	r7, #16
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	2000033c 	.word	0x2000033c
 8001184:	20000340 	.word	0x20000340

08001188 <rotate>:

void rotate(int dtheta){
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
	int coeff;
	if (dtheta >= 0){
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2b00      	cmp	r3, #0
 8001194:	db02      	blt.n	800119c <rotate+0x14>
        coeff = 1;
 8001196:	2301      	movs	r3, #1
 8001198:	60fb      	str	r3, [r7, #12]
 800119a:	e006      	b.n	80011aa <rotate+0x22>
    } else {
		coeff = -1;
 800119c:	f04f 33ff 	mov.w	r3, #4294967295
 80011a0:	60fb      	str	r3, [r7, #12]
		setDirection(R_MOTOR, BACKWARD);
 80011a2:	2100      	movs	r1, #0
 80011a4:	2001      	movs	r0, #1
 80011a6:	f000 f827 	bl	80011f8 <setDirection>
    }
	
	int nb_pulses = (int)((float)(coeff*dtheta)/(float)t_pulse_length);
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	687a      	ldr	r2, [r7, #4]
 80011ae:	fb02 f303 	mul.w	r3, r2, r3
 80011b2:	ee07 3a90 	vmov	s15, r3
 80011b6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80011ba:	4b0e      	ldr	r3, [pc, #56]	@ (80011f4 <rotate+0x6c>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	ee07 3a90 	vmov	s15, r3
 80011c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011ce:	ee17 3a90 	vmov	r3, s15
 80011d2:	60bb      	str	r3, [r7, #8]
	sendNPulse(nb_pulses, R_MOTOR);
 80011d4:	2101      	movs	r1, #1
 80011d6:	68b8      	ldr	r0, [r7, #8]
 80011d8:	f7ff ff62 	bl	80010a0 <sendNPulse>
	
	if (dtheta < 0){
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	da03      	bge.n	80011ea <rotate+0x62>
		setDirection(R_MOTOR, FORWARD);
 80011e2:	2101      	movs	r1, #1
 80011e4:	2001      	movs	r0, #1
 80011e6:	f000 f807 	bl	80011f8 <setDirection>
	}
}
 80011ea:	bf00      	nop
 80011ec:	3710      	adds	r7, #16
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000004 	.word	0x20000004

080011f8 <setDirection>:
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, MS3);


}

void setDirection(int n_driver, int direction){
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	6039      	str	r1, [r7, #0]

	if (n_driver==T_MOTOR){
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2b02      	cmp	r3, #2
 8001206:	d109      	bne.n	800121c <setDirection+0x24>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, direction);
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	b2db      	uxtb	r3, r3
 800120c:	461a      	mov	r2, r3
 800120e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001212:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001216:	f001 fb0b 	bl	8002830 <HAL_GPIO_WritePin>
 800121a:	e00a      	b.n	8001232 <setDirection+0x3a>
	}

	else if (n_driver==R_MOTOR){
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2b01      	cmp	r3, #1
 8001220:	d107      	bne.n	8001232 <setDirection+0x3a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, direction);
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	b2db      	uxtb	r3, r3
 8001226:	461a      	mov	r2, r3
 8001228:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800122c:	4804      	ldr	r0, [pc, #16]	@ (8001240 <setDirection+0x48>)
 800122e:	f001 faff 	bl	8002830 <HAL_GPIO_WritePin>
	}

	// Required time to wait before sending a step : 200 ns
	delayMicroseconds(1);
 8001232:	2001      	movs	r0, #1
 8001234:	f000 fece 	bl	8001fd4 <delayMicroseconds>
}
 8001238:	bf00      	nop
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	48000400 	.word	0x48000400

08001244 <home_motors>:
	setEnable(T_MOTOR, ENABLE);
	setEnable(R_MOTOR, ENABLE);

}

void home_motors(){
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
	setDirection(T_MOTOR, BACKWARD);
 800124a:	2100      	movs	r1, #0
 800124c:	2002      	movs	r0, #2
 800124e:	f7ff ffd3 	bl	80011f8 <setDirection>

	int flag = 0;
 8001252:	2300      	movs	r3, #0
 8001254:	607b      	str	r3, [r7, #4]


    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == 0){
 8001256:	e002      	b.n	800125e <home_motors+0x1a>
		send1Pulse(T_MOTOR);
 8001258:	2002      	movs	r0, #2
 800125a:	f7ff fef7 	bl	800104c <send1Pulse>
    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == 0){
 800125e:	2110      	movs	r1, #16
 8001260:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001264:	f001 facc 	bl	8002800 <HAL_GPIO_ReadPin>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d0f4      	beq.n	8001258 <home_motors+0x14>
	}

	current_x = 0;
 800126e:	4b05      	ldr	r3, [pc, #20]	@ (8001284 <home_motors+0x40>)
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
	current_theta = 0;
 8001274:	4b04      	ldr	r3, [pc, #16]	@ (8001288 <home_motors+0x44>)
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
}
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	2000033c 	.word	0x2000033c
 8001288:	20000340 	.word	0x20000340

0800128c <find_value>:
        {"margin_time",0},
        {"final_x", 0},
        {"final_theta", 0}
    };

int find_value(char* name){
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < NB_VAR; i++){
 8001294:	2300      	movs	r3, #0
 8001296:	60fb      	str	r3, [r7, #12]
 8001298:	e01a      	b.n	80012d0 <find_value+0x44>
        if (strcmp(name, variables[i].name) == 0){
 800129a:	68fa      	ldr	r2, [r7, #12]
 800129c:	4613      	mov	r3, r2
 800129e:	00db      	lsls	r3, r3, #3
 80012a0:	4413      	add	r3, r2
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	4a0e      	ldr	r2, [pc, #56]	@ (80012e0 <find_value+0x54>)
 80012a6:	4413      	add	r3, r2
 80012a8:	4619      	mov	r1, r3
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f7fe ff90 	bl	80001d0 <strcmp>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d109      	bne.n	80012ca <find_value+0x3e>
            return variables[i].value;
 80012b6:	490a      	ldr	r1, [pc, #40]	@ (80012e0 <find_value+0x54>)
 80012b8:	68fa      	ldr	r2, [r7, #12]
 80012ba:	4613      	mov	r3, r2
 80012bc:	00db      	lsls	r3, r3, #3
 80012be:	4413      	add	r3, r2
 80012c0:	009b      	lsls	r3, r3, #2
 80012c2:	440b      	add	r3, r1
 80012c4:	3320      	adds	r3, #32
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	e005      	b.n	80012d6 <find_value+0x4a>
    for (int i = 0; i < NB_VAR; i++){
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	3301      	adds	r3, #1
 80012ce:	60fb      	str	r3, [r7, #12]
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	2b08      	cmp	r3, #8
 80012d4:	dde1      	ble.n	800129a <find_value+0xe>
        }
    }
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000008 	.word	0x20000008

080012e4 <init>:


void init(){
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
    // Initializing the time reference counter
    __HAL_TIM_SET_COUNTER(&htim5, 0);  // Reset the counter to 0
 80012e8:	4b0c      	ldr	r3, [pc, #48]	@ (800131c <init+0x38>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2200      	movs	r2, #0
 80012ee:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start(&htim5);
 80012f0:	480a      	ldr	r0, [pc, #40]	@ (800131c <init+0x38>)
 80012f2:	f002 fe2d 	bl	8003f50 <HAL_TIM_Base_Start>
   
    // Initializing the IR emmition timer
    HAL_TIM_Base_Start(&htim16);
 80012f6:	480a      	ldr	r0, [pc, #40]	@ (8001320 <init+0x3c>)
 80012f8:	f002 fe2a 	bl	8003f50 <HAL_TIM_Base_Start>
    TIM16->CCR1 = 1000; // setting the compare register to half the period (to generate a square signal)
 80012fc:	4b09      	ldr	r3, [pc, #36]	@ (8001324 <init+0x40>)
 80012fe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001302:	635a      	str	r2, [r3, #52]	@ 0x34
    HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 8001304:	2100      	movs	r1, #0
 8001306:	4806      	ldr	r0, [pc, #24]	@ (8001320 <init+0x3c>)
 8001308:	f002 feec 	bl	80040e4 <HAL_TIM_PWM_Start>
   
   
    // Initializing the command buffer and receiving command over UART
    HAL_UART_Receive_IT(&huart2, command, BUFF_SIZE);
 800130c:	2221      	movs	r2, #33	@ 0x21
 800130e:	4906      	ldr	r1, [pc, #24]	@ (8001328 <init+0x44>)
 8001310:	4806      	ldr	r0, [pc, #24]	@ (800132c <init+0x48>)
 8001312:	f003 fff1 	bl	80052f8 <HAL_UART_Receive_IT>
   
    // Initializing all Capture Variables


}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	200003dc 	.word	0x200003dc
 8001320:	20000428 	.word	0x20000428
 8001324:	40014400 	.word	0x40014400
 8001328:	200004fc 	.word	0x200004fc
 800132c:	20000474 	.word	0x20000474

08001330 <sendBit1>:
#include "stm32l4xx.h"

extern TIM_HandleTypeDef htim16;

// IR CODE //
void sendBit1() {
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
    // Start PWM for 1200 µs for logic "1" pulse
    HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 8001334:	2100      	movs	r1, #0
 8001336:	4808      	ldr	r0, [pc, #32]	@ (8001358 <sendBit1+0x28>)
 8001338:	f002 fed4 	bl	80040e4 <HAL_TIM_PWM_Start>
    delayMicroseconds(1200);
 800133c:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001340:	f000 fe48 	bl	8001fd4 <delayMicroseconds>

    // Stop PWM to represent "off" period of 600 µs
    HAL_TIM_PWM_Stop(&htim16, TIM_CHANNEL_1);
 8001344:	2100      	movs	r1, #0
 8001346:	4804      	ldr	r0, [pc, #16]	@ (8001358 <sendBit1+0x28>)
 8001348:	f002 ffd2 	bl	80042f0 <HAL_TIM_PWM_Stop>
    delayMicroseconds(600);
 800134c:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8001350:	f000 fe40 	bl	8001fd4 <delayMicroseconds>
}
 8001354:	bf00      	nop
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20000428 	.word	0x20000428

0800135c <sendBit0>:

void sendBit0() {
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
    // Start PWM for 600 µs for logic "0" pulse
    HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 8001360:	2100      	movs	r1, #0
 8001362:	4808      	ldr	r0, [pc, #32]	@ (8001384 <sendBit0+0x28>)
 8001364:	f002 febe 	bl	80040e4 <HAL_TIM_PWM_Start>
    delayMicroseconds(600);  // Custom microsecond delay function
 8001368:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800136c:	f000 fe32 	bl	8001fd4 <delayMicroseconds>

    // Stop PWM to represent "off" period of 600 µs
    HAL_TIM_PWM_Stop(&htim16, TIM_CHANNEL_1);
 8001370:	2100      	movs	r1, #0
 8001372:	4804      	ldr	r0, [pc, #16]	@ (8001384 <sendBit0+0x28>)
 8001374:	f002 ffbc 	bl	80042f0 <HAL_TIM_PWM_Stop>
    delayMicroseconds(600);  // Same low duration as the pulse for "0"
 8001378:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800137c:	f000 fe2a 	bl	8001fd4 <delayMicroseconds>
}
 8001380:	bf00      	nop
 8001382:	bd80      	pop	{r7, pc}
 8001384:	20000428 	.word	0x20000428

08001388 <sendSIRCSData>:

void sendSIRCSData(int data) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]

	// Start pulse
    HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 8001390:	2100      	movs	r1, #0
 8001392:	4816      	ldr	r0, [pc, #88]	@ (80013ec <sendSIRCSData+0x64>)
 8001394:	f002 fea6 	bl	80040e4 <HAL_TIM_PWM_Start>
    delayMicroseconds(2400);  // 2.4 ms "on" for start pulse
 8001398:	f44f 6016 	mov.w	r0, #2400	@ 0x960
 800139c:	f000 fe1a 	bl	8001fd4 <delayMicroseconds>
    HAL_TIM_PWM_Stop(&htim16, TIM_CHANNEL_1);
 80013a0:	2100      	movs	r1, #0
 80013a2:	4812      	ldr	r0, [pc, #72]	@ (80013ec <sendSIRCSData+0x64>)
 80013a4:	f002 ffa4 	bl	80042f0 <HAL_TIM_PWM_Stop>
    delayMicroseconds(600);  // 0.6 ms "off" period
 80013a8:	f44f 7016 	mov.w	r0, #600	@ 0x258
 80013ac:	f000 fe12 	bl	8001fd4 <delayMicroseconds>

    // Transmit 32 bits of data
    for (int i = 0; i < 20; i++) {
 80013b0:	2300      	movs	r3, #0
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	e011      	b.n	80013da <sendSIRCSData+0x52>

        if (data & (1UL << (19 - i))) {
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	f1c3 0313 	rsb	r3, r3, #19
 80013be:	fa22 f303 	lsr.w	r3, r2, r3
 80013c2:	f003 0301 	and.w	r3, r3, #1
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d002      	beq.n	80013d0 <sendSIRCSData+0x48>

            sendBit1();
 80013ca:	f7ff ffb1 	bl	8001330 <sendBit1>
 80013ce:	e001      	b.n	80013d4 <sendSIRCSData+0x4c>

        } else {

            sendBit0();
 80013d0:	f7ff ffc4 	bl	800135c <sendBit0>
    for (int i = 0; i < 20; i++) {
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	3301      	adds	r3, #1
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	2b13      	cmp	r3, #19
 80013de:	ddea      	ble.n	80013b6 <sendSIRCSData+0x2e>

        }
    }

}
 80013e0:	bf00      	nop
 80013e2:	bf00      	nop
 80013e4:	3710      	adds	r7, #16
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20000428 	.word	0x20000428

080013f0 <takePicture>:

void takePicture(){
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
	int data = 0b10110100101110001111;
 80013f6:	4b09      	ldr	r3, [pc, #36]	@ (800141c <takePicture+0x2c>)
 80013f8:	603b      	str	r3, [r7, #0]
	for (int i = 0; i<3; i++){
 80013fa:	2300      	movs	r3, #0
 80013fc:	607b      	str	r3, [r7, #4]
 80013fe:	e005      	b.n	800140c <takePicture+0x1c>
	  sendSIRCSData(data);
 8001400:	6838      	ldr	r0, [r7, #0]
 8001402:	f7ff ffc1 	bl	8001388 <sendSIRCSData>
	for (int i = 0; i<3; i++){
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	3301      	adds	r3, #1
 800140a:	607b      	str	r3, [r7, #4]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2b02      	cmp	r3, #2
 8001410:	ddf6      	ble.n	8001400 <takePicture+0x10>
	}
}
 8001412:	bf00      	nop
 8001414:	bf00      	nop
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	000b4b8f 	.word	0x000b4b8f

08001420 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001424:	f000 fe36 	bl	8002094 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001428:	f000 f812 	bl	8001450 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800142c:	f000 f9f4 	bl	8001818 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001430:	f000 f9c2 	bl	80017b8 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8001434:	f000 f948 	bl	80016c8 <MX_TIM16_Init>
  MX_TIM5_Init();
 8001438:	f000 f8f8 	bl	800162c <MX_TIM5_Init>
  MX_TIM2_Init();
 800143c:	f000 f85a 	bl	80014f4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001440:	f000 f8a6 	bl	8001590 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  init();
 8001444:	f7ff ff4e 	bl	80012e4 <init>
  run();
 8001448:	f000 fa8c 	bl	8001964 <run>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800144c:	bf00      	nop
 800144e:	e7fd      	b.n	800144c <main+0x2c>

08001450 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b096      	sub	sp, #88	@ 0x58
 8001454:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001456:	f107 0314 	add.w	r3, r7, #20
 800145a:	2244      	movs	r2, #68	@ 0x44
 800145c:	2100      	movs	r1, #0
 800145e:	4618      	mov	r0, r3
 8001460:	f006 f841 	bl	80074e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001464:	463b      	mov	r3, r7
 8001466:	2200      	movs	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	605a      	str	r2, [r3, #4]
 800146c:	609a      	str	r2, [r3, #8]
 800146e:	60da      	str	r2, [r3, #12]
 8001470:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001472:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001476:	f001 fa01 	bl	800287c <HAL_PWREx_ControlVoltageScaling>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001480:	f000 fa6a 	bl	8001958 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001484:	2302      	movs	r3, #2
 8001486:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001488:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800148c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800148e:	2310      	movs	r3, #16
 8001490:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001492:	2302      	movs	r3, #2
 8001494:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001496:	2302      	movs	r3, #2
 8001498:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800149a:	2301      	movs	r3, #1
 800149c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800149e:	230a      	movs	r3, #10
 80014a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80014a2:	2307      	movs	r3, #7
 80014a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014a6:	2302      	movs	r3, #2
 80014a8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014aa:	2302      	movs	r3, #2
 80014ac:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ae:	f107 0314 	add.w	r3, r7, #20
 80014b2:	4618      	mov	r0, r3
 80014b4:	f001 fa38 	bl	8002928 <HAL_RCC_OscConfig>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80014be:	f000 fa4b 	bl	8001958 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014c2:	230f      	movs	r3, #15
 80014c4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014c6:	2303      	movs	r3, #3
 80014c8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014ca:	2300      	movs	r3, #0
 80014cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014ce:	2300      	movs	r3, #0
 80014d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014d2:	2300      	movs	r3, #0
 80014d4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80014d6:	463b      	mov	r3, r7
 80014d8:	2104      	movs	r1, #4
 80014da:	4618      	mov	r0, r3
 80014dc:	f001 fe00 	bl	80030e0 <HAL_RCC_ClockConfig>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80014e6:	f000 fa37 	bl	8001958 <Error_Handler>
  }
}
 80014ea:	bf00      	nop
 80014ec:	3758      	adds	r7, #88	@ 0x58
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
	...

080014f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b088      	sub	sp, #32
 80014f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014fa:	f107 0310 	add.w	r3, r7, #16
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	605a      	str	r2, [r3, #4]
 8001504:	609a      	str	r2, [r3, #8]
 8001506:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001508:	1d3b      	adds	r3, r7, #4
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
 800150e:	605a      	str	r2, [r3, #4]
 8001510:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001512:	4b1e      	ldr	r3, [pc, #120]	@ (800158c <MX_TIM2_Init+0x98>)
 8001514:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001518:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800151a:	4b1c      	ldr	r3, [pc, #112]	@ (800158c <MX_TIM2_Init+0x98>)
 800151c:	2200      	movs	r2, #0
 800151e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001520:	4b1a      	ldr	r3, [pc, #104]	@ (800158c <MX_TIM2_Init+0x98>)
 8001522:	2200      	movs	r2, #0
 8001524:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001526:	4b19      	ldr	r3, [pc, #100]	@ (800158c <MX_TIM2_Init+0x98>)
 8001528:	f04f 32ff 	mov.w	r2, #4294967295
 800152c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800152e:	4b17      	ldr	r3, [pc, #92]	@ (800158c <MX_TIM2_Init+0x98>)
 8001530:	2200      	movs	r2, #0
 8001532:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001534:	4b15      	ldr	r3, [pc, #84]	@ (800158c <MX_TIM2_Init+0x98>)
 8001536:	2200      	movs	r2, #0
 8001538:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800153a:	4814      	ldr	r0, [pc, #80]	@ (800158c <MX_TIM2_Init+0x98>)
 800153c:	f002 fcb0 	bl	8003ea0 <HAL_TIM_Base_Init>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001546:	f000 fa07 	bl	8001958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800154a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800154e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001550:	f107 0310 	add.w	r3, r7, #16
 8001554:	4619      	mov	r1, r3
 8001556:	480d      	ldr	r0, [pc, #52]	@ (800158c <MX_TIM2_Init+0x98>)
 8001558:	f003 f874 	bl	8004644 <HAL_TIM_ConfigClockSource>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001562:	f000 f9f9 	bl	8001958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001566:	2300      	movs	r3, #0
 8001568:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800156a:	2300      	movs	r3, #0
 800156c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800156e:	1d3b      	adds	r3, r7, #4
 8001570:	4619      	mov	r1, r3
 8001572:	4806      	ldr	r0, [pc, #24]	@ (800158c <MX_TIM2_Init+0x98>)
 8001574:	f003 fd6c 	bl	8005050 <HAL_TIMEx_MasterConfigSynchronization>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800157e:	f000 f9eb 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001582:	bf00      	nop
 8001584:	3720      	adds	r7, #32
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	20000344 	.word	0x20000344

08001590 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b088      	sub	sp, #32
 8001594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001596:	f107 0310 	add.w	r3, r7, #16
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	605a      	str	r2, [r3, #4]
 80015a0:	609a      	str	r2, [r3, #8]
 80015a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015a4:	1d3b      	adds	r3, r7, #4
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	605a      	str	r2, [r3, #4]
 80015ac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001624 <MX_TIM3_Init+0x94>)
 80015b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001628 <MX_TIM3_Init+0x98>)
 80015b2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80015b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001624 <MX_TIM3_Init+0x94>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001624 <MX_TIM3_Init+0x94>)
 80015bc:	2200      	movs	r2, #0
 80015be:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80015c0:	4b18      	ldr	r3, [pc, #96]	@ (8001624 <MX_TIM3_Init+0x94>)
 80015c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015c6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c8:	4b16      	ldr	r3, [pc, #88]	@ (8001624 <MX_TIM3_Init+0x94>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ce:	4b15      	ldr	r3, [pc, #84]	@ (8001624 <MX_TIM3_Init+0x94>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80015d4:	4813      	ldr	r0, [pc, #76]	@ (8001624 <MX_TIM3_Init+0x94>)
 80015d6:	f002 fc63 	bl	8003ea0 <HAL_TIM_Base_Init>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80015e0:	f000 f9ba 	bl	8001958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015e8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80015ea:	f107 0310 	add.w	r3, r7, #16
 80015ee:	4619      	mov	r1, r3
 80015f0:	480c      	ldr	r0, [pc, #48]	@ (8001624 <MX_TIM3_Init+0x94>)
 80015f2:	f003 f827 	bl	8004644 <HAL_TIM_ConfigClockSource>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80015fc:	f000 f9ac 	bl	8001958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001600:	2300      	movs	r3, #0
 8001602:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001604:	2300      	movs	r3, #0
 8001606:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001608:	1d3b      	adds	r3, r7, #4
 800160a:	4619      	mov	r1, r3
 800160c:	4805      	ldr	r0, [pc, #20]	@ (8001624 <MX_TIM3_Init+0x94>)
 800160e:	f003 fd1f 	bl	8005050 <HAL_TIMEx_MasterConfigSynchronization>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001618:	f000 f99e 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800161c:	bf00      	nop
 800161e:	3720      	adds	r7, #32
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20000390 	.word	0x20000390
 8001628:	40000400 	.word	0x40000400

0800162c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b088      	sub	sp, #32
 8001630:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001632:	f107 0310 	add.w	r3, r7, #16
 8001636:	2200      	movs	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	605a      	str	r2, [r3, #4]
 800163c:	609a      	str	r2, [r3, #8]
 800163e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001640:	1d3b      	adds	r3, r7, #4
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800164a:	4b1d      	ldr	r3, [pc, #116]	@ (80016c0 <MX_TIM5_Init+0x94>)
 800164c:	4a1d      	ldr	r2, [pc, #116]	@ (80016c4 <MX_TIM5_Init+0x98>)
 800164e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 80-1;
 8001650:	4b1b      	ldr	r3, [pc, #108]	@ (80016c0 <MX_TIM5_Init+0x94>)
 8001652:	224f      	movs	r2, #79	@ 0x4f
 8001654:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001656:	4b1a      	ldr	r3, [pc, #104]	@ (80016c0 <MX_TIM5_Init+0x94>)
 8001658:	2200      	movs	r2, #0
 800165a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800165c:	4b18      	ldr	r3, [pc, #96]	@ (80016c0 <MX_TIM5_Init+0x94>)
 800165e:	f04f 32ff 	mov.w	r2, #4294967295
 8001662:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001664:	4b16      	ldr	r3, [pc, #88]	@ (80016c0 <MX_TIM5_Init+0x94>)
 8001666:	2200      	movs	r2, #0
 8001668:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800166a:	4b15      	ldr	r3, [pc, #84]	@ (80016c0 <MX_TIM5_Init+0x94>)
 800166c:	2200      	movs	r2, #0
 800166e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001670:	4813      	ldr	r0, [pc, #76]	@ (80016c0 <MX_TIM5_Init+0x94>)
 8001672:	f002 fc15 	bl	8003ea0 <HAL_TIM_Base_Init>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 800167c:	f000 f96c 	bl	8001958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001680:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001684:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001686:	f107 0310 	add.w	r3, r7, #16
 800168a:	4619      	mov	r1, r3
 800168c:	480c      	ldr	r0, [pc, #48]	@ (80016c0 <MX_TIM5_Init+0x94>)
 800168e:	f002 ffd9 	bl	8004644 <HAL_TIM_ConfigClockSource>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001698:	f000 f95e 	bl	8001958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800169c:	2300      	movs	r3, #0
 800169e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016a0:	2300      	movs	r3, #0
 80016a2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80016a4:	1d3b      	adds	r3, r7, #4
 80016a6:	4619      	mov	r1, r3
 80016a8:	4805      	ldr	r0, [pc, #20]	@ (80016c0 <MX_TIM5_Init+0x94>)
 80016aa:	f003 fcd1 	bl	8005050 <HAL_TIMEx_MasterConfigSynchronization>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80016b4:	f000 f950 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80016b8:	bf00      	nop
 80016ba:	3720      	adds	r7, #32
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	200003dc 	.word	0x200003dc
 80016c4:	40000c00 	.word	0x40000c00

080016c8 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b092      	sub	sp, #72	@ 0x48
 80016cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80016ce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	605a      	str	r2, [r3, #4]
 80016d8:	609a      	str	r2, [r3, #8]
 80016da:	60da      	str	r2, [r3, #12]
 80016dc:	611a      	str	r2, [r3, #16]
 80016de:	615a      	str	r2, [r3, #20]
 80016e0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016e2:	463b      	mov	r3, r7
 80016e4:	222c      	movs	r2, #44	@ 0x2c
 80016e6:	2100      	movs	r1, #0
 80016e8:	4618      	mov	r0, r3
 80016ea:	f005 fefc 	bl	80074e6 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80016ee:	4b30      	ldr	r3, [pc, #192]	@ (80017b0 <MX_TIM16_Init+0xe8>)
 80016f0:	4a30      	ldr	r2, [pc, #192]	@ (80017b4 <MX_TIM16_Init+0xec>)
 80016f2:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1-1;
 80016f4:	4b2e      	ldr	r3, [pc, #184]	@ (80017b0 <MX_TIM16_Init+0xe8>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016fa:	4b2d      	ldr	r3, [pc, #180]	@ (80017b0 <MX_TIM16_Init+0xe8>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 2000-1;
 8001700:	4b2b      	ldr	r3, [pc, #172]	@ (80017b0 <MX_TIM16_Init+0xe8>)
 8001702:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001706:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001708:	4b29      	ldr	r3, [pc, #164]	@ (80017b0 <MX_TIM16_Init+0xe8>)
 800170a:	2200      	movs	r2, #0
 800170c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800170e:	4b28      	ldr	r3, [pc, #160]	@ (80017b0 <MX_TIM16_Init+0xe8>)
 8001710:	2200      	movs	r2, #0
 8001712:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001714:	4b26      	ldr	r3, [pc, #152]	@ (80017b0 <MX_TIM16_Init+0xe8>)
 8001716:	2200      	movs	r2, #0
 8001718:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800171a:	4825      	ldr	r0, [pc, #148]	@ (80017b0 <MX_TIM16_Init+0xe8>)
 800171c:	f002 fbc0 	bl	8003ea0 <HAL_TIM_Base_Init>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8001726:	f000 f917 	bl	8001958 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 800172a:	4821      	ldr	r0, [pc, #132]	@ (80017b0 <MX_TIM16_Init+0xe8>)
 800172c:	f002 fc78 	bl	8004020 <HAL_TIM_PWM_Init>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8001736:	f000 f90f 	bl	8001958 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800173a:	2360      	movs	r3, #96	@ 0x60
 800173c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.Pulse = 0;
 800173e:	2300      	movs	r3, #0
 8001740:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001742:	2300      	movs	r3, #0
 8001744:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001746:	2300      	movs	r3, #0
 8001748:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800174a:	2300      	movs	r3, #0
 800174c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800174e:	2300      	movs	r3, #0
 8001750:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001752:	2300      	movs	r3, #0
 8001754:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001756:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800175a:	2200      	movs	r2, #0
 800175c:	4619      	mov	r1, r3
 800175e:	4814      	ldr	r0, [pc, #80]	@ (80017b0 <MX_TIM16_Init+0xe8>)
 8001760:	f002 fe5c 	bl	800441c <HAL_TIM_PWM_ConfigChannel>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 800176a:	f000 f8f5 	bl	8001958 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800176e:	2300      	movs	r3, #0
 8001770:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001772:	2300      	movs	r3, #0
 8001774:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001776:	2300      	movs	r3, #0
 8001778:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800177a:	2300      	movs	r3, #0
 800177c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800177e:	2300      	movs	r3, #0
 8001780:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001782:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001786:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001788:	2300      	movs	r3, #0
 800178a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 800178c:	463b      	mov	r3, r7
 800178e:	4619      	mov	r1, r3
 8001790:	4807      	ldr	r0, [pc, #28]	@ (80017b0 <MX_TIM16_Init+0xe8>)
 8001792:	f003 fce5 	bl	8005160 <HAL_TIMEx_ConfigBreakDeadTime>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <MX_TIM16_Init+0xd8>
  {
    Error_Handler();
 800179c:	f000 f8dc 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 80017a0:	4803      	ldr	r0, [pc, #12]	@ (80017b0 <MX_TIM16_Init+0xe8>)
 80017a2:	f000 fa6b 	bl	8001c7c <HAL_TIM_MspPostInit>

}
 80017a6:	bf00      	nop
 80017a8:	3748      	adds	r7, #72	@ 0x48
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	20000428 	.word	0x20000428
 80017b4:	40014400 	.word	0x40014400

080017b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017bc:	4b14      	ldr	r3, [pc, #80]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017be:	4a15      	ldr	r2, [pc, #84]	@ (8001814 <MX_USART2_UART_Init+0x5c>)
 80017c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017c2:	4b13      	ldr	r3, [pc, #76]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017ca:	4b11      	ldr	r3, [pc, #68]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017d8:	2200      	movs	r2, #0
 80017da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017de:	220c      	movs	r2, #12
 80017e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017e8:	4b09      	ldr	r3, [pc, #36]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017ee:	4b08      	ldr	r3, [pc, #32]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017f4:	4b06      	ldr	r3, [pc, #24]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017fa:	4805      	ldr	r0, [pc, #20]	@ (8001810 <MX_USART2_UART_Init+0x58>)
 80017fc:	f003 fd2e 	bl	800525c <HAL_UART_Init>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001806:	f000 f8a7 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	20000474 	.word	0x20000474
 8001814:	40004400 	.word	0x40004400

08001818 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b08a      	sub	sp, #40	@ 0x28
 800181c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800181e:	f107 0314 	add.w	r3, r7, #20
 8001822:	2200      	movs	r2, #0
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	605a      	str	r2, [r3, #4]
 8001828:	609a      	str	r2, [r3, #8]
 800182a:	60da      	str	r2, [r3, #12]
 800182c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800182e:	4b47      	ldr	r3, [pc, #284]	@ (800194c <MX_GPIO_Init+0x134>)
 8001830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001832:	4a46      	ldr	r2, [pc, #280]	@ (800194c <MX_GPIO_Init+0x134>)
 8001834:	f043 0304 	orr.w	r3, r3, #4
 8001838:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800183a:	4b44      	ldr	r3, [pc, #272]	@ (800194c <MX_GPIO_Init+0x134>)
 800183c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800183e:	f003 0304 	and.w	r3, r3, #4
 8001842:	613b      	str	r3, [r7, #16]
 8001844:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001846:	4b41      	ldr	r3, [pc, #260]	@ (800194c <MX_GPIO_Init+0x134>)
 8001848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800184a:	4a40      	ldr	r2, [pc, #256]	@ (800194c <MX_GPIO_Init+0x134>)
 800184c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001850:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001852:	4b3e      	ldr	r3, [pc, #248]	@ (800194c <MX_GPIO_Init+0x134>)
 8001854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001856:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800185a:	60fb      	str	r3, [r7, #12]
 800185c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800185e:	4b3b      	ldr	r3, [pc, #236]	@ (800194c <MX_GPIO_Init+0x134>)
 8001860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001862:	4a3a      	ldr	r2, [pc, #232]	@ (800194c <MX_GPIO_Init+0x134>)
 8001864:	f043 0301 	orr.w	r3, r3, #1
 8001868:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800186a:	4b38      	ldr	r3, [pc, #224]	@ (800194c <MX_GPIO_Init+0x134>)
 800186c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800186e:	f003 0301 	and.w	r3, r3, #1
 8001872:	60bb      	str	r3, [r7, #8]
 8001874:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001876:	4b35      	ldr	r3, [pc, #212]	@ (800194c <MX_GPIO_Init+0x134>)
 8001878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800187a:	4a34      	ldr	r2, [pc, #208]	@ (800194c <MX_GPIO_Init+0x134>)
 800187c:	f043 0302 	orr.w	r3, r3, #2
 8001880:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001882:	4b32      	ldr	r3, [pc, #200]	@ (800194c <MX_GPIO_Init+0x134>)
 8001884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001886:	f003 0302 	and.w	r3, r3, #2
 800188a:	607b      	str	r3, [r7, #4]
 800188c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_7
 800188e:	2200      	movs	r2, #0
 8001890:	f240 71a3 	movw	r1, #1955	@ 0x7a3
 8001894:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001898:	f000 ffca 	bl	8002830 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800189c:	2200      	movs	r2, #0
 800189e:	f44f 618f 	mov.w	r1, #1144	@ 0x478
 80018a2:	482b      	ldr	r0, [pc, #172]	@ (8001950 <MX_GPIO_Init+0x138>)
 80018a4:	f000 ffc4 	bl	8002830 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80018a8:	2200      	movs	r2, #0
 80018aa:	2180      	movs	r1, #128	@ 0x80
 80018ac:	4829      	ldr	r0, [pc, #164]	@ (8001954 <MX_GPIO_Init+0x13c>)
 80018ae:	f000 ffbf 	bl	8002830 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80018b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018b8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80018bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80018c2:	f107 0314 	add.w	r3, r7, #20
 80018c6:	4619      	mov	r1, r3
 80018c8:	4822      	ldr	r0, [pc, #136]	@ (8001954 <MX_GPIO_Init+0x13c>)
 80018ca:	f000 fdef 	bl	80024ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA5 PA7
                           PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_7
 80018ce:	f240 73a3 	movw	r3, #1955	@ 0x7a3
 80018d2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d4:	2301      	movs	r3, #1
 80018d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d8:	2300      	movs	r3, #0
 80018da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018dc:	2300      	movs	r3, #0
 80018de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e0:	f107 0314 	add.w	r3, r7, #20
 80018e4:	4619      	mov	r1, r3
 80018e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018ea:	f000 fddf 	bl	80024ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018ee:	2310      	movs	r3, #16
 80018f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f2:	2300      	movs	r3, #0
 80018f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f6:	2300      	movs	r3, #0
 80018f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018fa:	f107 0314 	add.w	r3, r7, #20
 80018fe:	4619      	mov	r1, r3
 8001900:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001904:	f000 fdd2 	bl	80024ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB3 PB4 PB5
                           PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001908:	f44f 638f 	mov.w	r3, #1144	@ 0x478
 800190c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800190e:	2301      	movs	r3, #1
 8001910:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001912:	2300      	movs	r3, #0
 8001914:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001916:	2300      	movs	r3, #0
 8001918:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800191a:	f107 0314 	add.w	r3, r7, #20
 800191e:	4619      	mov	r1, r3
 8001920:	480b      	ldr	r0, [pc, #44]	@ (8001950 <MX_GPIO_Init+0x138>)
 8001922:	f000 fdc3 	bl	80024ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001926:	2380      	movs	r3, #128	@ 0x80
 8001928:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800192a:	2301      	movs	r3, #1
 800192c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192e:	2300      	movs	r3, #0
 8001930:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001932:	2300      	movs	r3, #0
 8001934:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001936:	f107 0314 	add.w	r3, r7, #20
 800193a:	4619      	mov	r1, r3
 800193c:	4805      	ldr	r0, [pc, #20]	@ (8001954 <MX_GPIO_Init+0x13c>)
 800193e:	f000 fdb5 	bl	80024ac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001942:	bf00      	nop
 8001944:	3728      	adds	r7, #40	@ 0x28
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40021000 	.word	0x40021000
 8001950:	48000400 	.word	0x48000400
 8001954:	48000800 	.word	0x48000800

08001958 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800195c:	b672      	cpsid	i
}
 800195e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001960:	bf00      	nop
 8001962:	e7fd      	b.n	8001960 <Error_Handler+0x8>

08001964 <run>:

extern int current_x;
extern int current_theta;


void run(){
 8001964:	b590      	push	{r4, r7, lr}
 8001966:	b087      	sub	sp, #28
 8001968:	af00      	add	r7, sp, #0
    while (1){
        if (state == MOVING_STATE){
 800196a:	4b78      	ldr	r3, [pc, #480]	@ (8001b4c <run+0x1e8>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	2b02      	cmp	r3, #2
 8001970:	d10b      	bne.n	800198a <run+0x26>
            int distance = atoi(argv[1]);
 8001972:	4b77      	ldr	r3, [pc, #476]	@ (8001b50 <run+0x1ec>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	4618      	mov	r0, r3
 8001978:	f004 ffd0 	bl	800691c <atoi>
 800197c:	6138      	str	r0, [r7, #16]
            translate(distance);
 800197e:	6938      	ldr	r0, [r7, #16]
 8001980:	f7ff fba6 	bl	80010d0 <translate>

            state = LISTENING_STATE;
 8001984:	4b71      	ldr	r3, [pc, #452]	@ (8001b4c <run+0x1e8>)
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
        }
      
        if (state == TURNING_STATE){
 800198a:	4b70      	ldr	r3, [pc, #448]	@ (8001b4c <run+0x1e8>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	2b03      	cmp	r3, #3
 8001990:	d10b      	bne.n	80019aa <run+0x46>
            int angle = atoi(argv[1]);
 8001992:	4b6f      	ldr	r3, [pc, #444]	@ (8001b50 <run+0x1ec>)
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	4618      	mov	r0, r3
 8001998:	f004 ffc0 	bl	800691c <atoi>
 800199c:	60f8      	str	r0, [r7, #12]
            rotate(angle);
 800199e:	68f8      	ldr	r0, [r7, #12]
 80019a0:	f7ff fbf2 	bl	8001188 <rotate>
            
            state = LISTENING_STATE;
 80019a4:	4b69      	ldr	r3, [pc, #420]	@ (8001b4c <run+0x1e8>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]
        }

        if (state == VARIABLE_CHANGE_STATE){
 80019aa:	4b68      	ldr	r3, [pc, #416]	@ (8001b4c <run+0x1e8>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2b04      	cmp	r3, #4
 80019b0:	d12a      	bne.n	8001a08 <run+0xa4>
            for (int i = 0; i < NB_VAR; i++){
 80019b2:	2300      	movs	r3, #0
 80019b4:	617b      	str	r3, [r7, #20]
 80019b6:	e021      	b.n	80019fc <run+0x98>
                if (strcmp(argv[1], variables[i].name) == 0){
 80019b8:	4b65      	ldr	r3, [pc, #404]	@ (8001b50 <run+0x1ec>)
 80019ba:	6858      	ldr	r0, [r3, #4]
 80019bc:	697a      	ldr	r2, [r7, #20]
 80019be:	4613      	mov	r3, r2
 80019c0:	00db      	lsls	r3, r3, #3
 80019c2:	4413      	add	r3, r2
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	4a63      	ldr	r2, [pc, #396]	@ (8001b54 <run+0x1f0>)
 80019c8:	4413      	add	r3, r2
 80019ca:	4619      	mov	r1, r3
 80019cc:	f7fe fc00 	bl	80001d0 <strcmp>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d10f      	bne.n	80019f6 <run+0x92>
                    variables[i].value = atoi(argv[2]);
 80019d6:	4b5e      	ldr	r3, [pc, #376]	@ (8001b50 <run+0x1ec>)
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	4618      	mov	r0, r3
 80019dc:	f004 ff9e 	bl	800691c <atoi>
 80019e0:	4601      	mov	r1, r0
 80019e2:	485c      	ldr	r0, [pc, #368]	@ (8001b54 <run+0x1f0>)
 80019e4:	697a      	ldr	r2, [r7, #20]
 80019e6:	4613      	mov	r3, r2
 80019e8:	00db      	lsls	r3, r3, #3
 80019ea:	4413      	add	r3, r2
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	4403      	add	r3, r0
 80019f0:	3320      	adds	r3, #32
 80019f2:	6019      	str	r1, [r3, #0]
                    break;
 80019f4:	e005      	b.n	8001a02 <run+0x9e>
            for (int i = 0; i < NB_VAR; i++){
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	3301      	adds	r3, #1
 80019fa:	617b      	str	r3, [r7, #20]
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	2b08      	cmp	r3, #8
 8001a00:	ddda      	ble.n	80019b8 <run+0x54>
                }
            }

            state = LISTENING_STATE;
 8001a02:	4b52      	ldr	r3, [pc, #328]	@ (8001b4c <run+0x1e8>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
        }

        if (state == CAPTURING_STATE){
 8001a08:	4b50      	ldr	r3, [pc, #320]	@ (8001b4c <run+0x1e8>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d148      	bne.n	8001aa2 <run+0x13e>

            takePicture();
 8001a10:	f7ff fcee 	bl	80013f0 <takePicture>

            int total_time = find_value("exposure_time")+find_value("saving_time")+find_value("margin_time");
 8001a14:	4850      	ldr	r0, [pc, #320]	@ (8001b58 <run+0x1f4>)
 8001a16:	f7ff fc39 	bl	800128c <find_value>
 8001a1a:	4604      	mov	r4, r0
 8001a1c:	484f      	ldr	r0, [pc, #316]	@ (8001b5c <run+0x1f8>)
 8001a1e:	f7ff fc35 	bl	800128c <find_value>
 8001a22:	4603      	mov	r3, r0
 8001a24:	441c      	add	r4, r3
 8001a26:	484e      	ldr	r0, [pc, #312]	@ (8001b60 <run+0x1fc>)
 8001a28:	f7ff fc30 	bl	800128c <find_value>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	4423      	add	r3, r4
 8001a30:	60bb      	str	r3, [r7, #8]
            delayMicroseconds(total_time*1000000);
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	4a4b      	ldr	r2, [pc, #300]	@ (8001b64 <run+0x200>)
 8001a36:	fb02 f303 	mul.w	r3, r2, r3
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f000 faca 	bl	8001fd4 <delayMicroseconds>

            if (current_x == find_value("final_distance")){
 8001a40:	4849      	ldr	r0, [pc, #292]	@ (8001b68 <run+0x204>)
 8001a42:	f7ff fc23 	bl	800128c <find_value>
 8001a46:	4602      	mov	r2, r0
 8001a48:	4b48      	ldr	r3, [pc, #288]	@ (8001b6c <run+0x208>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	d10b      	bne.n	8001a68 <run+0x104>
                move_to(0, current_theta+find_value("r_step"));
 8001a50:	4847      	ldr	r0, [pc, #284]	@ (8001b70 <run+0x20c>)
 8001a52:	f7ff fc1b 	bl	800128c <find_value>
 8001a56:	4602      	mov	r2, r0
 8001a58:	4b46      	ldr	r3, [pc, #280]	@ (8001b74 <run+0x210>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	4619      	mov	r1, r3
 8001a60:	2000      	movs	r0, #0
 8001a62:	f7ff fb6d 	bl	8001140 <move_to>
 8001a66:	e01c      	b.n	8001aa2 <run+0x13e>
            }

            else if (current_theta == find_value("final_theta")){
 8001a68:	4843      	ldr	r0, [pc, #268]	@ (8001b78 <run+0x214>)
 8001a6a:	f7ff fc0f 	bl	800128c <find_value>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	4b40      	ldr	r3, [pc, #256]	@ (8001b74 <run+0x210>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d107      	bne.n	8001a88 <run+0x124>
                move_to(0,0);
 8001a78:	2100      	movs	r1, #0
 8001a7a:	2000      	movs	r0, #0
 8001a7c:	f7ff fb60 	bl	8001140 <move_to>

                state = LISTENING_STATE;
 8001a80:	4b32      	ldr	r3, [pc, #200]	@ (8001b4c <run+0x1e8>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	e00c      	b.n	8001aa2 <run+0x13e>
            }

            else{
                move_to(current_x + find_value("t_step"), current_theta);
 8001a88:	483c      	ldr	r0, [pc, #240]	@ (8001b7c <run+0x218>)
 8001a8a:	f7ff fbff 	bl	800128c <find_value>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	4b36      	ldr	r3, [pc, #216]	@ (8001b6c <run+0x208>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4413      	add	r3, r2
 8001a96:	4a37      	ldr	r2, [pc, #220]	@ (8001b74 <run+0x210>)
 8001a98:	6812      	ldr	r2, [r2, #0]
 8001a9a:	4611      	mov	r1, r2
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff fb4f 	bl	8001140 <move_to>
            }

        }

        if (state == TESTING_SEQUENCE_STATE){
 8001aa2:	4b2a      	ldr	r3, [pc, #168]	@ (8001b4c <run+0x1e8>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	2b07      	cmp	r3, #7
 8001aa8:	d139      	bne.n	8001b1e <run+0x1ba>

            int total_time = 1;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	607b      	str	r3, [r7, #4]
            delayMicroseconds(total_time*1000000);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a2c      	ldr	r2, [pc, #176]	@ (8001b64 <run+0x200>)
 8001ab2:	fb02 f303 	mul.w	r3, r2, r3
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f000 fa8c 	bl	8001fd4 <delayMicroseconds>

            if (current_x == find_value("final_distance")){
 8001abc:	482a      	ldr	r0, [pc, #168]	@ (8001b68 <run+0x204>)
 8001abe:	f7ff fbe5 	bl	800128c <find_value>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	4b29      	ldr	r3, [pc, #164]	@ (8001b6c <run+0x208>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d10b      	bne.n	8001ae4 <run+0x180>
                move_to(0, current_theta+find_value("r_step"));
 8001acc:	4828      	ldr	r0, [pc, #160]	@ (8001b70 <run+0x20c>)
 8001ace:	f7ff fbdd 	bl	800128c <find_value>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	4b27      	ldr	r3, [pc, #156]	@ (8001b74 <run+0x210>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4413      	add	r3, r2
 8001ada:	4619      	mov	r1, r3
 8001adc:	2000      	movs	r0, #0
 8001ade:	f7ff fb2f 	bl	8001140 <move_to>
 8001ae2:	e01c      	b.n	8001b1e <run+0x1ba>
            }

            else if (current_theta == find_value("final_theta")){
 8001ae4:	4824      	ldr	r0, [pc, #144]	@ (8001b78 <run+0x214>)
 8001ae6:	f7ff fbd1 	bl	800128c <find_value>
 8001aea:	4602      	mov	r2, r0
 8001aec:	4b21      	ldr	r3, [pc, #132]	@ (8001b74 <run+0x210>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d107      	bne.n	8001b04 <run+0x1a0>
                move_to(0,0);
 8001af4:	2100      	movs	r1, #0
 8001af6:	2000      	movs	r0, #0
 8001af8:	f7ff fb22 	bl	8001140 <move_to>

                state = LISTENING_STATE;
 8001afc:	4b13      	ldr	r3, [pc, #76]	@ (8001b4c <run+0x1e8>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	e00c      	b.n	8001b1e <run+0x1ba>
            }

            else{
                move_to(current_x + find_value("t_step"), current_theta);
 8001b04:	481d      	ldr	r0, [pc, #116]	@ (8001b7c <run+0x218>)
 8001b06:	f7ff fbc1 	bl	800128c <find_value>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	4b17      	ldr	r3, [pc, #92]	@ (8001b6c <run+0x208>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4413      	add	r3, r2
 8001b12:	4a18      	ldr	r2, [pc, #96]	@ (8001b74 <run+0x210>)
 8001b14:	6812      	ldr	r2, [r2, #0]
 8001b16:	4611      	mov	r1, r2
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff fb11 	bl	8001140 <move_to>
            }

        }

        if (state == HOMING_STATE){
 8001b1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b4c <run+0x1e8>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2b06      	cmp	r3, #6
 8001b24:	d104      	bne.n	8001b30 <run+0x1cc>
            home_motors();
 8001b26:	f7ff fb8d 	bl	8001244 <home_motors>

            state = LISTENING_STATE;
 8001b2a:	4b08      	ldr	r3, [pc, #32]	@ (8001b4c <run+0x1e8>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]
        }

        if (state == STOPPING_STATE){
 8001b30:	4b06      	ldr	r3, [pc, #24]	@ (8001b4c <run+0x1e8>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2b08      	cmp	r3, #8
 8001b36:	f47f af18 	bne.w	800196a <run+0x6>
            move_to(0,0);
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	2000      	movs	r0, #0
 8001b3e:	f7ff faff 	bl	8001140 <move_to>

            state = LISTENING_STATE;
 8001b42:	4b02      	ldr	r3, [pc, #8]	@ (8001b4c <run+0x1e8>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]
        if (state == MOVING_STATE){
 8001b48:	e70f      	b.n	800196a <run+0x6>
 8001b4a:	bf00      	nop
 8001b4c:	2000054c 	.word	0x2000054c
 8001b50:	20000524 	.word	0x20000524
 8001b54:	20000008 	.word	0x20000008
 8001b58:	08009438 	.word	0x08009438
 8001b5c:	08009448 	.word	0x08009448
 8001b60:	08009454 	.word	0x08009454
 8001b64:	000f4240 	.word	0x000f4240
 8001b68:	08009460 	.word	0x08009460
 8001b6c:	2000033c 	.word	0x2000033c
 8001b70:	08009470 	.word	0x08009470
 8001b74:	20000340 	.word	0x20000340
 8001b78:	08009478 	.word	0x08009478
 8001b7c:	08009484 	.word	0x08009484

08001b80 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b86:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc4 <HAL_MspInit+0x44>)
 8001b88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b8a:	4a0e      	ldr	r2, [pc, #56]	@ (8001bc4 <HAL_MspInit+0x44>)
 8001b8c:	f043 0301 	orr.w	r3, r3, #1
 8001b90:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b92:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc4 <HAL_MspInit+0x44>)
 8001b94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	607b      	str	r3, [r7, #4]
 8001b9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b9e:	4b09      	ldr	r3, [pc, #36]	@ (8001bc4 <HAL_MspInit+0x44>)
 8001ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ba2:	4a08      	ldr	r2, [pc, #32]	@ (8001bc4 <HAL_MspInit+0x44>)
 8001ba4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ba8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001baa:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <HAL_MspInit+0x44>)
 8001bac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bb2:	603b      	str	r3, [r7, #0]
 8001bb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bb6:	bf00      	nop
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	40021000 	.word	0x40021000

08001bc8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b087      	sub	sp, #28
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001bd8:	d10c      	bne.n	8001bf4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bda:	4b24      	ldr	r3, [pc, #144]	@ (8001c6c <HAL_TIM_Base_MspInit+0xa4>)
 8001bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bde:	4a23      	ldr	r2, [pc, #140]	@ (8001c6c <HAL_TIM_Base_MspInit+0xa4>)
 8001be0:	f043 0301 	orr.w	r3, r3, #1
 8001be4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001be6:	4b21      	ldr	r3, [pc, #132]	@ (8001c6c <HAL_TIM_Base_MspInit+0xa4>)
 8001be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	617b      	str	r3, [r7, #20]
 8001bf0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8001bf2:	e034      	b.n	8001c5e <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM3)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a1d      	ldr	r2, [pc, #116]	@ (8001c70 <HAL_TIM_Base_MspInit+0xa8>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d10c      	bne.n	8001c18 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bfe:	4b1b      	ldr	r3, [pc, #108]	@ (8001c6c <HAL_TIM_Base_MspInit+0xa4>)
 8001c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c02:	4a1a      	ldr	r2, [pc, #104]	@ (8001c6c <HAL_TIM_Base_MspInit+0xa4>)
 8001c04:	f043 0302 	orr.w	r3, r3, #2
 8001c08:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c0a:	4b18      	ldr	r3, [pc, #96]	@ (8001c6c <HAL_TIM_Base_MspInit+0xa4>)
 8001c0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	613b      	str	r3, [r7, #16]
 8001c14:	693b      	ldr	r3, [r7, #16]
}
 8001c16:	e022      	b.n	8001c5e <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM5)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a15      	ldr	r2, [pc, #84]	@ (8001c74 <HAL_TIM_Base_MspInit+0xac>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d10c      	bne.n	8001c3c <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001c22:	4b12      	ldr	r3, [pc, #72]	@ (8001c6c <HAL_TIM_Base_MspInit+0xa4>)
 8001c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c26:	4a11      	ldr	r2, [pc, #68]	@ (8001c6c <HAL_TIM_Base_MspInit+0xa4>)
 8001c28:	f043 0308 	orr.w	r3, r3, #8
 8001c2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c2e:	4b0f      	ldr	r3, [pc, #60]	@ (8001c6c <HAL_TIM_Base_MspInit+0xa4>)
 8001c30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c32:	f003 0308 	and.w	r3, r3, #8
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	68fb      	ldr	r3, [r7, #12]
}
 8001c3a:	e010      	b.n	8001c5e <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM16)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a0d      	ldr	r2, [pc, #52]	@ (8001c78 <HAL_TIM_Base_MspInit+0xb0>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d10b      	bne.n	8001c5e <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001c46:	4b09      	ldr	r3, [pc, #36]	@ (8001c6c <HAL_TIM_Base_MspInit+0xa4>)
 8001c48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c4a:	4a08      	ldr	r2, [pc, #32]	@ (8001c6c <HAL_TIM_Base_MspInit+0xa4>)
 8001c4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c50:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c52:	4b06      	ldr	r3, [pc, #24]	@ (8001c6c <HAL_TIM_Base_MspInit+0xa4>)
 8001c54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c5a:	60bb      	str	r3, [r7, #8]
 8001c5c:	68bb      	ldr	r3, [r7, #8]
}
 8001c5e:	bf00      	nop
 8001c60:	371c      	adds	r7, #28
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	40021000 	.word	0x40021000
 8001c70:	40000400 	.word	0x40000400
 8001c74:	40000c00 	.word	0x40000c00
 8001c78:	40014400 	.word	0x40014400

08001c7c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b088      	sub	sp, #32
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c84:	f107 030c 	add.w	r3, r7, #12
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	605a      	str	r2, [r3, #4]
 8001c8e:	609a      	str	r2, [r3, #8]
 8001c90:	60da      	str	r2, [r3, #12]
 8001c92:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM16)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a11      	ldr	r2, [pc, #68]	@ (8001ce0 <HAL_TIM_MspPostInit+0x64>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d11c      	bne.n	8001cd8 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM16_MspPostInit 0 */

  /* USER CODE END TIM16_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c9e:	4b11      	ldr	r3, [pc, #68]	@ (8001ce4 <HAL_TIM_MspPostInit+0x68>)
 8001ca0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca2:	4a10      	ldr	r2, [pc, #64]	@ (8001ce4 <HAL_TIM_MspPostInit+0x68>)
 8001ca4:	f043 0301 	orr.w	r3, r3, #1
 8001ca8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001caa:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce4 <HAL_TIM_MspPostInit+0x68>)
 8001cac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	60bb      	str	r3, [r7, #8]
 8001cb4:	68bb      	ldr	r3, [r7, #8]
    /**TIM16 GPIO Configuration
    PA6     ------> TIM16_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001cb6:	2340      	movs	r3, #64	@ 0x40
 8001cb8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cba:	2302      	movs	r3, #2
 8001cbc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8001cc6:	230e      	movs	r3, #14
 8001cc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cca:	f107 030c 	add.w	r3, r7, #12
 8001cce:	4619      	mov	r1, r3
 8001cd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cd4:	f000 fbea 	bl	80024ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8001cd8:	bf00      	nop
 8001cda:	3720      	adds	r7, #32
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	40014400 	.word	0x40014400
 8001ce4:	40021000 	.word	0x40021000

08001ce8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b0ac      	sub	sp, #176	@ 0xb0
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	605a      	str	r2, [r3, #4]
 8001cfa:	609a      	str	r2, [r3, #8]
 8001cfc:	60da      	str	r2, [r3, #12]
 8001cfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d00:	f107 0314 	add.w	r3, r7, #20
 8001d04:	2288      	movs	r2, #136	@ 0x88
 8001d06:	2100      	movs	r1, #0
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f005 fbec 	bl	80074e6 <memset>
  if(huart->Instance==USART2)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a25      	ldr	r2, [pc, #148]	@ (8001da8 <HAL_UART_MspInit+0xc0>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d143      	bne.n	8001da0 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001d18:	2302      	movs	r3, #2
 8001d1a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d20:	f107 0314 	add.w	r3, r7, #20
 8001d24:	4618      	mov	r0, r3
 8001d26:	f001 fbff 	bl	8003528 <HAL_RCCEx_PeriphCLKConfig>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d30:	f7ff fe12 	bl	8001958 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d34:	4b1d      	ldr	r3, [pc, #116]	@ (8001dac <HAL_UART_MspInit+0xc4>)
 8001d36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d38:	4a1c      	ldr	r2, [pc, #112]	@ (8001dac <HAL_UART_MspInit+0xc4>)
 8001d3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d40:	4b1a      	ldr	r3, [pc, #104]	@ (8001dac <HAL_UART_MspInit+0xc4>)
 8001d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d48:	613b      	str	r3, [r7, #16]
 8001d4a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d4c:	4b17      	ldr	r3, [pc, #92]	@ (8001dac <HAL_UART_MspInit+0xc4>)
 8001d4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d50:	4a16      	ldr	r2, [pc, #88]	@ (8001dac <HAL_UART_MspInit+0xc4>)
 8001d52:	f043 0301 	orr.w	r3, r3, #1
 8001d56:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d58:	4b14      	ldr	r3, [pc, #80]	@ (8001dac <HAL_UART_MspInit+0xc4>)
 8001d5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d5c:	f003 0301 	and.w	r3, r3, #1
 8001d60:	60fb      	str	r3, [r7, #12]
 8001d62:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d64:	230c      	movs	r3, #12
 8001d66:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d70:	2300      	movs	r3, #0
 8001d72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d76:	2303      	movs	r3, #3
 8001d78:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d7c:	2307      	movs	r3, #7
 8001d7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d82:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d86:	4619      	mov	r1, r3
 8001d88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d8c:	f000 fb8e 	bl	80024ac <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001d90:	2200      	movs	r2, #0
 8001d92:	2100      	movs	r1, #0
 8001d94:	2026      	movs	r0, #38	@ 0x26
 8001d96:	f000 fad4 	bl	8002342 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d9a:	2026      	movs	r0, #38	@ 0x26
 8001d9c:	f000 faed 	bl	800237a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001da0:	bf00      	nop
 8001da2:	37b0      	adds	r7, #176	@ 0xb0
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	40004400 	.word	0x40004400
 8001dac:	40021000 	.word	0x40021000

08001db0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001db4:	bf00      	nop
 8001db6:	e7fd      	b.n	8001db4 <NMI_Handler+0x4>

08001db8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dbc:	bf00      	nop
 8001dbe:	e7fd      	b.n	8001dbc <HardFault_Handler+0x4>

08001dc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dc4:	bf00      	nop
 8001dc6:	e7fd      	b.n	8001dc4 <MemManage_Handler+0x4>

08001dc8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dcc:	bf00      	nop
 8001dce:	e7fd      	b.n	8001dcc <BusFault_Handler+0x4>

08001dd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001dd4:	bf00      	nop
 8001dd6:	e7fd      	b.n	8001dd4 <UsageFault_Handler+0x4>

08001dd8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ddc:	bf00      	nop
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr

08001de6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001de6:	b480      	push	{r7}
 8001de8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dea:	bf00      	nop
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr

08001e02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e02:	b580      	push	{r7, lr}
 8001e04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e06:	f000 f9a1 	bl	800214c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e0a:	bf00      	nop
 8001e0c:	bd80      	pop	{r7, pc}
	...

08001e10 <USART2_IRQHandler>:
/******************************************************************************/

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void){
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001e14:	4802      	ldr	r0, [pc, #8]	@ (8001e20 <USART2_IRQHandler+0x10>)
 8001e16:	f003 fabb 	bl	8005390 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001e1a:	bf00      	nop
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	20000474 	.word	0x20000474

08001e24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  return 1;
 8001e28:	2301      	movs	r3, #1
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <_kill>:

int _kill(int pid, int sig)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e3e:	f005 fc01 	bl	8007644 <__errno>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2216      	movs	r2, #22
 8001e46:	601a      	str	r2, [r3, #0]
  return -1;
 8001e48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <_exit>:

void _exit (int status)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f7ff ffe7 	bl	8001e34 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e66:	bf00      	nop
 8001e68:	e7fd      	b.n	8001e66 <_exit+0x12>

08001e6a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b086      	sub	sp, #24
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	60f8      	str	r0, [r7, #12]
 8001e72:	60b9      	str	r1, [r7, #8]
 8001e74:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e76:	2300      	movs	r3, #0
 8001e78:	617b      	str	r3, [r7, #20]
 8001e7a:	e00a      	b.n	8001e92 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e7c:	f3af 8000 	nop.w
 8001e80:	4601      	mov	r1, r0
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	1c5a      	adds	r2, r3, #1
 8001e86:	60ba      	str	r2, [r7, #8]
 8001e88:	b2ca      	uxtb	r2, r1
 8001e8a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	3301      	adds	r3, #1
 8001e90:	617b      	str	r3, [r7, #20]
 8001e92:	697a      	ldr	r2, [r7, #20]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	dbf0      	blt.n	8001e7c <_read+0x12>
  }

  return len;
 8001e9a:	687b      	ldr	r3, [r7, #4]
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3718      	adds	r7, #24
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	617b      	str	r3, [r7, #20]
 8001eb4:	e009      	b.n	8001eca <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	1c5a      	adds	r2, r3, #1
 8001eba:	60ba      	str	r2, [r7, #8]
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	617b      	str	r3, [r7, #20]
 8001eca:	697a      	ldr	r2, [r7, #20]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	dbf1      	blt.n	8001eb6 <_write+0x12>
  }
  return len;
 8001ed2:	687b      	ldr	r3, [r7, #4]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3718      	adds	r7, #24
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <_close>:

int _close(int file)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ee4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f04:	605a      	str	r2, [r3, #4]
  return 0;
 8001f06:	2300      	movs	r3, #0
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <_isatty>:

int _isatty(int file)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f1c:	2301      	movs	r3, #1
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr

08001f2a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	b085      	sub	sp, #20
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	60f8      	str	r0, [r7, #12]
 8001f32:	60b9      	str	r1, [r7, #8]
 8001f34:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f36:	2300      	movs	r3, #0
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3714      	adds	r7, #20
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr

08001f44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b086      	sub	sp, #24
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f4c:	4a14      	ldr	r2, [pc, #80]	@ (8001fa0 <_sbrk+0x5c>)
 8001f4e:	4b15      	ldr	r3, [pc, #84]	@ (8001fa4 <_sbrk+0x60>)
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f58:	4b13      	ldr	r3, [pc, #76]	@ (8001fa8 <_sbrk+0x64>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d102      	bne.n	8001f66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f60:	4b11      	ldr	r3, [pc, #68]	@ (8001fa8 <_sbrk+0x64>)
 8001f62:	4a12      	ldr	r2, [pc, #72]	@ (8001fac <_sbrk+0x68>)
 8001f64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f66:	4b10      	ldr	r3, [pc, #64]	@ (8001fa8 <_sbrk+0x64>)
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4413      	add	r3, r2
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d207      	bcs.n	8001f84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f74:	f005 fb66 	bl	8007644 <__errno>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	220c      	movs	r2, #12
 8001f7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f82:	e009      	b.n	8001f98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f84:	4b08      	ldr	r3, [pc, #32]	@ (8001fa8 <_sbrk+0x64>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f8a:	4b07      	ldr	r3, [pc, #28]	@ (8001fa8 <_sbrk+0x64>)
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4413      	add	r3, r2
 8001f92:	4a05      	ldr	r2, [pc, #20]	@ (8001fa8 <_sbrk+0x64>)
 8001f94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f96:	68fb      	ldr	r3, [r7, #12]
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3718      	adds	r7, #24
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	20018000 	.word	0x20018000
 8001fa4:	00000400 	.word	0x00000400
 8001fa8:	20000550 	.word	0x20000550
 8001fac:	200006a8 	.word	0x200006a8

08001fb0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001fb4:	4b06      	ldr	r3, [pc, #24]	@ (8001fd0 <SystemInit+0x20>)
 8001fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fba:	4a05      	ldr	r2, [pc, #20]	@ (8001fd0 <SystemInit+0x20>)
 8001fbc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fc0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001fc4:	bf00      	nop
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	e000ed00 	.word	0xe000ed00

08001fd4 <delayMicroseconds>:
#include "stm32l4xx.h"

void delayMicroseconds(int delay){
 8001fd4:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8001fd8:	b085      	sub	sp, #20
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
	int startingValue = TIM5->CNT;
 8001fde:	4917      	ldr	r1, [pc, #92]	@ (800203c <delayMicroseconds+0x68>)
 8001fe0:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 8001fe2:	60f9      	str	r1, [r7, #12]

	// Handling the timer overflow
	if (startingValue >= 4294967295-delay-1){
 8001fe4:	68f9      	ldr	r1, [r7, #12]
 8001fe6:	17c8      	asrs	r0, r1, #31
 8001fe8:	460c      	mov	r4, r1
 8001fea:	4605      	mov	r5, r0
 8001fec:	6879      	ldr	r1, [r7, #4]
 8001fee:	17c8      	asrs	r0, r1, #31
 8001ff0:	4688      	mov	r8, r1
 8001ff2:	4681      	mov	r9, r0
 8001ff4:	f06f 0001 	mvn.w	r0, #1
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	ebb0 0208 	subs.w	r2, r0, r8
 8001ffe:	eb61 0309 	sbc.w	r3, r1, r9
 8002002:	4294      	cmp	r4, r2
 8002004:	eb75 0303 	sbcs.w	r3, r5, r3
 8002008:	db04      	blt.n	8002014 <delayMicroseconds+0x40>
		TIM5->CNT = 0;
 800200a:	4b0c      	ldr	r3, [pc, #48]	@ (800203c <delayMicroseconds+0x68>)
 800200c:	2200      	movs	r2, #0
 800200e:	625a      	str	r2, [r3, #36]	@ 0x24
		startingValue = 0;
 8002010:	2300      	movs	r3, #0
 8002012:	60fb      	str	r3, [r7, #12]
	}

	int readValue = startingValue;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	60bb      	str	r3, [r7, #8]
	while(readValue-startingValue<delay){
 8002018:	e002      	b.n	8002020 <delayMicroseconds+0x4c>
		readValue =TIM5->CNT;
 800201a:	4b08      	ldr	r3, [pc, #32]	@ (800203c <delayMicroseconds+0x68>)
 800201c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800201e:	60bb      	str	r3, [r7, #8]
	while(readValue-startingValue<delay){
 8002020:	68ba      	ldr	r2, [r7, #8]
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	429a      	cmp	r2, r3
 800202a:	dcf6      	bgt.n	800201a <delayMicroseconds+0x46>
	}
}
 800202c:	bf00      	nop
 800202e:	bf00      	nop
 8002030:	3714      	adds	r7, #20
 8002032:	46bd      	mov	sp, r7
 8002034:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	40000c00 	.word	0x40000c00

08002040 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002040:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002078 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002044:	f7ff ffb4 	bl	8001fb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002048:	480c      	ldr	r0, [pc, #48]	@ (800207c <LoopForever+0x6>)
  ldr r1, =_edata
 800204a:	490d      	ldr	r1, [pc, #52]	@ (8002080 <LoopForever+0xa>)
  ldr r2, =_sidata
 800204c:	4a0d      	ldr	r2, [pc, #52]	@ (8002084 <LoopForever+0xe>)
  movs r3, #0
 800204e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002050:	e002      	b.n	8002058 <LoopCopyDataInit>

08002052 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002052:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002054:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002056:	3304      	adds	r3, #4

08002058 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002058:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800205a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800205c:	d3f9      	bcc.n	8002052 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800205e:	4a0a      	ldr	r2, [pc, #40]	@ (8002088 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002060:	4c0a      	ldr	r4, [pc, #40]	@ (800208c <LoopForever+0x16>)
  movs r3, #0
 8002062:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002064:	e001      	b.n	800206a <LoopFillZerobss>

08002066 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002066:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002068:	3204      	adds	r2, #4

0800206a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800206a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800206c:	d3fb      	bcc.n	8002066 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800206e:	f005 faef 	bl	8007650 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002072:	f7ff f9d5 	bl	8001420 <main>

08002076 <LoopForever>:

LoopForever:
    b LoopForever
 8002076:	e7fe      	b.n	8002076 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002078:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800207c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002080:	20000320 	.word	0x20000320
  ldr r2, =_sidata
 8002084:	080098b4 	.word	0x080098b4
  ldr r2, =_sbss
 8002088:	20000320 	.word	0x20000320
  ldr r4, =_ebss
 800208c:	200006a4 	.word	0x200006a4

08002090 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002090:	e7fe      	b.n	8002090 <ADC1_2_IRQHandler>
	...

08002094 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800209a:	2300      	movs	r3, #0
 800209c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800209e:	4b0c      	ldr	r3, [pc, #48]	@ (80020d0 <HAL_Init+0x3c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a0b      	ldr	r2, [pc, #44]	@ (80020d0 <HAL_Init+0x3c>)
 80020a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020a8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020aa:	2003      	movs	r0, #3
 80020ac:	f000 f93e 	bl	800232c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80020b0:	2000      	movs	r0, #0
 80020b2:	f000 f80f 	bl	80020d4 <HAL_InitTick>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d002      	beq.n	80020c2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	71fb      	strb	r3, [r7, #7]
 80020c0:	e001      	b.n	80020c6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80020c2:	f7ff fd5d 	bl	8001b80 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80020c6:	79fb      	ldrb	r3, [r7, #7]
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3708      	adds	r7, #8
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	40022000 	.word	0x40022000

080020d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80020dc:	2300      	movs	r3, #0
 80020de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80020e0:	4b17      	ldr	r3, [pc, #92]	@ (8002140 <HAL_InitTick+0x6c>)
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d023      	beq.n	8002130 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80020e8:	4b16      	ldr	r3, [pc, #88]	@ (8002144 <HAL_InitTick+0x70>)
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	4b14      	ldr	r3, [pc, #80]	@ (8002140 <HAL_InitTick+0x6c>)
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	4619      	mov	r1, r3
 80020f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80020fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80020fe:	4618      	mov	r0, r3
 8002100:	f000 f949 	bl	8002396 <HAL_SYSTICK_Config>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d10f      	bne.n	800212a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2b0f      	cmp	r3, #15
 800210e:	d809      	bhi.n	8002124 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002110:	2200      	movs	r2, #0
 8002112:	6879      	ldr	r1, [r7, #4]
 8002114:	f04f 30ff 	mov.w	r0, #4294967295
 8002118:	f000 f913 	bl	8002342 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800211c:	4a0a      	ldr	r2, [pc, #40]	@ (8002148 <HAL_InitTick+0x74>)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6013      	str	r3, [r2, #0]
 8002122:	e007      	b.n	8002134 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	73fb      	strb	r3, [r7, #15]
 8002128:	e004      	b.n	8002134 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	73fb      	strb	r3, [r7, #15]
 800212e:	e001      	b.n	8002134 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002134:	7bfb      	ldrb	r3, [r7, #15]
}
 8002136:	4618      	mov	r0, r3
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	20000154 	.word	0x20000154
 8002144:	2000014c 	.word	0x2000014c
 8002148:	20000150 	.word	0x20000150

0800214c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002150:	4b06      	ldr	r3, [pc, #24]	@ (800216c <HAL_IncTick+0x20>)
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	461a      	mov	r2, r3
 8002156:	4b06      	ldr	r3, [pc, #24]	@ (8002170 <HAL_IncTick+0x24>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4413      	add	r3, r2
 800215c:	4a04      	ldr	r2, [pc, #16]	@ (8002170 <HAL_IncTick+0x24>)
 800215e:	6013      	str	r3, [r2, #0]
}
 8002160:	bf00      	nop
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	20000154 	.word	0x20000154
 8002170:	20000554 	.word	0x20000554

08002174 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  return uwTick;
 8002178:	4b03      	ldr	r3, [pc, #12]	@ (8002188 <HAL_GetTick+0x14>)
 800217a:	681b      	ldr	r3, [r3, #0]
}
 800217c:	4618      	mov	r0, r3
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	20000554 	.word	0x20000554

0800218c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f003 0307 	and.w	r3, r3, #7
 800219a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800219c:	4b0c      	ldr	r3, [pc, #48]	@ (80021d0 <__NVIC_SetPriorityGrouping+0x44>)
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021a2:	68ba      	ldr	r2, [r7, #8]
 80021a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80021a8:	4013      	ands	r3, r2
 80021aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021be:	4a04      	ldr	r2, [pc, #16]	@ (80021d0 <__NVIC_SetPriorityGrouping+0x44>)
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	60d3      	str	r3, [r2, #12]
}
 80021c4:	bf00      	nop
 80021c6:	3714      	adds	r7, #20
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr
 80021d0:	e000ed00 	.word	0xe000ed00

080021d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021d8:	4b04      	ldr	r3, [pc, #16]	@ (80021ec <__NVIC_GetPriorityGrouping+0x18>)
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	0a1b      	lsrs	r3, r3, #8
 80021de:	f003 0307 	and.w	r3, r3, #7
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr
 80021ec:	e000ed00 	.word	0xe000ed00

080021f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	4603      	mov	r3, r0
 80021f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	db0b      	blt.n	800221a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002202:	79fb      	ldrb	r3, [r7, #7]
 8002204:	f003 021f 	and.w	r2, r3, #31
 8002208:	4907      	ldr	r1, [pc, #28]	@ (8002228 <__NVIC_EnableIRQ+0x38>)
 800220a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800220e:	095b      	lsrs	r3, r3, #5
 8002210:	2001      	movs	r0, #1
 8002212:	fa00 f202 	lsl.w	r2, r0, r2
 8002216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	e000e100 	.word	0xe000e100

0800222c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	4603      	mov	r3, r0
 8002234:	6039      	str	r1, [r7, #0]
 8002236:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223c:	2b00      	cmp	r3, #0
 800223e:	db0a      	blt.n	8002256 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	b2da      	uxtb	r2, r3
 8002244:	490c      	ldr	r1, [pc, #48]	@ (8002278 <__NVIC_SetPriority+0x4c>)
 8002246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224a:	0112      	lsls	r2, r2, #4
 800224c:	b2d2      	uxtb	r2, r2
 800224e:	440b      	add	r3, r1
 8002250:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002254:	e00a      	b.n	800226c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	b2da      	uxtb	r2, r3
 800225a:	4908      	ldr	r1, [pc, #32]	@ (800227c <__NVIC_SetPriority+0x50>)
 800225c:	79fb      	ldrb	r3, [r7, #7]
 800225e:	f003 030f 	and.w	r3, r3, #15
 8002262:	3b04      	subs	r3, #4
 8002264:	0112      	lsls	r2, r2, #4
 8002266:	b2d2      	uxtb	r2, r2
 8002268:	440b      	add	r3, r1
 800226a:	761a      	strb	r2, [r3, #24]
}
 800226c:	bf00      	nop
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr
 8002278:	e000e100 	.word	0xe000e100
 800227c:	e000ed00 	.word	0xe000ed00

08002280 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002280:	b480      	push	{r7}
 8002282:	b089      	sub	sp, #36	@ 0x24
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	f003 0307 	and.w	r3, r3, #7
 8002292:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	f1c3 0307 	rsb	r3, r3, #7
 800229a:	2b04      	cmp	r3, #4
 800229c:	bf28      	it	cs
 800229e:	2304      	movcs	r3, #4
 80022a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	3304      	adds	r3, #4
 80022a6:	2b06      	cmp	r3, #6
 80022a8:	d902      	bls.n	80022b0 <NVIC_EncodePriority+0x30>
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	3b03      	subs	r3, #3
 80022ae:	e000      	b.n	80022b2 <NVIC_EncodePriority+0x32>
 80022b0:	2300      	movs	r3, #0
 80022b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022b4:	f04f 32ff 	mov.w	r2, #4294967295
 80022b8:	69bb      	ldr	r3, [r7, #24]
 80022ba:	fa02 f303 	lsl.w	r3, r2, r3
 80022be:	43da      	mvns	r2, r3
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	401a      	ands	r2, r3
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022c8:	f04f 31ff 	mov.w	r1, #4294967295
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	fa01 f303 	lsl.w	r3, r1, r3
 80022d2:	43d9      	mvns	r1, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022d8:	4313      	orrs	r3, r2
         );
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3724      	adds	r7, #36	@ 0x24
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
	...

080022e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	3b01      	subs	r3, #1
 80022f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022f8:	d301      	bcc.n	80022fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022fa:	2301      	movs	r3, #1
 80022fc:	e00f      	b.n	800231e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002328 <SysTick_Config+0x40>)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	3b01      	subs	r3, #1
 8002304:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002306:	210f      	movs	r1, #15
 8002308:	f04f 30ff 	mov.w	r0, #4294967295
 800230c:	f7ff ff8e 	bl	800222c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002310:	4b05      	ldr	r3, [pc, #20]	@ (8002328 <SysTick_Config+0x40>)
 8002312:	2200      	movs	r2, #0
 8002314:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002316:	4b04      	ldr	r3, [pc, #16]	@ (8002328 <SysTick_Config+0x40>)
 8002318:	2207      	movs	r2, #7
 800231a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	e000e010 	.word	0xe000e010

0800232c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f7ff ff29 	bl	800218c <__NVIC_SetPriorityGrouping>
}
 800233a:	bf00      	nop
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}

08002342 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002342:	b580      	push	{r7, lr}
 8002344:	b086      	sub	sp, #24
 8002346:	af00      	add	r7, sp, #0
 8002348:	4603      	mov	r3, r0
 800234a:	60b9      	str	r1, [r7, #8]
 800234c:	607a      	str	r2, [r7, #4]
 800234e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002350:	2300      	movs	r3, #0
 8002352:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002354:	f7ff ff3e 	bl	80021d4 <__NVIC_GetPriorityGrouping>
 8002358:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	68b9      	ldr	r1, [r7, #8]
 800235e:	6978      	ldr	r0, [r7, #20]
 8002360:	f7ff ff8e 	bl	8002280 <NVIC_EncodePriority>
 8002364:	4602      	mov	r2, r0
 8002366:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800236a:	4611      	mov	r1, r2
 800236c:	4618      	mov	r0, r3
 800236e:	f7ff ff5d 	bl	800222c <__NVIC_SetPriority>
}
 8002372:	bf00      	nop
 8002374:	3718      	adds	r7, #24
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800237a:	b580      	push	{r7, lr}
 800237c:	b082      	sub	sp, #8
 800237e:	af00      	add	r7, sp, #0
 8002380:	4603      	mov	r3, r0
 8002382:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002388:	4618      	mov	r0, r3
 800238a:	f7ff ff31 	bl	80021f0 <__NVIC_EnableIRQ>
}
 800238e:	bf00      	nop
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002396:	b580      	push	{r7, lr}
 8002398:	b082      	sub	sp, #8
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f7ff ffa2 	bl	80022e8 <SysTick_Config>
 80023a4:	4603      	mov	r3, r0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}

080023ae <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023ae:	b480      	push	{r7}
 80023b0:	b085      	sub	sp, #20
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023b6:	2300      	movs	r3, #0
 80023b8:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d008      	beq.n	80023d8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2204      	movs	r2, #4
 80023ca:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e022      	b.n	800241e <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f022 020e 	bic.w	r2, r2, #14
 80023e6:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f022 0201 	bic.w	r2, r2, #1
 80023f6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fc:	f003 021c 	and.w	r2, r3, #28
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002404:	2101      	movs	r1, #1
 8002406:	fa01 f202 	lsl.w	r2, r1, r2
 800240a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800241c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800241e:	4618      	mov	r0, r3
 8002420:	3714      	adds	r7, #20
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr

0800242a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b084      	sub	sp, #16
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002432:	2300      	movs	r3, #0
 8002434:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800243c:	b2db      	uxtb	r3, r3
 800243e:	2b02      	cmp	r3, #2
 8002440:	d005      	beq.n	800244e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2204      	movs	r2, #4
 8002446:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	73fb      	strb	r3, [r7, #15]
 800244c:	e029      	b.n	80024a2 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f022 020e 	bic.w	r2, r2, #14
 800245c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f022 0201 	bic.w	r2, r2, #1
 800246c:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002472:	f003 021c 	and.w	r2, r3, #28
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247a:	2101      	movs	r1, #1
 800247c:	fa01 f202 	lsl.w	r2, r1, r2
 8002480:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2201      	movs	r2, #1
 8002486:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2200      	movs	r2, #0
 800248e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002496:	2b00      	cmp	r3, #0
 8002498:	d003      	beq.n	80024a2 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	4798      	blx	r3
    }
  }
  return status;
 80024a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3710      	adds	r7, #16
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}

080024ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b087      	sub	sp, #28
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024b6:	2300      	movs	r3, #0
 80024b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024ba:	e17f      	b.n	80027bc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	2101      	movs	r1, #1
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	fa01 f303 	lsl.w	r3, r1, r3
 80024c8:	4013      	ands	r3, r2
 80024ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	f000 8171 	beq.w	80027b6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f003 0303 	and.w	r3, r3, #3
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d005      	beq.n	80024ec <HAL_GPIO_Init+0x40>
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f003 0303 	and.w	r3, r3, #3
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d130      	bne.n	800254e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	2203      	movs	r2, #3
 80024f8:	fa02 f303 	lsl.w	r3, r2, r3
 80024fc:	43db      	mvns	r3, r3
 80024fe:	693a      	ldr	r2, [r7, #16]
 8002500:	4013      	ands	r3, r2
 8002502:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	68da      	ldr	r2, [r3, #12]
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	005b      	lsls	r3, r3, #1
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	4313      	orrs	r3, r2
 8002514:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	693a      	ldr	r2, [r7, #16]
 800251a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002522:	2201      	movs	r2, #1
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	fa02 f303 	lsl.w	r3, r2, r3
 800252a:	43db      	mvns	r3, r3
 800252c:	693a      	ldr	r2, [r7, #16]
 800252e:	4013      	ands	r3, r2
 8002530:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	091b      	lsrs	r3, r3, #4
 8002538:	f003 0201 	and.w	r2, r3, #1
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	4313      	orrs	r3, r2
 8002546:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f003 0303 	and.w	r3, r3, #3
 8002556:	2b03      	cmp	r3, #3
 8002558:	d118      	bne.n	800258c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800255e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002560:	2201      	movs	r2, #1
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	fa02 f303 	lsl.w	r3, r2, r3
 8002568:	43db      	mvns	r3, r3
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	4013      	ands	r3, r2
 800256e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	08db      	lsrs	r3, r3, #3
 8002576:	f003 0201 	and.w	r2, r3, #1
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	fa02 f303 	lsl.w	r3, r2, r3
 8002580:	693a      	ldr	r2, [r7, #16]
 8002582:	4313      	orrs	r3, r2
 8002584:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	693a      	ldr	r2, [r7, #16]
 800258a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f003 0303 	and.w	r3, r3, #3
 8002594:	2b03      	cmp	r3, #3
 8002596:	d017      	beq.n	80025c8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	2203      	movs	r2, #3
 80025a4:	fa02 f303 	lsl.w	r3, r2, r3
 80025a8:	43db      	mvns	r3, r3
 80025aa:	693a      	ldr	r2, [r7, #16]
 80025ac:	4013      	ands	r3, r2
 80025ae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	689a      	ldr	r2, [r3, #8]
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	fa02 f303 	lsl.w	r3, r2, r3
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	4313      	orrs	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	693a      	ldr	r2, [r7, #16]
 80025c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f003 0303 	and.w	r3, r3, #3
 80025d0:	2b02      	cmp	r3, #2
 80025d2:	d123      	bne.n	800261c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	08da      	lsrs	r2, r3, #3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	3208      	adds	r2, #8
 80025dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	f003 0307 	and.w	r3, r3, #7
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	220f      	movs	r2, #15
 80025ec:	fa02 f303 	lsl.w	r3, r2, r3
 80025f0:	43db      	mvns	r3, r3
 80025f2:	693a      	ldr	r2, [r7, #16]
 80025f4:	4013      	ands	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	691a      	ldr	r2, [r3, #16]
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	f003 0307 	and.w	r3, r3, #7
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	fa02 f303 	lsl.w	r3, r2, r3
 8002608:	693a      	ldr	r2, [r7, #16]
 800260a:	4313      	orrs	r3, r2
 800260c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	08da      	lsrs	r2, r3, #3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	3208      	adds	r2, #8
 8002616:	6939      	ldr	r1, [r7, #16]
 8002618:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	2203      	movs	r2, #3
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	43db      	mvns	r3, r3
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	4013      	ands	r3, r2
 8002632:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f003 0203 	and.w	r2, r3, #3
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	693a      	ldr	r2, [r7, #16]
 8002646:	4313      	orrs	r3, r2
 8002648:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	693a      	ldr	r2, [r7, #16]
 800264e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002658:	2b00      	cmp	r3, #0
 800265a:	f000 80ac 	beq.w	80027b6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800265e:	4b5f      	ldr	r3, [pc, #380]	@ (80027dc <HAL_GPIO_Init+0x330>)
 8002660:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002662:	4a5e      	ldr	r2, [pc, #376]	@ (80027dc <HAL_GPIO_Init+0x330>)
 8002664:	f043 0301 	orr.w	r3, r3, #1
 8002668:	6613      	str	r3, [r2, #96]	@ 0x60
 800266a:	4b5c      	ldr	r3, [pc, #368]	@ (80027dc <HAL_GPIO_Init+0x330>)
 800266c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	60bb      	str	r3, [r7, #8]
 8002674:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002676:	4a5a      	ldr	r2, [pc, #360]	@ (80027e0 <HAL_GPIO_Init+0x334>)
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	089b      	lsrs	r3, r3, #2
 800267c:	3302      	adds	r3, #2
 800267e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002682:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	f003 0303 	and.w	r3, r3, #3
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	220f      	movs	r2, #15
 800268e:	fa02 f303 	lsl.w	r3, r2, r3
 8002692:	43db      	mvns	r3, r3
 8002694:	693a      	ldr	r2, [r7, #16]
 8002696:	4013      	ands	r3, r2
 8002698:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80026a0:	d025      	beq.n	80026ee <HAL_GPIO_Init+0x242>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a4f      	ldr	r2, [pc, #316]	@ (80027e4 <HAL_GPIO_Init+0x338>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d01f      	beq.n	80026ea <HAL_GPIO_Init+0x23e>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	4a4e      	ldr	r2, [pc, #312]	@ (80027e8 <HAL_GPIO_Init+0x33c>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d019      	beq.n	80026e6 <HAL_GPIO_Init+0x23a>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a4d      	ldr	r2, [pc, #308]	@ (80027ec <HAL_GPIO_Init+0x340>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d013      	beq.n	80026e2 <HAL_GPIO_Init+0x236>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a4c      	ldr	r2, [pc, #304]	@ (80027f0 <HAL_GPIO_Init+0x344>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d00d      	beq.n	80026de <HAL_GPIO_Init+0x232>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a4b      	ldr	r2, [pc, #300]	@ (80027f4 <HAL_GPIO_Init+0x348>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d007      	beq.n	80026da <HAL_GPIO_Init+0x22e>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a4a      	ldr	r2, [pc, #296]	@ (80027f8 <HAL_GPIO_Init+0x34c>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d101      	bne.n	80026d6 <HAL_GPIO_Init+0x22a>
 80026d2:	2306      	movs	r3, #6
 80026d4:	e00c      	b.n	80026f0 <HAL_GPIO_Init+0x244>
 80026d6:	2307      	movs	r3, #7
 80026d8:	e00a      	b.n	80026f0 <HAL_GPIO_Init+0x244>
 80026da:	2305      	movs	r3, #5
 80026dc:	e008      	b.n	80026f0 <HAL_GPIO_Init+0x244>
 80026de:	2304      	movs	r3, #4
 80026e0:	e006      	b.n	80026f0 <HAL_GPIO_Init+0x244>
 80026e2:	2303      	movs	r3, #3
 80026e4:	e004      	b.n	80026f0 <HAL_GPIO_Init+0x244>
 80026e6:	2302      	movs	r3, #2
 80026e8:	e002      	b.n	80026f0 <HAL_GPIO_Init+0x244>
 80026ea:	2301      	movs	r3, #1
 80026ec:	e000      	b.n	80026f0 <HAL_GPIO_Init+0x244>
 80026ee:	2300      	movs	r3, #0
 80026f0:	697a      	ldr	r2, [r7, #20]
 80026f2:	f002 0203 	and.w	r2, r2, #3
 80026f6:	0092      	lsls	r2, r2, #2
 80026f8:	4093      	lsls	r3, r2
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002700:	4937      	ldr	r1, [pc, #220]	@ (80027e0 <HAL_GPIO_Init+0x334>)
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	089b      	lsrs	r3, r3, #2
 8002706:	3302      	adds	r3, #2
 8002708:	693a      	ldr	r2, [r7, #16]
 800270a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800270e:	4b3b      	ldr	r3, [pc, #236]	@ (80027fc <HAL_GPIO_Init+0x350>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	43db      	mvns	r3, r3
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	4013      	ands	r3, r2
 800271c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d003      	beq.n	8002732 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	4313      	orrs	r3, r2
 8002730:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002732:	4a32      	ldr	r2, [pc, #200]	@ (80027fc <HAL_GPIO_Init+0x350>)
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002738:	4b30      	ldr	r3, [pc, #192]	@ (80027fc <HAL_GPIO_Init+0x350>)
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	43db      	mvns	r3, r3
 8002742:	693a      	ldr	r2, [r7, #16]
 8002744:	4013      	ands	r3, r2
 8002746:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002750:	2b00      	cmp	r3, #0
 8002752:	d003      	beq.n	800275c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002754:	693a      	ldr	r2, [r7, #16]
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	4313      	orrs	r3, r2
 800275a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800275c:	4a27      	ldr	r2, [pc, #156]	@ (80027fc <HAL_GPIO_Init+0x350>)
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002762:	4b26      	ldr	r3, [pc, #152]	@ (80027fc <HAL_GPIO_Init+0x350>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	43db      	mvns	r3, r3
 800276c:	693a      	ldr	r2, [r7, #16]
 800276e:	4013      	ands	r3, r2
 8002770:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d003      	beq.n	8002786 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800277e:	693a      	ldr	r2, [r7, #16]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	4313      	orrs	r3, r2
 8002784:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002786:	4a1d      	ldr	r2, [pc, #116]	@ (80027fc <HAL_GPIO_Init+0x350>)
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800278c:	4b1b      	ldr	r3, [pc, #108]	@ (80027fc <HAL_GPIO_Init+0x350>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	43db      	mvns	r3, r3
 8002796:	693a      	ldr	r2, [r7, #16]
 8002798:	4013      	ands	r3, r2
 800279a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d003      	beq.n	80027b0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80027a8:	693a      	ldr	r2, [r7, #16]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80027b0:	4a12      	ldr	r2, [pc, #72]	@ (80027fc <HAL_GPIO_Init+0x350>)
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	3301      	adds	r3, #1
 80027ba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	fa22 f303 	lsr.w	r3, r2, r3
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	f47f ae78 	bne.w	80024bc <HAL_GPIO_Init+0x10>
  }
}
 80027cc:	bf00      	nop
 80027ce:	bf00      	nop
 80027d0:	371c      	adds	r7, #28
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	40021000 	.word	0x40021000
 80027e0:	40010000 	.word	0x40010000
 80027e4:	48000400 	.word	0x48000400
 80027e8:	48000800 	.word	0x48000800
 80027ec:	48000c00 	.word	0x48000c00
 80027f0:	48001000 	.word	0x48001000
 80027f4:	48001400 	.word	0x48001400
 80027f8:	48001800 	.word	0x48001800
 80027fc:	40010400 	.word	0x40010400

08002800 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002800:	b480      	push	{r7}
 8002802:	b085      	sub	sp, #20
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	460b      	mov	r3, r1
 800280a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	691a      	ldr	r2, [r3, #16]
 8002810:	887b      	ldrh	r3, [r7, #2]
 8002812:	4013      	ands	r3, r2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d002      	beq.n	800281e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002818:	2301      	movs	r3, #1
 800281a:	73fb      	strb	r3, [r7, #15]
 800281c:	e001      	b.n	8002822 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800281e:	2300      	movs	r3, #0
 8002820:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002822:	7bfb      	ldrb	r3, [r7, #15]
}
 8002824:	4618      	mov	r0, r3
 8002826:	3714      	adds	r7, #20
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr

08002830 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	460b      	mov	r3, r1
 800283a:	807b      	strh	r3, [r7, #2]
 800283c:	4613      	mov	r3, r2
 800283e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002840:	787b      	ldrb	r3, [r7, #1]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d003      	beq.n	800284e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002846:	887a      	ldrh	r2, [r7, #2]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800284c:	e002      	b.n	8002854 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800284e:	887a      	ldrh	r2, [r7, #2]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002854:	bf00      	nop
 8002856:	370c      	adds	r7, #12
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002864:	4b04      	ldr	r3, [pc, #16]	@ (8002878 <HAL_PWREx_GetVoltageRange+0x18>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800286c:	4618      	mov	r0, r3
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	40007000 	.word	0x40007000

0800287c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800288a:	d130      	bne.n	80028ee <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800288c:	4b23      	ldr	r3, [pc, #140]	@ (800291c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002894:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002898:	d038      	beq.n	800290c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800289a:	4b20      	ldr	r3, [pc, #128]	@ (800291c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80028a2:	4a1e      	ldr	r2, [pc, #120]	@ (800291c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028a4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028a8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80028aa:	4b1d      	ldr	r3, [pc, #116]	@ (8002920 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2232      	movs	r2, #50	@ 0x32
 80028b0:	fb02 f303 	mul.w	r3, r2, r3
 80028b4:	4a1b      	ldr	r2, [pc, #108]	@ (8002924 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80028b6:	fba2 2303 	umull	r2, r3, r2, r3
 80028ba:	0c9b      	lsrs	r3, r3, #18
 80028bc:	3301      	adds	r3, #1
 80028be:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028c0:	e002      	b.n	80028c8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	3b01      	subs	r3, #1
 80028c6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028c8:	4b14      	ldr	r3, [pc, #80]	@ (800291c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028ca:	695b      	ldr	r3, [r3, #20]
 80028cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028d4:	d102      	bne.n	80028dc <HAL_PWREx_ControlVoltageScaling+0x60>
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d1f2      	bne.n	80028c2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028dc:	4b0f      	ldr	r3, [pc, #60]	@ (800291c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028de:	695b      	ldr	r3, [r3, #20]
 80028e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028e8:	d110      	bne.n	800290c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e00f      	b.n	800290e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80028ee:	4b0b      	ldr	r3, [pc, #44]	@ (800291c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80028f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028fa:	d007      	beq.n	800290c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80028fc:	4b07      	ldr	r3, [pc, #28]	@ (800291c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002904:	4a05      	ldr	r2, [pc, #20]	@ (800291c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002906:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800290a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	3714      	adds	r7, #20
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	40007000 	.word	0x40007000
 8002920:	2000014c 	.word	0x2000014c
 8002924:	431bde83 	.word	0x431bde83

08002928 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b088      	sub	sp, #32
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d101      	bne.n	800293a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e3ca      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800293a:	4b97      	ldr	r3, [pc, #604]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	f003 030c 	and.w	r3, r3, #12
 8002942:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002944:	4b94      	ldr	r3, [pc, #592]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	f003 0303 	and.w	r3, r3, #3
 800294c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0310 	and.w	r3, r3, #16
 8002956:	2b00      	cmp	r3, #0
 8002958:	f000 80e4 	beq.w	8002b24 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800295c:	69bb      	ldr	r3, [r7, #24]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d007      	beq.n	8002972 <HAL_RCC_OscConfig+0x4a>
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	2b0c      	cmp	r3, #12
 8002966:	f040 808b 	bne.w	8002a80 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	2b01      	cmp	r3, #1
 800296e:	f040 8087 	bne.w	8002a80 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002972:	4b89      	ldr	r3, [pc, #548]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	2b00      	cmp	r3, #0
 800297c:	d005      	beq.n	800298a <HAL_RCC_OscConfig+0x62>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	699b      	ldr	r3, [r3, #24]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d101      	bne.n	800298a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	e3a2      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6a1a      	ldr	r2, [r3, #32]
 800298e:	4b82      	ldr	r3, [pc, #520]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0308 	and.w	r3, r3, #8
 8002996:	2b00      	cmp	r3, #0
 8002998:	d004      	beq.n	80029a4 <HAL_RCC_OscConfig+0x7c>
 800299a:	4b7f      	ldr	r3, [pc, #508]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029a2:	e005      	b.n	80029b0 <HAL_RCC_OscConfig+0x88>
 80029a4:	4b7c      	ldr	r3, [pc, #496]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 80029a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029aa:	091b      	lsrs	r3, r3, #4
 80029ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d223      	bcs.n	80029fc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a1b      	ldr	r3, [r3, #32]
 80029b8:	4618      	mov	r0, r3
 80029ba:	f000 fd55 	bl	8003468 <RCC_SetFlashLatencyFromMSIRange>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d001      	beq.n	80029c8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e383      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029c8:	4b73      	ldr	r3, [pc, #460]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a72      	ldr	r2, [pc, #456]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 80029ce:	f043 0308 	orr.w	r3, r3, #8
 80029d2:	6013      	str	r3, [r2, #0]
 80029d4:	4b70      	ldr	r3, [pc, #448]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6a1b      	ldr	r3, [r3, #32]
 80029e0:	496d      	ldr	r1, [pc, #436]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 80029e2:	4313      	orrs	r3, r2
 80029e4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029e6:	4b6c      	ldr	r3, [pc, #432]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	69db      	ldr	r3, [r3, #28]
 80029f2:	021b      	lsls	r3, r3, #8
 80029f4:	4968      	ldr	r1, [pc, #416]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 80029f6:	4313      	orrs	r3, r2
 80029f8:	604b      	str	r3, [r1, #4]
 80029fa:	e025      	b.n	8002a48 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029fc:	4b66      	ldr	r3, [pc, #408]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a65      	ldr	r2, [pc, #404]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002a02:	f043 0308 	orr.w	r3, r3, #8
 8002a06:	6013      	str	r3, [r2, #0]
 8002a08:	4b63      	ldr	r3, [pc, #396]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6a1b      	ldr	r3, [r3, #32]
 8002a14:	4960      	ldr	r1, [pc, #384]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002a16:	4313      	orrs	r3, r2
 8002a18:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a1a:	4b5f      	ldr	r3, [pc, #380]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	69db      	ldr	r3, [r3, #28]
 8002a26:	021b      	lsls	r3, r3, #8
 8002a28:	495b      	ldr	r1, [pc, #364]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d109      	bne.n	8002a48 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a1b      	ldr	r3, [r3, #32]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f000 fd15 	bl	8003468 <RCC_SetFlashLatencyFromMSIRange>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e343      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a48:	f000 fc4a 	bl	80032e0 <HAL_RCC_GetSysClockFreq>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	4b52      	ldr	r3, [pc, #328]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	091b      	lsrs	r3, r3, #4
 8002a54:	f003 030f 	and.w	r3, r3, #15
 8002a58:	4950      	ldr	r1, [pc, #320]	@ (8002b9c <HAL_RCC_OscConfig+0x274>)
 8002a5a:	5ccb      	ldrb	r3, [r1, r3]
 8002a5c:	f003 031f 	and.w	r3, r3, #31
 8002a60:	fa22 f303 	lsr.w	r3, r2, r3
 8002a64:	4a4e      	ldr	r2, [pc, #312]	@ (8002ba0 <HAL_RCC_OscConfig+0x278>)
 8002a66:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002a68:	4b4e      	ldr	r3, [pc, #312]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7ff fb31 	bl	80020d4 <HAL_InitTick>
 8002a72:	4603      	mov	r3, r0
 8002a74:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002a76:	7bfb      	ldrb	r3, [r7, #15]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d052      	beq.n	8002b22 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002a7c:	7bfb      	ldrb	r3, [r7, #15]
 8002a7e:	e327      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	699b      	ldr	r3, [r3, #24]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d032      	beq.n	8002aee <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002a88:	4b43      	ldr	r3, [pc, #268]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a42      	ldr	r2, [pc, #264]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002a8e:	f043 0301 	orr.w	r3, r3, #1
 8002a92:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a94:	f7ff fb6e 	bl	8002174 <HAL_GetTick>
 8002a98:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a9a:	e008      	b.n	8002aae <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a9c:	f7ff fb6a 	bl	8002174 <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e310      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002aae:	4b3a      	ldr	r3, [pc, #232]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d0f0      	beq.n	8002a9c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002aba:	4b37      	ldr	r3, [pc, #220]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a36      	ldr	r2, [pc, #216]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002ac0:	f043 0308 	orr.w	r3, r3, #8
 8002ac4:	6013      	str	r3, [r2, #0]
 8002ac6:	4b34      	ldr	r3, [pc, #208]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6a1b      	ldr	r3, [r3, #32]
 8002ad2:	4931      	ldr	r1, [pc, #196]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ad8:	4b2f      	ldr	r3, [pc, #188]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	69db      	ldr	r3, [r3, #28]
 8002ae4:	021b      	lsls	r3, r3, #8
 8002ae6:	492c      	ldr	r1, [pc, #176]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	604b      	str	r3, [r1, #4]
 8002aec:	e01a      	b.n	8002b24 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002aee:	4b2a      	ldr	r3, [pc, #168]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a29      	ldr	r2, [pc, #164]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002af4:	f023 0301 	bic.w	r3, r3, #1
 8002af8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002afa:	f7ff fb3b 	bl	8002174 <HAL_GetTick>
 8002afe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b00:	e008      	b.n	8002b14 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b02:	f7ff fb37 	bl	8002174 <HAL_GetTick>
 8002b06:	4602      	mov	r2, r0
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	2b02      	cmp	r3, #2
 8002b0e:	d901      	bls.n	8002b14 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e2dd      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b14:	4b20      	ldr	r3, [pc, #128]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d1f0      	bne.n	8002b02 <HAL_RCC_OscConfig+0x1da>
 8002b20:	e000      	b.n	8002b24 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b22:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0301 	and.w	r3, r3, #1
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d074      	beq.n	8002c1a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	2b08      	cmp	r3, #8
 8002b34:	d005      	beq.n	8002b42 <HAL_RCC_OscConfig+0x21a>
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	2b0c      	cmp	r3, #12
 8002b3a:	d10e      	bne.n	8002b5a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	2b03      	cmp	r3, #3
 8002b40:	d10b      	bne.n	8002b5a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b42:	4b15      	ldr	r3, [pc, #84]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d064      	beq.n	8002c18 <HAL_RCC_OscConfig+0x2f0>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d160      	bne.n	8002c18 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e2ba      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b62:	d106      	bne.n	8002b72 <HAL_RCC_OscConfig+0x24a>
 8002b64:	4b0c      	ldr	r3, [pc, #48]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a0b      	ldr	r2, [pc, #44]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002b6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b6e:	6013      	str	r3, [r2, #0]
 8002b70:	e026      	b.n	8002bc0 <HAL_RCC_OscConfig+0x298>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b7a:	d115      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x280>
 8002b7c:	4b06      	ldr	r3, [pc, #24]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a05      	ldr	r2, [pc, #20]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002b82:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b86:	6013      	str	r3, [r2, #0]
 8002b88:	4b03      	ldr	r3, [pc, #12]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a02      	ldr	r2, [pc, #8]	@ (8002b98 <HAL_RCC_OscConfig+0x270>)
 8002b8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b92:	6013      	str	r3, [r2, #0]
 8002b94:	e014      	b.n	8002bc0 <HAL_RCC_OscConfig+0x298>
 8002b96:	bf00      	nop
 8002b98:	40021000 	.word	0x40021000
 8002b9c:	0800948c 	.word	0x0800948c
 8002ba0:	2000014c 	.word	0x2000014c
 8002ba4:	20000150 	.word	0x20000150
 8002ba8:	4ba0      	ldr	r3, [pc, #640]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a9f      	ldr	r2, [pc, #636]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002bae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bb2:	6013      	str	r3, [r2, #0]
 8002bb4:	4b9d      	ldr	r3, [pc, #628]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a9c      	ldr	r2, [pc, #624]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002bba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d013      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc8:	f7ff fad4 	bl	8002174 <HAL_GetTick>
 8002bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bce:	e008      	b.n	8002be2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bd0:	f7ff fad0 	bl	8002174 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b64      	cmp	r3, #100	@ 0x64
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e276      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002be2:	4b92      	ldr	r3, [pc, #584]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d0f0      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x2a8>
 8002bee:	e014      	b.n	8002c1a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf0:	f7ff fac0 	bl	8002174 <HAL_GetTick>
 8002bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002bf6:	e008      	b.n	8002c0a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bf8:	f7ff fabc 	bl	8002174 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	2b64      	cmp	r3, #100	@ 0x64
 8002c04:	d901      	bls.n	8002c0a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e262      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c0a:	4b88      	ldr	r3, [pc, #544]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d1f0      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x2d0>
 8002c16:	e000      	b.n	8002c1a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d060      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002c26:	69bb      	ldr	r3, [r7, #24]
 8002c28:	2b04      	cmp	r3, #4
 8002c2a:	d005      	beq.n	8002c38 <HAL_RCC_OscConfig+0x310>
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	2b0c      	cmp	r3, #12
 8002c30:	d119      	bne.n	8002c66 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	d116      	bne.n	8002c66 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c38:	4b7c      	ldr	r3, [pc, #496]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d005      	beq.n	8002c50 <HAL_RCC_OscConfig+0x328>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d101      	bne.n	8002c50 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e23f      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c50:	4b76      	ldr	r3, [pc, #472]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	691b      	ldr	r3, [r3, #16]
 8002c5c:	061b      	lsls	r3, r3, #24
 8002c5e:	4973      	ldr	r1, [pc, #460]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002c60:	4313      	orrs	r3, r2
 8002c62:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c64:	e040      	b.n	8002ce8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	68db      	ldr	r3, [r3, #12]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d023      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c6e:	4b6f      	ldr	r3, [pc, #444]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a6e      	ldr	r2, [pc, #440]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002c74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c7a:	f7ff fa7b 	bl	8002174 <HAL_GetTick>
 8002c7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c80:	e008      	b.n	8002c94 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c82:	f7ff fa77 	bl	8002174 <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d901      	bls.n	8002c94 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	e21d      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c94:	4b65      	ldr	r3, [pc, #404]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d0f0      	beq.n	8002c82 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ca0:	4b62      	ldr	r3, [pc, #392]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	061b      	lsls	r3, r3, #24
 8002cae:	495f      	ldr	r1, [pc, #380]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	604b      	str	r3, [r1, #4]
 8002cb4:	e018      	b.n	8002ce8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cb6:	4b5d      	ldr	r3, [pc, #372]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a5c      	ldr	r2, [pc, #368]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002cbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002cc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cc2:	f7ff fa57 	bl	8002174 <HAL_GetTick>
 8002cc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002cc8:	e008      	b.n	8002cdc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cca:	f7ff fa53 	bl	8002174 <HAL_GetTick>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	1ad3      	subs	r3, r2, r3
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d901      	bls.n	8002cdc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	e1f9      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002cdc:	4b53      	ldr	r3, [pc, #332]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d1f0      	bne.n	8002cca <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0308 	and.w	r3, r3, #8
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d03c      	beq.n	8002d6e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	695b      	ldr	r3, [r3, #20]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d01c      	beq.n	8002d36 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cfc:	4b4b      	ldr	r3, [pc, #300]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002cfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d02:	4a4a      	ldr	r2, [pc, #296]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002d04:	f043 0301 	orr.w	r3, r3, #1
 8002d08:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d0c:	f7ff fa32 	bl	8002174 <HAL_GetTick>
 8002d10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d12:	e008      	b.n	8002d26 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d14:	f7ff fa2e 	bl	8002174 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e1d4      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d26:	4b41      	ldr	r3, [pc, #260]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002d28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d0ef      	beq.n	8002d14 <HAL_RCC_OscConfig+0x3ec>
 8002d34:	e01b      	b.n	8002d6e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d36:	4b3d      	ldr	r3, [pc, #244]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002d38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d3c:	4a3b      	ldr	r2, [pc, #236]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002d3e:	f023 0301 	bic.w	r3, r3, #1
 8002d42:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d46:	f7ff fa15 	bl	8002174 <HAL_GetTick>
 8002d4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d4c:	e008      	b.n	8002d60 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d4e:	f7ff fa11 	bl	8002174 <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d901      	bls.n	8002d60 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e1b7      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d60:	4b32      	ldr	r3, [pc, #200]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002d62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d66:	f003 0302 	and.w	r3, r3, #2
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d1ef      	bne.n	8002d4e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0304 	and.w	r3, r3, #4
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	f000 80a6 	beq.w	8002ec8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002d80:	4b2a      	ldr	r3, [pc, #168]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002d82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d10d      	bne.n	8002da8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d8c:	4b27      	ldr	r3, [pc, #156]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002d8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d90:	4a26      	ldr	r2, [pc, #152]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002d92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d96:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d98:	4b24      	ldr	r3, [pc, #144]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002d9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002da0:	60bb      	str	r3, [r7, #8]
 8002da2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002da4:	2301      	movs	r3, #1
 8002da6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002da8:	4b21      	ldr	r3, [pc, #132]	@ (8002e30 <HAL_RCC_OscConfig+0x508>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d118      	bne.n	8002de6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002db4:	4b1e      	ldr	r3, [pc, #120]	@ (8002e30 <HAL_RCC_OscConfig+0x508>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a1d      	ldr	r2, [pc, #116]	@ (8002e30 <HAL_RCC_OscConfig+0x508>)
 8002dba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dbe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dc0:	f7ff f9d8 	bl	8002174 <HAL_GetTick>
 8002dc4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dc6:	e008      	b.n	8002dda <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dc8:	f7ff f9d4 	bl	8002174 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	693b      	ldr	r3, [r7, #16]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d901      	bls.n	8002dda <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e17a      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dda:	4b15      	ldr	r3, [pc, #84]	@ (8002e30 <HAL_RCC_OscConfig+0x508>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d0f0      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d108      	bne.n	8002e00 <HAL_RCC_OscConfig+0x4d8>
 8002dee:	4b0f      	ldr	r3, [pc, #60]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002df0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002df4:	4a0d      	ldr	r2, [pc, #52]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002df6:	f043 0301 	orr.w	r3, r3, #1
 8002dfa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002dfe:	e029      	b.n	8002e54 <HAL_RCC_OscConfig+0x52c>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	2b05      	cmp	r3, #5
 8002e06:	d115      	bne.n	8002e34 <HAL_RCC_OscConfig+0x50c>
 8002e08:	4b08      	ldr	r3, [pc, #32]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e0e:	4a07      	ldr	r2, [pc, #28]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002e10:	f043 0304 	orr.w	r3, r3, #4
 8002e14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e18:	4b04      	ldr	r3, [pc, #16]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e1e:	4a03      	ldr	r2, [pc, #12]	@ (8002e2c <HAL_RCC_OscConfig+0x504>)
 8002e20:	f043 0301 	orr.w	r3, r3, #1
 8002e24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e28:	e014      	b.n	8002e54 <HAL_RCC_OscConfig+0x52c>
 8002e2a:	bf00      	nop
 8002e2c:	40021000 	.word	0x40021000
 8002e30:	40007000 	.word	0x40007000
 8002e34:	4b9c      	ldr	r3, [pc, #624]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e3a:	4a9b      	ldr	r2, [pc, #620]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002e3c:	f023 0301 	bic.w	r3, r3, #1
 8002e40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e44:	4b98      	ldr	r3, [pc, #608]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e4a:	4a97      	ldr	r2, [pc, #604]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002e4c:	f023 0304 	bic.w	r3, r3, #4
 8002e50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d016      	beq.n	8002e8a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e5c:	f7ff f98a 	bl	8002174 <HAL_GetTick>
 8002e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e62:	e00a      	b.n	8002e7a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e64:	f7ff f986 	bl	8002174 <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d901      	bls.n	8002e7a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002e76:	2303      	movs	r3, #3
 8002e78:	e12a      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e7a:	4b8b      	ldr	r3, [pc, #556]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002e7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e80:	f003 0302 	and.w	r3, r3, #2
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d0ed      	beq.n	8002e64 <HAL_RCC_OscConfig+0x53c>
 8002e88:	e015      	b.n	8002eb6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e8a:	f7ff f973 	bl	8002174 <HAL_GetTick>
 8002e8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e90:	e00a      	b.n	8002ea8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e92:	f7ff f96f 	bl	8002174 <HAL_GetTick>
 8002e96:	4602      	mov	r2, r0
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	1ad3      	subs	r3, r2, r3
 8002e9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d901      	bls.n	8002ea8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	e113      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ea8:	4b7f      	ldr	r3, [pc, #508]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eae:	f003 0302 	and.w	r3, r3, #2
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1ed      	bne.n	8002e92 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002eb6:	7ffb      	ldrb	r3, [r7, #31]
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d105      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ebc:	4b7a      	ldr	r3, [pc, #488]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ec0:	4a79      	ldr	r2, [pc, #484]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002ec2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ec6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	f000 80fe 	beq.w	80030ce <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	f040 80d0 	bne.w	800307c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002edc:	4b72      	ldr	r3, [pc, #456]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	f003 0203 	and.w	r2, r3, #3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d130      	bne.n	8002f52 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002efa:	3b01      	subs	r3, #1
 8002efc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d127      	bne.n	8002f52 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f0c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d11f      	bne.n	8002f52 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002f1c:	2a07      	cmp	r2, #7
 8002f1e:	bf14      	ite	ne
 8002f20:	2201      	movne	r2, #1
 8002f22:	2200      	moveq	r2, #0
 8002f24:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d113      	bne.n	8002f52 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f34:	085b      	lsrs	r3, r3, #1
 8002f36:	3b01      	subs	r3, #1
 8002f38:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d109      	bne.n	8002f52 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f48:	085b      	lsrs	r3, r3, #1
 8002f4a:	3b01      	subs	r3, #1
 8002f4c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	d06e      	beq.n	8003030 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	2b0c      	cmp	r3, #12
 8002f56:	d069      	beq.n	800302c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002f58:	4b53      	ldr	r3, [pc, #332]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d105      	bne.n	8002f70 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002f64:	4b50      	ldr	r3, [pc, #320]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d001      	beq.n	8002f74 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e0ad      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002f74:	4b4c      	ldr	r3, [pc, #304]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a4b      	ldr	r2, [pc, #300]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002f7a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f7e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f80:	f7ff f8f8 	bl	8002174 <HAL_GetTick>
 8002f84:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f86:	e008      	b.n	8002f9a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f88:	f7ff f8f4 	bl	8002174 <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	2b02      	cmp	r3, #2
 8002f94:	d901      	bls.n	8002f9a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002f96:	2303      	movs	r3, #3
 8002f98:	e09a      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f9a:	4b43      	ldr	r3, [pc, #268]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d1f0      	bne.n	8002f88 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fa6:	4b40      	ldr	r3, [pc, #256]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002fa8:	68da      	ldr	r2, [r3, #12]
 8002faa:	4b40      	ldr	r3, [pc, #256]	@ (80030ac <HAL_RCC_OscConfig+0x784>)
 8002fac:	4013      	ands	r3, r2
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002fb6:	3a01      	subs	r2, #1
 8002fb8:	0112      	lsls	r2, r2, #4
 8002fba:	4311      	orrs	r1, r2
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002fc0:	0212      	lsls	r2, r2, #8
 8002fc2:	4311      	orrs	r1, r2
 8002fc4:	687a      	ldr	r2, [r7, #4]
 8002fc6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002fc8:	0852      	lsrs	r2, r2, #1
 8002fca:	3a01      	subs	r2, #1
 8002fcc:	0552      	lsls	r2, r2, #21
 8002fce:	4311      	orrs	r1, r2
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002fd4:	0852      	lsrs	r2, r2, #1
 8002fd6:	3a01      	subs	r2, #1
 8002fd8:	0652      	lsls	r2, r2, #25
 8002fda:	4311      	orrs	r1, r2
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002fe0:	0912      	lsrs	r2, r2, #4
 8002fe2:	0452      	lsls	r2, r2, #17
 8002fe4:	430a      	orrs	r2, r1
 8002fe6:	4930      	ldr	r1, [pc, #192]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002fec:	4b2e      	ldr	r3, [pc, #184]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a2d      	ldr	r2, [pc, #180]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002ff2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ff6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ff8:	4b2b      	ldr	r3, [pc, #172]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	4a2a      	ldr	r2, [pc, #168]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8002ffe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003002:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003004:	f7ff f8b6 	bl	8002174 <HAL_GetTick>
 8003008:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800300a:	e008      	b.n	800301e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800300c:	f7ff f8b2 	bl	8002174 <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	2b02      	cmp	r3, #2
 8003018:	d901      	bls.n	800301e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e058      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800301e:	4b22      	ldr	r3, [pc, #136]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d0f0      	beq.n	800300c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800302a:	e050      	b.n	80030ce <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e04f      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003030:	4b1d      	ldr	r3, [pc, #116]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003038:	2b00      	cmp	r3, #0
 800303a:	d148      	bne.n	80030ce <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800303c:	4b1a      	ldr	r3, [pc, #104]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a19      	ldr	r2, [pc, #100]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8003042:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003046:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003048:	4b17      	ldr	r3, [pc, #92]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	4a16      	ldr	r2, [pc, #88]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 800304e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003052:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003054:	f7ff f88e 	bl	8002174 <HAL_GetTick>
 8003058:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800305a:	e008      	b.n	800306e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800305c:	f7ff f88a 	bl	8002174 <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	2b02      	cmp	r3, #2
 8003068:	d901      	bls.n	800306e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e030      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800306e:	4b0e      	ldr	r3, [pc, #56]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d0f0      	beq.n	800305c <HAL_RCC_OscConfig+0x734>
 800307a:	e028      	b.n	80030ce <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800307c:	69bb      	ldr	r3, [r7, #24]
 800307e:	2b0c      	cmp	r3, #12
 8003080:	d023      	beq.n	80030ca <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003082:	4b09      	ldr	r3, [pc, #36]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a08      	ldr	r2, [pc, #32]	@ (80030a8 <HAL_RCC_OscConfig+0x780>)
 8003088:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800308c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800308e:	f7ff f871 	bl	8002174 <HAL_GetTick>
 8003092:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003094:	e00c      	b.n	80030b0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003096:	f7ff f86d 	bl	8002174 <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d905      	bls.n	80030b0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e013      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
 80030a8:	40021000 	.word	0x40021000
 80030ac:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030b0:	4b09      	ldr	r3, [pc, #36]	@ (80030d8 <HAL_RCC_OscConfig+0x7b0>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d1ec      	bne.n	8003096 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80030bc:	4b06      	ldr	r3, [pc, #24]	@ (80030d8 <HAL_RCC_OscConfig+0x7b0>)
 80030be:	68da      	ldr	r2, [r3, #12]
 80030c0:	4905      	ldr	r1, [pc, #20]	@ (80030d8 <HAL_RCC_OscConfig+0x7b0>)
 80030c2:	4b06      	ldr	r3, [pc, #24]	@ (80030dc <HAL_RCC_OscConfig+0x7b4>)
 80030c4:	4013      	ands	r3, r2
 80030c6:	60cb      	str	r3, [r1, #12]
 80030c8:	e001      	b.n	80030ce <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e000      	b.n	80030d0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3720      	adds	r7, #32
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	40021000 	.word	0x40021000
 80030dc:	feeefffc 	.word	0xfeeefffc

080030e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d101      	bne.n	80030f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e0e7      	b.n	80032c4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80030f4:	4b75      	ldr	r3, [pc, #468]	@ (80032cc <HAL_RCC_ClockConfig+0x1ec>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0307 	and.w	r3, r3, #7
 80030fc:	683a      	ldr	r2, [r7, #0]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d910      	bls.n	8003124 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003102:	4b72      	ldr	r3, [pc, #456]	@ (80032cc <HAL_RCC_ClockConfig+0x1ec>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f023 0207 	bic.w	r2, r3, #7
 800310a:	4970      	ldr	r1, [pc, #448]	@ (80032cc <HAL_RCC_ClockConfig+0x1ec>)
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	4313      	orrs	r3, r2
 8003110:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003112:	4b6e      	ldr	r3, [pc, #440]	@ (80032cc <HAL_RCC_ClockConfig+0x1ec>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0307 	and.w	r3, r3, #7
 800311a:	683a      	ldr	r2, [r7, #0]
 800311c:	429a      	cmp	r2, r3
 800311e:	d001      	beq.n	8003124 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e0cf      	b.n	80032c4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0302 	and.w	r3, r3, #2
 800312c:	2b00      	cmp	r3, #0
 800312e:	d010      	beq.n	8003152 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	689a      	ldr	r2, [r3, #8]
 8003134:	4b66      	ldr	r3, [pc, #408]	@ (80032d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800313c:	429a      	cmp	r2, r3
 800313e:	d908      	bls.n	8003152 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003140:	4b63      	ldr	r3, [pc, #396]	@ (80032d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	4960      	ldr	r1, [pc, #384]	@ (80032d0 <HAL_RCC_ClockConfig+0x1f0>)
 800314e:	4313      	orrs	r3, r2
 8003150:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0301 	and.w	r3, r3, #1
 800315a:	2b00      	cmp	r3, #0
 800315c:	d04c      	beq.n	80031f8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	2b03      	cmp	r3, #3
 8003164:	d107      	bne.n	8003176 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003166:	4b5a      	ldr	r3, [pc, #360]	@ (80032d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d121      	bne.n	80031b6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e0a6      	b.n	80032c4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	2b02      	cmp	r3, #2
 800317c:	d107      	bne.n	800318e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800317e:	4b54      	ldr	r3, [pc, #336]	@ (80032d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d115      	bne.n	80031b6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e09a      	b.n	80032c4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d107      	bne.n	80031a6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003196:	4b4e      	ldr	r3, [pc, #312]	@ (80032d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d109      	bne.n	80031b6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e08e      	b.n	80032c4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031a6:	4b4a      	ldr	r3, [pc, #296]	@ (80032d0 <HAL_RCC_ClockConfig+0x1f0>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d101      	bne.n	80031b6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e086      	b.n	80032c4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80031b6:	4b46      	ldr	r3, [pc, #280]	@ (80032d0 <HAL_RCC_ClockConfig+0x1f0>)
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	f023 0203 	bic.w	r2, r3, #3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	4943      	ldr	r1, [pc, #268]	@ (80032d0 <HAL_RCC_ClockConfig+0x1f0>)
 80031c4:	4313      	orrs	r3, r2
 80031c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031c8:	f7fe ffd4 	bl	8002174 <HAL_GetTick>
 80031cc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031ce:	e00a      	b.n	80031e6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031d0:	f7fe ffd0 	bl	8002174 <HAL_GetTick>
 80031d4:	4602      	mov	r2, r0
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031de:	4293      	cmp	r3, r2
 80031e0:	d901      	bls.n	80031e6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e06e      	b.n	80032c4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031e6:	4b3a      	ldr	r3, [pc, #232]	@ (80032d0 <HAL_RCC_ClockConfig+0x1f0>)
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	f003 020c 	and.w	r2, r3, #12
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d1eb      	bne.n	80031d0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0302 	and.w	r3, r3, #2
 8003200:	2b00      	cmp	r3, #0
 8003202:	d010      	beq.n	8003226 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	689a      	ldr	r2, [r3, #8]
 8003208:	4b31      	ldr	r3, [pc, #196]	@ (80032d0 <HAL_RCC_ClockConfig+0x1f0>)
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003210:	429a      	cmp	r2, r3
 8003212:	d208      	bcs.n	8003226 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003214:	4b2e      	ldr	r3, [pc, #184]	@ (80032d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	492b      	ldr	r1, [pc, #172]	@ (80032d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003222:	4313      	orrs	r3, r2
 8003224:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003226:	4b29      	ldr	r3, [pc, #164]	@ (80032cc <HAL_RCC_ClockConfig+0x1ec>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0307 	and.w	r3, r3, #7
 800322e:	683a      	ldr	r2, [r7, #0]
 8003230:	429a      	cmp	r2, r3
 8003232:	d210      	bcs.n	8003256 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003234:	4b25      	ldr	r3, [pc, #148]	@ (80032cc <HAL_RCC_ClockConfig+0x1ec>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f023 0207 	bic.w	r2, r3, #7
 800323c:	4923      	ldr	r1, [pc, #140]	@ (80032cc <HAL_RCC_ClockConfig+0x1ec>)
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	4313      	orrs	r3, r2
 8003242:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003244:	4b21      	ldr	r3, [pc, #132]	@ (80032cc <HAL_RCC_ClockConfig+0x1ec>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0307 	and.w	r3, r3, #7
 800324c:	683a      	ldr	r2, [r7, #0]
 800324e:	429a      	cmp	r2, r3
 8003250:	d001      	beq.n	8003256 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e036      	b.n	80032c4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0304 	and.w	r3, r3, #4
 800325e:	2b00      	cmp	r3, #0
 8003260:	d008      	beq.n	8003274 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003262:	4b1b      	ldr	r3, [pc, #108]	@ (80032d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	4918      	ldr	r1, [pc, #96]	@ (80032d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003270:	4313      	orrs	r3, r2
 8003272:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0308 	and.w	r3, r3, #8
 800327c:	2b00      	cmp	r3, #0
 800327e:	d009      	beq.n	8003294 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003280:	4b13      	ldr	r3, [pc, #76]	@ (80032d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	691b      	ldr	r3, [r3, #16]
 800328c:	00db      	lsls	r3, r3, #3
 800328e:	4910      	ldr	r1, [pc, #64]	@ (80032d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003290:	4313      	orrs	r3, r2
 8003292:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003294:	f000 f824 	bl	80032e0 <HAL_RCC_GetSysClockFreq>
 8003298:	4602      	mov	r2, r0
 800329a:	4b0d      	ldr	r3, [pc, #52]	@ (80032d0 <HAL_RCC_ClockConfig+0x1f0>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	091b      	lsrs	r3, r3, #4
 80032a0:	f003 030f 	and.w	r3, r3, #15
 80032a4:	490b      	ldr	r1, [pc, #44]	@ (80032d4 <HAL_RCC_ClockConfig+0x1f4>)
 80032a6:	5ccb      	ldrb	r3, [r1, r3]
 80032a8:	f003 031f 	and.w	r3, r3, #31
 80032ac:	fa22 f303 	lsr.w	r3, r2, r3
 80032b0:	4a09      	ldr	r2, [pc, #36]	@ (80032d8 <HAL_RCC_ClockConfig+0x1f8>)
 80032b2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80032b4:	4b09      	ldr	r3, [pc, #36]	@ (80032dc <HAL_RCC_ClockConfig+0x1fc>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7fe ff0b 	bl	80020d4 <HAL_InitTick>
 80032be:	4603      	mov	r3, r0
 80032c0:	72fb      	strb	r3, [r7, #11]

  return status;
 80032c2:	7afb      	ldrb	r3, [r7, #11]
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3710      	adds	r7, #16
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	40022000 	.word	0x40022000
 80032d0:	40021000 	.word	0x40021000
 80032d4:	0800948c 	.word	0x0800948c
 80032d8:	2000014c 	.word	0x2000014c
 80032dc:	20000150 	.word	0x20000150

080032e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b089      	sub	sp, #36	@ 0x24
 80032e4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80032e6:	2300      	movs	r3, #0
 80032e8:	61fb      	str	r3, [r7, #28]
 80032ea:	2300      	movs	r3, #0
 80032ec:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032ee:	4b3e      	ldr	r3, [pc, #248]	@ (80033e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	f003 030c 	and.w	r3, r3, #12
 80032f6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032f8:	4b3b      	ldr	r3, [pc, #236]	@ (80033e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	f003 0303 	and.w	r3, r3, #3
 8003300:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d005      	beq.n	8003314 <HAL_RCC_GetSysClockFreq+0x34>
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	2b0c      	cmp	r3, #12
 800330c:	d121      	bne.n	8003352 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2b01      	cmp	r3, #1
 8003312:	d11e      	bne.n	8003352 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003314:	4b34      	ldr	r3, [pc, #208]	@ (80033e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0308 	and.w	r3, r3, #8
 800331c:	2b00      	cmp	r3, #0
 800331e:	d107      	bne.n	8003330 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003320:	4b31      	ldr	r3, [pc, #196]	@ (80033e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003322:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003326:	0a1b      	lsrs	r3, r3, #8
 8003328:	f003 030f 	and.w	r3, r3, #15
 800332c:	61fb      	str	r3, [r7, #28]
 800332e:	e005      	b.n	800333c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003330:	4b2d      	ldr	r3, [pc, #180]	@ (80033e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	091b      	lsrs	r3, r3, #4
 8003336:	f003 030f 	and.w	r3, r3, #15
 800333a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800333c:	4a2b      	ldr	r2, [pc, #172]	@ (80033ec <HAL_RCC_GetSysClockFreq+0x10c>)
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003344:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d10d      	bne.n	8003368 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003350:	e00a      	b.n	8003368 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	2b04      	cmp	r3, #4
 8003356:	d102      	bne.n	800335e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003358:	4b25      	ldr	r3, [pc, #148]	@ (80033f0 <HAL_RCC_GetSysClockFreq+0x110>)
 800335a:	61bb      	str	r3, [r7, #24]
 800335c:	e004      	b.n	8003368 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	2b08      	cmp	r3, #8
 8003362:	d101      	bne.n	8003368 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003364:	4b23      	ldr	r3, [pc, #140]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003366:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	2b0c      	cmp	r3, #12
 800336c:	d134      	bne.n	80033d8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800336e:	4b1e      	ldr	r3, [pc, #120]	@ (80033e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	f003 0303 	and.w	r3, r3, #3
 8003376:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	2b02      	cmp	r3, #2
 800337c:	d003      	beq.n	8003386 <HAL_RCC_GetSysClockFreq+0xa6>
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	2b03      	cmp	r3, #3
 8003382:	d003      	beq.n	800338c <HAL_RCC_GetSysClockFreq+0xac>
 8003384:	e005      	b.n	8003392 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003386:	4b1a      	ldr	r3, [pc, #104]	@ (80033f0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003388:	617b      	str	r3, [r7, #20]
      break;
 800338a:	e005      	b.n	8003398 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800338c:	4b19      	ldr	r3, [pc, #100]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0x114>)
 800338e:	617b      	str	r3, [r7, #20]
      break;
 8003390:	e002      	b.n	8003398 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	617b      	str	r3, [r7, #20]
      break;
 8003396:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003398:	4b13      	ldr	r3, [pc, #76]	@ (80033e8 <HAL_RCC_GetSysClockFreq+0x108>)
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	091b      	lsrs	r3, r3, #4
 800339e:	f003 0307 	and.w	r3, r3, #7
 80033a2:	3301      	adds	r3, #1
 80033a4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80033a6:	4b10      	ldr	r3, [pc, #64]	@ (80033e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	0a1b      	lsrs	r3, r3, #8
 80033ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033b0:	697a      	ldr	r2, [r7, #20]
 80033b2:	fb03 f202 	mul.w	r2, r3, r2
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80033bc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80033be:	4b0a      	ldr	r3, [pc, #40]	@ (80033e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80033c0:	68db      	ldr	r3, [r3, #12]
 80033c2:	0e5b      	lsrs	r3, r3, #25
 80033c4:	f003 0303 	and.w	r3, r3, #3
 80033c8:	3301      	adds	r3, #1
 80033ca:	005b      	lsls	r3, r3, #1
 80033cc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80033ce:	697a      	ldr	r2, [r7, #20]
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80033d6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80033d8:	69bb      	ldr	r3, [r7, #24]
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3724      	adds	r7, #36	@ 0x24
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	40021000 	.word	0x40021000
 80033ec:	080094a4 	.word	0x080094a4
 80033f0:	00f42400 	.word	0x00f42400
 80033f4:	007a1200 	.word	0x007a1200

080033f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033fc:	4b03      	ldr	r3, [pc, #12]	@ (800340c <HAL_RCC_GetHCLKFreq+0x14>)
 80033fe:	681b      	ldr	r3, [r3, #0]
}
 8003400:	4618      	mov	r0, r3
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	2000014c 	.word	0x2000014c

08003410 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003414:	f7ff fff0 	bl	80033f8 <HAL_RCC_GetHCLKFreq>
 8003418:	4602      	mov	r2, r0
 800341a:	4b06      	ldr	r3, [pc, #24]	@ (8003434 <HAL_RCC_GetPCLK1Freq+0x24>)
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	0a1b      	lsrs	r3, r3, #8
 8003420:	f003 0307 	and.w	r3, r3, #7
 8003424:	4904      	ldr	r1, [pc, #16]	@ (8003438 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003426:	5ccb      	ldrb	r3, [r1, r3]
 8003428:	f003 031f 	and.w	r3, r3, #31
 800342c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003430:	4618      	mov	r0, r3
 8003432:	bd80      	pop	{r7, pc}
 8003434:	40021000 	.word	0x40021000
 8003438:	0800949c 	.word	0x0800949c

0800343c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003440:	f7ff ffda 	bl	80033f8 <HAL_RCC_GetHCLKFreq>
 8003444:	4602      	mov	r2, r0
 8003446:	4b06      	ldr	r3, [pc, #24]	@ (8003460 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	0adb      	lsrs	r3, r3, #11
 800344c:	f003 0307 	and.w	r3, r3, #7
 8003450:	4904      	ldr	r1, [pc, #16]	@ (8003464 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003452:	5ccb      	ldrb	r3, [r1, r3]
 8003454:	f003 031f 	and.w	r3, r3, #31
 8003458:	fa22 f303 	lsr.w	r3, r2, r3
}
 800345c:	4618      	mov	r0, r3
 800345e:	bd80      	pop	{r7, pc}
 8003460:	40021000 	.word	0x40021000
 8003464:	0800949c 	.word	0x0800949c

08003468 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b086      	sub	sp, #24
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003470:	2300      	movs	r3, #0
 8003472:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003474:	4b2a      	ldr	r3, [pc, #168]	@ (8003520 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003478:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800347c:	2b00      	cmp	r3, #0
 800347e:	d003      	beq.n	8003488 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003480:	f7ff f9ee 	bl	8002860 <HAL_PWREx_GetVoltageRange>
 8003484:	6178      	str	r0, [r7, #20]
 8003486:	e014      	b.n	80034b2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003488:	4b25      	ldr	r3, [pc, #148]	@ (8003520 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800348a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800348c:	4a24      	ldr	r2, [pc, #144]	@ (8003520 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800348e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003492:	6593      	str	r3, [r2, #88]	@ 0x58
 8003494:	4b22      	ldr	r3, [pc, #136]	@ (8003520 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003496:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003498:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800349c:	60fb      	str	r3, [r7, #12]
 800349e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80034a0:	f7ff f9de 	bl	8002860 <HAL_PWREx_GetVoltageRange>
 80034a4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80034a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003520 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034aa:	4a1d      	ldr	r2, [pc, #116]	@ (8003520 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034b0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034b8:	d10b      	bne.n	80034d2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2b80      	cmp	r3, #128	@ 0x80
 80034be:	d919      	bls.n	80034f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2ba0      	cmp	r3, #160	@ 0xa0
 80034c4:	d902      	bls.n	80034cc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034c6:	2302      	movs	r3, #2
 80034c8:	613b      	str	r3, [r7, #16]
 80034ca:	e013      	b.n	80034f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034cc:	2301      	movs	r3, #1
 80034ce:	613b      	str	r3, [r7, #16]
 80034d0:	e010      	b.n	80034f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2b80      	cmp	r3, #128	@ 0x80
 80034d6:	d902      	bls.n	80034de <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80034d8:	2303      	movs	r3, #3
 80034da:	613b      	str	r3, [r7, #16]
 80034dc:	e00a      	b.n	80034f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2b80      	cmp	r3, #128	@ 0x80
 80034e2:	d102      	bne.n	80034ea <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034e4:	2302      	movs	r3, #2
 80034e6:	613b      	str	r3, [r7, #16]
 80034e8:	e004      	b.n	80034f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2b70      	cmp	r3, #112	@ 0x70
 80034ee:	d101      	bne.n	80034f4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034f0:	2301      	movs	r3, #1
 80034f2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80034f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003524 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f023 0207 	bic.w	r2, r3, #7
 80034fc:	4909      	ldr	r1, [pc, #36]	@ (8003524 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	4313      	orrs	r3, r2
 8003502:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003504:	4b07      	ldr	r3, [pc, #28]	@ (8003524 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f003 0307 	and.w	r3, r3, #7
 800350c:	693a      	ldr	r2, [r7, #16]
 800350e:	429a      	cmp	r2, r3
 8003510:	d001      	beq.n	8003516 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e000      	b.n	8003518 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003516:	2300      	movs	r3, #0
}
 8003518:	4618      	mov	r0, r3
 800351a:	3718      	adds	r7, #24
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	40021000 	.word	0x40021000
 8003524:	40022000 	.word	0x40022000

08003528 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b086      	sub	sp, #24
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003530:	2300      	movs	r3, #0
 8003532:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003534:	2300      	movs	r3, #0
 8003536:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003540:	2b00      	cmp	r3, #0
 8003542:	d041      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003548:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800354c:	d02a      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800354e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003552:	d824      	bhi.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003554:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003558:	d008      	beq.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800355a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800355e:	d81e      	bhi.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003560:	2b00      	cmp	r3, #0
 8003562:	d00a      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003564:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003568:	d010      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800356a:	e018      	b.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800356c:	4b86      	ldr	r3, [pc, #536]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	4a85      	ldr	r2, [pc, #532]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003572:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003576:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003578:	e015      	b.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	3304      	adds	r3, #4
 800357e:	2100      	movs	r1, #0
 8003580:	4618      	mov	r0, r3
 8003582:	f000 fabb 	bl	8003afc <RCCEx_PLLSAI1_Config>
 8003586:	4603      	mov	r3, r0
 8003588:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800358a:	e00c      	b.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	3320      	adds	r3, #32
 8003590:	2100      	movs	r1, #0
 8003592:	4618      	mov	r0, r3
 8003594:	f000 fba6 	bl	8003ce4 <RCCEx_PLLSAI2_Config>
 8003598:	4603      	mov	r3, r0
 800359a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800359c:	e003      	b.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	74fb      	strb	r3, [r7, #19]
      break;
 80035a2:	e000      	b.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80035a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035a6:	7cfb      	ldrb	r3, [r7, #19]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d10b      	bne.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035ac:	4b76      	ldr	r3, [pc, #472]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035b2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035ba:	4973      	ldr	r1, [pc, #460]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80035c2:	e001      	b.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035c4:	7cfb      	ldrb	r3, [r7, #19]
 80035c6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d041      	beq.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80035d8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80035dc:	d02a      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80035de:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80035e2:	d824      	bhi.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80035e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80035e8:	d008      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80035ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80035ee:	d81e      	bhi.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d00a      	beq.n	800360a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80035f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035f8:	d010      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80035fa:	e018      	b.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80035fc:	4b62      	ldr	r3, [pc, #392]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	4a61      	ldr	r2, [pc, #388]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003602:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003606:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003608:	e015      	b.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	3304      	adds	r3, #4
 800360e:	2100      	movs	r1, #0
 8003610:	4618      	mov	r0, r3
 8003612:	f000 fa73 	bl	8003afc <RCCEx_PLLSAI1_Config>
 8003616:	4603      	mov	r3, r0
 8003618:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800361a:	e00c      	b.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	3320      	adds	r3, #32
 8003620:	2100      	movs	r1, #0
 8003622:	4618      	mov	r0, r3
 8003624:	f000 fb5e 	bl	8003ce4 <RCCEx_PLLSAI2_Config>
 8003628:	4603      	mov	r3, r0
 800362a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800362c:	e003      	b.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	74fb      	strb	r3, [r7, #19]
      break;
 8003632:	e000      	b.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003634:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003636:	7cfb      	ldrb	r3, [r7, #19]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d10b      	bne.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800363c:	4b52      	ldr	r3, [pc, #328]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800363e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003642:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800364a:	494f      	ldr	r1, [pc, #316]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800364c:	4313      	orrs	r3, r2
 800364e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003652:	e001      	b.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003654:	7cfb      	ldrb	r3, [r7, #19]
 8003656:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003660:	2b00      	cmp	r3, #0
 8003662:	f000 80a0 	beq.w	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003666:	2300      	movs	r3, #0
 8003668:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800366a:	4b47      	ldr	r3, [pc, #284]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800366c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800366e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003672:	2b00      	cmp	r3, #0
 8003674:	d101      	bne.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003676:	2301      	movs	r3, #1
 8003678:	e000      	b.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800367a:	2300      	movs	r3, #0
 800367c:	2b00      	cmp	r3, #0
 800367e:	d00d      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003680:	4b41      	ldr	r3, [pc, #260]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003682:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003684:	4a40      	ldr	r2, [pc, #256]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003686:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800368a:	6593      	str	r3, [r2, #88]	@ 0x58
 800368c:	4b3e      	ldr	r3, [pc, #248]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800368e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003690:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003694:	60bb      	str	r3, [r7, #8]
 8003696:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003698:	2301      	movs	r3, #1
 800369a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800369c:	4b3b      	ldr	r3, [pc, #236]	@ (800378c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a3a      	ldr	r2, [pc, #232]	@ (800378c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036a6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80036a8:	f7fe fd64 	bl	8002174 <HAL_GetTick>
 80036ac:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80036ae:	e009      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036b0:	f7fe fd60 	bl	8002174 <HAL_GetTick>
 80036b4:	4602      	mov	r2, r0
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	2b02      	cmp	r3, #2
 80036bc:	d902      	bls.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	74fb      	strb	r3, [r7, #19]
        break;
 80036c2:	e005      	b.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80036c4:	4b31      	ldr	r3, [pc, #196]	@ (800378c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d0ef      	beq.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80036d0:	7cfb      	ldrb	r3, [r7, #19]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d15c      	bne.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80036d6:	4b2c      	ldr	r3, [pc, #176]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036e0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d01f      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80036ee:	697a      	ldr	r2, [r7, #20]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d019      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80036f4:	4b24      	ldr	r3, [pc, #144]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036fe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003700:	4b21      	ldr	r3, [pc, #132]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003706:	4a20      	ldr	r2, [pc, #128]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003708:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800370c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003710:	4b1d      	ldr	r3, [pc, #116]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003716:	4a1c      	ldr	r2, [pc, #112]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003718:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800371c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003720:	4a19      	ldr	r2, [pc, #100]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d016      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003732:	f7fe fd1f 	bl	8002174 <HAL_GetTick>
 8003736:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003738:	e00b      	b.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800373a:	f7fe fd1b 	bl	8002174 <HAL_GetTick>
 800373e:	4602      	mov	r2, r0
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003748:	4293      	cmp	r3, r2
 800374a:	d902      	bls.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	74fb      	strb	r3, [r7, #19]
            break;
 8003750:	e006      	b.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003752:	4b0d      	ldr	r3, [pc, #52]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003758:	f003 0302 	and.w	r3, r3, #2
 800375c:	2b00      	cmp	r3, #0
 800375e:	d0ec      	beq.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003760:	7cfb      	ldrb	r3, [r7, #19]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d10c      	bne.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003766:	4b08      	ldr	r3, [pc, #32]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800376c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003776:	4904      	ldr	r1, [pc, #16]	@ (8003788 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003778:	4313      	orrs	r3, r2
 800377a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800377e:	e009      	b.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003780:	7cfb      	ldrb	r3, [r7, #19]
 8003782:	74bb      	strb	r3, [r7, #18]
 8003784:	e006      	b.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003786:	bf00      	nop
 8003788:	40021000 	.word	0x40021000
 800378c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003790:	7cfb      	ldrb	r3, [r7, #19]
 8003792:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003794:	7c7b      	ldrb	r3, [r7, #17]
 8003796:	2b01      	cmp	r3, #1
 8003798:	d105      	bne.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800379a:	4b9e      	ldr	r3, [pc, #632]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800379c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800379e:	4a9d      	ldr	r2, [pc, #628]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037a4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00a      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037b2:	4b98      	ldr	r3, [pc, #608]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037b8:	f023 0203 	bic.w	r2, r3, #3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037c0:	4994      	ldr	r1, [pc, #592]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c2:	4313      	orrs	r3, r2
 80037c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 0302 	and.w	r3, r3, #2
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d00a      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037d4:	4b8f      	ldr	r3, [pc, #572]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037da:	f023 020c 	bic.w	r2, r3, #12
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037e2:	498c      	ldr	r1, [pc, #560]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0304 	and.w	r3, r3, #4
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d00a      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037f6:	4b87      	ldr	r3, [pc, #540]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037fc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003804:	4983      	ldr	r1, [pc, #524]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003806:	4313      	orrs	r3, r2
 8003808:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0308 	and.w	r3, r3, #8
 8003814:	2b00      	cmp	r3, #0
 8003816:	d00a      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003818:	4b7e      	ldr	r3, [pc, #504]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800381a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800381e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003826:	497b      	ldr	r1, [pc, #492]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003828:	4313      	orrs	r3, r2
 800382a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0310 	and.w	r3, r3, #16
 8003836:	2b00      	cmp	r3, #0
 8003838:	d00a      	beq.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800383a:	4b76      	ldr	r3, [pc, #472]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800383c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003840:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003848:	4972      	ldr	r1, [pc, #456]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800384a:	4313      	orrs	r3, r2
 800384c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0320 	and.w	r3, r3, #32
 8003858:	2b00      	cmp	r3, #0
 800385a:	d00a      	beq.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800385c:	4b6d      	ldr	r3, [pc, #436]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800385e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003862:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800386a:	496a      	ldr	r1, [pc, #424]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800386c:	4313      	orrs	r3, r2
 800386e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800387a:	2b00      	cmp	r3, #0
 800387c:	d00a      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800387e:	4b65      	ldr	r3, [pc, #404]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003880:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003884:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800388c:	4961      	ldr	r1, [pc, #388]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800388e:	4313      	orrs	r3, r2
 8003890:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800389c:	2b00      	cmp	r3, #0
 800389e:	d00a      	beq.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80038a0:	4b5c      	ldr	r3, [pc, #368]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038ae:	4959      	ldr	r1, [pc, #356]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038b0:	4313      	orrs	r3, r2
 80038b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00a      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80038c2:	4b54      	ldr	r3, [pc, #336]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038c8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038d0:	4950      	ldr	r1, [pc, #320]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d00a      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038e4:	4b4b      	ldr	r3, [pc, #300]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ea:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038f2:	4948      	ldr	r1, [pc, #288]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038f4:	4313      	orrs	r3, r2
 80038f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003902:	2b00      	cmp	r3, #0
 8003904:	d00a      	beq.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003906:	4b43      	ldr	r3, [pc, #268]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003908:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800390c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003914:	493f      	ldr	r1, [pc, #252]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003916:	4313      	orrs	r3, r2
 8003918:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d028      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003928:	4b3a      	ldr	r3, [pc, #232]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800392a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800392e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003936:	4937      	ldr	r1, [pc, #220]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003938:	4313      	orrs	r3, r2
 800393a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003942:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003946:	d106      	bne.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003948:	4b32      	ldr	r3, [pc, #200]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	4a31      	ldr	r2, [pc, #196]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800394e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003952:	60d3      	str	r3, [r2, #12]
 8003954:	e011      	b.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800395a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800395e:	d10c      	bne.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	3304      	adds	r3, #4
 8003964:	2101      	movs	r1, #1
 8003966:	4618      	mov	r0, r3
 8003968:	f000 f8c8 	bl	8003afc <RCCEx_PLLSAI1_Config>
 800396c:	4603      	mov	r3, r0
 800396e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003970:	7cfb      	ldrb	r3, [r7, #19]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d001      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003976:	7cfb      	ldrb	r3, [r7, #19]
 8003978:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d028      	beq.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003986:	4b23      	ldr	r3, [pc, #140]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003988:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800398c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003994:	491f      	ldr	r1, [pc, #124]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003996:	4313      	orrs	r3, r2
 8003998:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80039a4:	d106      	bne.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039a6:	4b1b      	ldr	r3, [pc, #108]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	4a1a      	ldr	r2, [pc, #104]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039b0:	60d3      	str	r3, [r2, #12]
 80039b2:	e011      	b.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80039bc:	d10c      	bne.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	3304      	adds	r3, #4
 80039c2:	2101      	movs	r1, #1
 80039c4:	4618      	mov	r0, r3
 80039c6:	f000 f899 	bl	8003afc <RCCEx_PLLSAI1_Config>
 80039ca:	4603      	mov	r3, r0
 80039cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039ce:	7cfb      	ldrb	r3, [r7, #19]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d001      	beq.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80039d4:	7cfb      	ldrb	r3, [r7, #19]
 80039d6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d02b      	beq.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80039e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039f2:	4908      	ldr	r1, [pc, #32]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039f4:	4313      	orrs	r3, r2
 80039f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a02:	d109      	bne.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a04:	4b03      	ldr	r3, [pc, #12]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	4a02      	ldr	r2, [pc, #8]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a0e:	60d3      	str	r3, [r2, #12]
 8003a10:	e014      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003a12:	bf00      	nop
 8003a14:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a1c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a20:	d10c      	bne.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	3304      	adds	r3, #4
 8003a26:	2101      	movs	r1, #1
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f000 f867 	bl	8003afc <RCCEx_PLLSAI1_Config>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a32:	7cfb      	ldrb	r3, [r7, #19]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d001      	beq.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003a38:	7cfb      	ldrb	r3, [r7, #19]
 8003a3a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d02f      	beq.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a48:	4b2b      	ldr	r3, [pc, #172]	@ (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a4e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a56:	4928      	ldr	r1, [pc, #160]	@ (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a66:	d10d      	bne.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	3304      	adds	r3, #4
 8003a6c:	2102      	movs	r1, #2
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f000 f844 	bl	8003afc <RCCEx_PLLSAI1_Config>
 8003a74:	4603      	mov	r3, r0
 8003a76:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a78:	7cfb      	ldrb	r3, [r7, #19]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d014      	beq.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003a7e:	7cfb      	ldrb	r3, [r7, #19]
 8003a80:	74bb      	strb	r3, [r7, #18]
 8003a82:	e011      	b.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a8c:	d10c      	bne.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	3320      	adds	r3, #32
 8003a92:	2102      	movs	r1, #2
 8003a94:	4618      	mov	r0, r3
 8003a96:	f000 f925 	bl	8003ce4 <RCCEx_PLLSAI2_Config>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a9e:	7cfb      	ldrb	r3, [r7, #19]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d001      	beq.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003aa4:	7cfb      	ldrb	r3, [r7, #19]
 8003aa6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d00a      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003ab4:	4b10      	ldr	r3, [pc, #64]	@ (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aba:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ac2:	490d      	ldr	r1, [pc, #52]	@ (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00b      	beq.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003ad6:	4b08      	ldr	r3, [pc, #32]	@ (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ad8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003adc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ae6:	4904      	ldr	r1, [pc, #16]	@ (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003aee:	7cbb      	ldrb	r3, [r7, #18]
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3718      	adds	r7, #24
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	40021000 	.word	0x40021000

08003afc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b06:	2300      	movs	r3, #0
 8003b08:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b0a:	4b75      	ldr	r3, [pc, #468]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	f003 0303 	and.w	r3, r3, #3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d018      	beq.n	8003b48 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003b16:	4b72      	ldr	r3, [pc, #456]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b18:	68db      	ldr	r3, [r3, #12]
 8003b1a:	f003 0203 	and.w	r2, r3, #3
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d10d      	bne.n	8003b42 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
       ||
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d009      	beq.n	8003b42 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003b2e:	4b6c      	ldr	r3, [pc, #432]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	091b      	lsrs	r3, r3, #4
 8003b34:	f003 0307 	and.w	r3, r3, #7
 8003b38:	1c5a      	adds	r2, r3, #1
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
       ||
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d047      	beq.n	8003bd2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	73fb      	strb	r3, [r7, #15]
 8003b46:	e044      	b.n	8003bd2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2b03      	cmp	r3, #3
 8003b4e:	d018      	beq.n	8003b82 <RCCEx_PLLSAI1_Config+0x86>
 8003b50:	2b03      	cmp	r3, #3
 8003b52:	d825      	bhi.n	8003ba0 <RCCEx_PLLSAI1_Config+0xa4>
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d002      	beq.n	8003b5e <RCCEx_PLLSAI1_Config+0x62>
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d009      	beq.n	8003b70 <RCCEx_PLLSAI1_Config+0x74>
 8003b5c:	e020      	b.n	8003ba0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003b5e:	4b60      	ldr	r3, [pc, #384]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d11d      	bne.n	8003ba6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b6e:	e01a      	b.n	8003ba6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003b70:	4b5b      	ldr	r3, [pc, #364]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d116      	bne.n	8003baa <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b80:	e013      	b.n	8003baa <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003b82:	4b57      	ldr	r3, [pc, #348]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d10f      	bne.n	8003bae <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003b8e:	4b54      	ldr	r3, [pc, #336]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d109      	bne.n	8003bae <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003b9e:	e006      	b.n	8003bae <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	73fb      	strb	r3, [r7, #15]
      break;
 8003ba4:	e004      	b.n	8003bb0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003ba6:	bf00      	nop
 8003ba8:	e002      	b.n	8003bb0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003baa:	bf00      	nop
 8003bac:	e000      	b.n	8003bb0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003bae:	bf00      	nop
    }

    if(status == HAL_OK)
 8003bb0:	7bfb      	ldrb	r3, [r7, #15]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d10d      	bne.n	8003bd2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003bb6:	4b4a      	ldr	r3, [pc, #296]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6819      	ldr	r1, [r3, #0]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	3b01      	subs	r3, #1
 8003bc8:	011b      	lsls	r3, r3, #4
 8003bca:	430b      	orrs	r3, r1
 8003bcc:	4944      	ldr	r1, [pc, #272]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003bd2:	7bfb      	ldrb	r3, [r7, #15]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d17d      	bne.n	8003cd4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003bd8:	4b41      	ldr	r3, [pc, #260]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a40      	ldr	r2, [pc, #256]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bde:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003be2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003be4:	f7fe fac6 	bl	8002174 <HAL_GetTick>
 8003be8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003bea:	e009      	b.n	8003c00 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003bec:	f7fe fac2 	bl	8002174 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	d902      	bls.n	8003c00 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	73fb      	strb	r3, [r7, #15]
        break;
 8003bfe:	e005      	b.n	8003c0c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c00:	4b37      	ldr	r3, [pc, #220]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d1ef      	bne.n	8003bec <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003c0c:	7bfb      	ldrb	r3, [r7, #15]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d160      	bne.n	8003cd4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d111      	bne.n	8003c3c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c18:	4b31      	ldr	r3, [pc, #196]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c1a:	691b      	ldr	r3, [r3, #16]
 8003c1c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003c20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c24:	687a      	ldr	r2, [r7, #4]
 8003c26:	6892      	ldr	r2, [r2, #8]
 8003c28:	0211      	lsls	r1, r2, #8
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	68d2      	ldr	r2, [r2, #12]
 8003c2e:	0912      	lsrs	r2, r2, #4
 8003c30:	0452      	lsls	r2, r2, #17
 8003c32:	430a      	orrs	r2, r1
 8003c34:	492a      	ldr	r1, [pc, #168]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c36:	4313      	orrs	r3, r2
 8003c38:	610b      	str	r3, [r1, #16]
 8003c3a:	e027      	b.n	8003c8c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d112      	bne.n	8003c68 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c42:	4b27      	ldr	r3, [pc, #156]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003c4a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	6892      	ldr	r2, [r2, #8]
 8003c52:	0211      	lsls	r1, r2, #8
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	6912      	ldr	r2, [r2, #16]
 8003c58:	0852      	lsrs	r2, r2, #1
 8003c5a:	3a01      	subs	r2, #1
 8003c5c:	0552      	lsls	r2, r2, #21
 8003c5e:	430a      	orrs	r2, r1
 8003c60:	491f      	ldr	r1, [pc, #124]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c62:	4313      	orrs	r3, r2
 8003c64:	610b      	str	r3, [r1, #16]
 8003c66:	e011      	b.n	8003c8c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c68:	4b1d      	ldr	r3, [pc, #116]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c6a:	691b      	ldr	r3, [r3, #16]
 8003c6c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003c70:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	6892      	ldr	r2, [r2, #8]
 8003c78:	0211      	lsls	r1, r2, #8
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	6952      	ldr	r2, [r2, #20]
 8003c7e:	0852      	lsrs	r2, r2, #1
 8003c80:	3a01      	subs	r2, #1
 8003c82:	0652      	lsls	r2, r2, #25
 8003c84:	430a      	orrs	r2, r1
 8003c86:	4916      	ldr	r1, [pc, #88]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003c8c:	4b14      	ldr	r3, [pc, #80]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a13      	ldr	r2, [pc, #76]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c92:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003c96:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c98:	f7fe fa6c 	bl	8002174 <HAL_GetTick>
 8003c9c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c9e:	e009      	b.n	8003cb4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ca0:	f7fe fa68 	bl	8002174 <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d902      	bls.n	8003cb4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	73fb      	strb	r3, [r7, #15]
          break;
 8003cb2:	e005      	b.n	8003cc0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003cb4:	4b0a      	ldr	r3, [pc, #40]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d0ef      	beq.n	8003ca0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003cc0:	7bfb      	ldrb	r3, [r7, #15]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d106      	bne.n	8003cd4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003cc6:	4b06      	ldr	r3, [pc, #24]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cc8:	691a      	ldr	r2, [r3, #16]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	699b      	ldr	r3, [r3, #24]
 8003cce:	4904      	ldr	r1, [pc, #16]	@ (8003ce0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3710      	adds	r7, #16
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop
 8003ce0:	40021000 	.word	0x40021000

08003ce4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003cf2:	4b6a      	ldr	r3, [pc, #424]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	f003 0303 	and.w	r3, r3, #3
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d018      	beq.n	8003d30 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003cfe:	4b67      	ldr	r3, [pc, #412]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	f003 0203 	and.w	r2, r3, #3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d10d      	bne.n	8003d2a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
       ||
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d009      	beq.n	8003d2a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003d16:	4b61      	ldr	r3, [pc, #388]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	091b      	lsrs	r3, r3, #4
 8003d1c:	f003 0307 	and.w	r3, r3, #7
 8003d20:	1c5a      	adds	r2, r3, #1
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	685b      	ldr	r3, [r3, #4]
       ||
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d047      	beq.n	8003dba <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	73fb      	strb	r3, [r7, #15]
 8003d2e:	e044      	b.n	8003dba <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	2b03      	cmp	r3, #3
 8003d36:	d018      	beq.n	8003d6a <RCCEx_PLLSAI2_Config+0x86>
 8003d38:	2b03      	cmp	r3, #3
 8003d3a:	d825      	bhi.n	8003d88 <RCCEx_PLLSAI2_Config+0xa4>
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d002      	beq.n	8003d46 <RCCEx_PLLSAI2_Config+0x62>
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d009      	beq.n	8003d58 <RCCEx_PLLSAI2_Config+0x74>
 8003d44:	e020      	b.n	8003d88 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d46:	4b55      	ldr	r3, [pc, #340]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0302 	and.w	r3, r3, #2
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d11d      	bne.n	8003d8e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d56:	e01a      	b.n	8003d8e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d58:	4b50      	ldr	r3, [pc, #320]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d116      	bne.n	8003d92 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d68:	e013      	b.n	8003d92 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d6a:	4b4c      	ldr	r3, [pc, #304]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10f      	bne.n	8003d96 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d76:	4b49      	ldr	r3, [pc, #292]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d109      	bne.n	8003d96 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d86:	e006      	b.n	8003d96 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	73fb      	strb	r3, [r7, #15]
      break;
 8003d8c:	e004      	b.n	8003d98 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d8e:	bf00      	nop
 8003d90:	e002      	b.n	8003d98 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d92:	bf00      	nop
 8003d94:	e000      	b.n	8003d98 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d96:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d98:	7bfb      	ldrb	r3, [r7, #15]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d10d      	bne.n	8003dba <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003d9e:	4b3f      	ldr	r3, [pc, #252]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003da0:	68db      	ldr	r3, [r3, #12]
 8003da2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6819      	ldr	r1, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	3b01      	subs	r3, #1
 8003db0:	011b      	lsls	r3, r3, #4
 8003db2:	430b      	orrs	r3, r1
 8003db4:	4939      	ldr	r1, [pc, #228]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003dba:	7bfb      	ldrb	r3, [r7, #15]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d167      	bne.n	8003e90 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003dc0:	4b36      	ldr	r3, [pc, #216]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a35      	ldr	r2, [pc, #212]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dcc:	f7fe f9d2 	bl	8002174 <HAL_GetTick>
 8003dd0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003dd2:	e009      	b.n	8003de8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003dd4:	f7fe f9ce 	bl	8002174 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d902      	bls.n	8003de8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	73fb      	strb	r3, [r7, #15]
        break;
 8003de6:	e005      	b.n	8003df4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003de8:	4b2c      	ldr	r3, [pc, #176]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d1ef      	bne.n	8003dd4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003df4:	7bfb      	ldrb	r3, [r7, #15]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d14a      	bne.n	8003e90 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d111      	bne.n	8003e24 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e00:	4b26      	ldr	r3, [pc, #152]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e02:	695b      	ldr	r3, [r3, #20]
 8003e04:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003e08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e0c:	687a      	ldr	r2, [r7, #4]
 8003e0e:	6892      	ldr	r2, [r2, #8]
 8003e10:	0211      	lsls	r1, r2, #8
 8003e12:	687a      	ldr	r2, [r7, #4]
 8003e14:	68d2      	ldr	r2, [r2, #12]
 8003e16:	0912      	lsrs	r2, r2, #4
 8003e18:	0452      	lsls	r2, r2, #17
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	491f      	ldr	r1, [pc, #124]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	614b      	str	r3, [r1, #20]
 8003e22:	e011      	b.n	8003e48 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e24:	4b1d      	ldr	r3, [pc, #116]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e26:	695b      	ldr	r3, [r3, #20]
 8003e28:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003e2c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	6892      	ldr	r2, [r2, #8]
 8003e34:	0211      	lsls	r1, r2, #8
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	6912      	ldr	r2, [r2, #16]
 8003e3a:	0852      	lsrs	r2, r2, #1
 8003e3c:	3a01      	subs	r2, #1
 8003e3e:	0652      	lsls	r2, r2, #25
 8003e40:	430a      	orrs	r2, r1
 8003e42:	4916      	ldr	r1, [pc, #88]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e44:	4313      	orrs	r3, r2
 8003e46:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003e48:	4b14      	ldr	r3, [pc, #80]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a13      	ldr	r2, [pc, #76]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e52:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e54:	f7fe f98e 	bl	8002174 <HAL_GetTick>
 8003e58:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e5a:	e009      	b.n	8003e70 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e5c:	f7fe f98a 	bl	8002174 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d902      	bls.n	8003e70 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	73fb      	strb	r3, [r7, #15]
          break;
 8003e6e:	e005      	b.n	8003e7c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e70:	4b0a      	ldr	r3, [pc, #40]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d0ef      	beq.n	8003e5c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003e7c:	7bfb      	ldrb	r3, [r7, #15]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d106      	bne.n	8003e90 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003e82:	4b06      	ldr	r3, [pc, #24]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e84:	695a      	ldr	r2, [r3, #20]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	695b      	ldr	r3, [r3, #20]
 8003e8a:	4904      	ldr	r1, [pc, #16]	@ (8003e9c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3710      	adds	r7, #16
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	bf00      	nop
 8003e9c:	40021000 	.word	0x40021000

08003ea0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d101      	bne.n	8003eb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e049      	b.n	8003f46 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d106      	bne.n	8003ecc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f7fd fe7e 	bl	8001bc8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2202      	movs	r2, #2
 8003ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	3304      	adds	r3, #4
 8003edc:	4619      	mov	r1, r3
 8003ede:	4610      	mov	r0, r2
 8003ee0:	f000 fc7a 	bl	80047d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f44:	2300      	movs	r3, #0
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3708      	adds	r7, #8
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
	...

08003f50 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b085      	sub	sp, #20
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f5e:	b2db      	uxtb	r3, r3
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d001      	beq.n	8003f68 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e047      	b.n	8003ff8 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2202      	movs	r2, #2
 8003f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a23      	ldr	r2, [pc, #140]	@ (8004004 <HAL_TIM_Base_Start+0xb4>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d01d      	beq.n	8003fb6 <HAL_TIM_Base_Start+0x66>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f82:	d018      	beq.n	8003fb6 <HAL_TIM_Base_Start+0x66>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a1f      	ldr	r2, [pc, #124]	@ (8004008 <HAL_TIM_Base_Start+0xb8>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d013      	beq.n	8003fb6 <HAL_TIM_Base_Start+0x66>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a1e      	ldr	r2, [pc, #120]	@ (800400c <HAL_TIM_Base_Start+0xbc>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d00e      	beq.n	8003fb6 <HAL_TIM_Base_Start+0x66>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a1c      	ldr	r2, [pc, #112]	@ (8004010 <HAL_TIM_Base_Start+0xc0>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d009      	beq.n	8003fb6 <HAL_TIM_Base_Start+0x66>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a1b      	ldr	r2, [pc, #108]	@ (8004014 <HAL_TIM_Base_Start+0xc4>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d004      	beq.n	8003fb6 <HAL_TIM_Base_Start+0x66>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a19      	ldr	r2, [pc, #100]	@ (8004018 <HAL_TIM_Base_Start+0xc8>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d115      	bne.n	8003fe2 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	689a      	ldr	r2, [r3, #8]
 8003fbc:	4b17      	ldr	r3, [pc, #92]	@ (800401c <HAL_TIM_Base_Start+0xcc>)
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2b06      	cmp	r3, #6
 8003fc6:	d015      	beq.n	8003ff4 <HAL_TIM_Base_Start+0xa4>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fce:	d011      	beq.n	8003ff4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f042 0201 	orr.w	r2, r2, #1
 8003fde:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fe0:	e008      	b.n	8003ff4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f042 0201 	orr.w	r2, r2, #1
 8003ff0:	601a      	str	r2, [r3, #0]
 8003ff2:	e000      	b.n	8003ff6 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ff4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ff6:	2300      	movs	r3, #0
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3714      	adds	r7, #20
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr
 8004004:	40012c00 	.word	0x40012c00
 8004008:	40000400 	.word	0x40000400
 800400c:	40000800 	.word	0x40000800
 8004010:	40000c00 	.word	0x40000c00
 8004014:	40013400 	.word	0x40013400
 8004018:	40014000 	.word	0x40014000
 800401c:	00010007 	.word	0x00010007

08004020 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d101      	bne.n	8004032 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e049      	b.n	80040c6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004038:	b2db      	uxtb	r3, r3
 800403a:	2b00      	cmp	r3, #0
 800403c:	d106      	bne.n	800404c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f000 f841 	bl	80040ce <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2202      	movs	r2, #2
 8004050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	3304      	adds	r3, #4
 800405c:	4619      	mov	r1, r3
 800405e:	4610      	mov	r0, r2
 8004060:	f000 fbba 	bl	80047d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040c4:	2300      	movs	r3, #0
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}

080040ce <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80040ce:	b480      	push	{r7}
 80040d0:	b083      	sub	sp, #12
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80040d6:	bf00      	nop
 80040d8:	370c      	adds	r7, #12
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
	...

080040e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
 80040ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d109      	bne.n	8004108 <HAL_TIM_PWM_Start+0x24>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	bf14      	ite	ne
 8004100:	2301      	movne	r3, #1
 8004102:	2300      	moveq	r3, #0
 8004104:	b2db      	uxtb	r3, r3
 8004106:	e03c      	b.n	8004182 <HAL_TIM_PWM_Start+0x9e>
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	2b04      	cmp	r3, #4
 800410c:	d109      	bne.n	8004122 <HAL_TIM_PWM_Start+0x3e>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004114:	b2db      	uxtb	r3, r3
 8004116:	2b01      	cmp	r3, #1
 8004118:	bf14      	ite	ne
 800411a:	2301      	movne	r3, #1
 800411c:	2300      	moveq	r3, #0
 800411e:	b2db      	uxtb	r3, r3
 8004120:	e02f      	b.n	8004182 <HAL_TIM_PWM_Start+0x9e>
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	2b08      	cmp	r3, #8
 8004126:	d109      	bne.n	800413c <HAL_TIM_PWM_Start+0x58>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800412e:	b2db      	uxtb	r3, r3
 8004130:	2b01      	cmp	r3, #1
 8004132:	bf14      	ite	ne
 8004134:	2301      	movne	r3, #1
 8004136:	2300      	moveq	r3, #0
 8004138:	b2db      	uxtb	r3, r3
 800413a:	e022      	b.n	8004182 <HAL_TIM_PWM_Start+0x9e>
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	2b0c      	cmp	r3, #12
 8004140:	d109      	bne.n	8004156 <HAL_TIM_PWM_Start+0x72>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004148:	b2db      	uxtb	r3, r3
 800414a:	2b01      	cmp	r3, #1
 800414c:	bf14      	ite	ne
 800414e:	2301      	movne	r3, #1
 8004150:	2300      	moveq	r3, #0
 8004152:	b2db      	uxtb	r3, r3
 8004154:	e015      	b.n	8004182 <HAL_TIM_PWM_Start+0x9e>
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	2b10      	cmp	r3, #16
 800415a:	d109      	bne.n	8004170 <HAL_TIM_PWM_Start+0x8c>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004162:	b2db      	uxtb	r3, r3
 8004164:	2b01      	cmp	r3, #1
 8004166:	bf14      	ite	ne
 8004168:	2301      	movne	r3, #1
 800416a:	2300      	moveq	r3, #0
 800416c:	b2db      	uxtb	r3, r3
 800416e:	e008      	b.n	8004182 <HAL_TIM_PWM_Start+0x9e>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004176:	b2db      	uxtb	r3, r3
 8004178:	2b01      	cmp	r3, #1
 800417a:	bf14      	ite	ne
 800417c:	2301      	movne	r3, #1
 800417e:	2300      	moveq	r3, #0
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d001      	beq.n	800418a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e09c      	b.n	80042c4 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d104      	bne.n	800419a <HAL_TIM_PWM_Start+0xb6>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2202      	movs	r2, #2
 8004194:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004198:	e023      	b.n	80041e2 <HAL_TIM_PWM_Start+0xfe>
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	2b04      	cmp	r3, #4
 800419e:	d104      	bne.n	80041aa <HAL_TIM_PWM_Start+0xc6>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2202      	movs	r2, #2
 80041a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041a8:	e01b      	b.n	80041e2 <HAL_TIM_PWM_Start+0xfe>
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	2b08      	cmp	r3, #8
 80041ae:	d104      	bne.n	80041ba <HAL_TIM_PWM_Start+0xd6>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2202      	movs	r2, #2
 80041b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041b8:	e013      	b.n	80041e2 <HAL_TIM_PWM_Start+0xfe>
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	2b0c      	cmp	r3, #12
 80041be:	d104      	bne.n	80041ca <HAL_TIM_PWM_Start+0xe6>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2202      	movs	r2, #2
 80041c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80041c8:	e00b      	b.n	80041e2 <HAL_TIM_PWM_Start+0xfe>
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	2b10      	cmp	r3, #16
 80041ce:	d104      	bne.n	80041da <HAL_TIM_PWM_Start+0xf6>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2202      	movs	r2, #2
 80041d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041d8:	e003      	b.n	80041e2 <HAL_TIM_PWM_Start+0xfe>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2202      	movs	r2, #2
 80041de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	2201      	movs	r2, #1
 80041e8:	6839      	ldr	r1, [r7, #0]
 80041ea:	4618      	mov	r0, r3
 80041ec:	f000 ff0a 	bl	8005004 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a35      	ldr	r2, [pc, #212]	@ (80042cc <HAL_TIM_PWM_Start+0x1e8>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d013      	beq.n	8004222 <HAL_TIM_PWM_Start+0x13e>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a34      	ldr	r2, [pc, #208]	@ (80042d0 <HAL_TIM_PWM_Start+0x1ec>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d00e      	beq.n	8004222 <HAL_TIM_PWM_Start+0x13e>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a32      	ldr	r2, [pc, #200]	@ (80042d4 <HAL_TIM_PWM_Start+0x1f0>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d009      	beq.n	8004222 <HAL_TIM_PWM_Start+0x13e>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a31      	ldr	r2, [pc, #196]	@ (80042d8 <HAL_TIM_PWM_Start+0x1f4>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d004      	beq.n	8004222 <HAL_TIM_PWM_Start+0x13e>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a2f      	ldr	r2, [pc, #188]	@ (80042dc <HAL_TIM_PWM_Start+0x1f8>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d101      	bne.n	8004226 <HAL_TIM_PWM_Start+0x142>
 8004222:	2301      	movs	r3, #1
 8004224:	e000      	b.n	8004228 <HAL_TIM_PWM_Start+0x144>
 8004226:	2300      	movs	r3, #0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d007      	beq.n	800423c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800423a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a22      	ldr	r2, [pc, #136]	@ (80042cc <HAL_TIM_PWM_Start+0x1e8>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d01d      	beq.n	8004282 <HAL_TIM_PWM_Start+0x19e>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800424e:	d018      	beq.n	8004282 <HAL_TIM_PWM_Start+0x19e>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a22      	ldr	r2, [pc, #136]	@ (80042e0 <HAL_TIM_PWM_Start+0x1fc>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d013      	beq.n	8004282 <HAL_TIM_PWM_Start+0x19e>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a21      	ldr	r2, [pc, #132]	@ (80042e4 <HAL_TIM_PWM_Start+0x200>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d00e      	beq.n	8004282 <HAL_TIM_PWM_Start+0x19e>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a1f      	ldr	r2, [pc, #124]	@ (80042e8 <HAL_TIM_PWM_Start+0x204>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d009      	beq.n	8004282 <HAL_TIM_PWM_Start+0x19e>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a17      	ldr	r2, [pc, #92]	@ (80042d0 <HAL_TIM_PWM_Start+0x1ec>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d004      	beq.n	8004282 <HAL_TIM_PWM_Start+0x19e>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a15      	ldr	r2, [pc, #84]	@ (80042d4 <HAL_TIM_PWM_Start+0x1f0>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d115      	bne.n	80042ae <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	689a      	ldr	r2, [r3, #8]
 8004288:	4b18      	ldr	r3, [pc, #96]	@ (80042ec <HAL_TIM_PWM_Start+0x208>)
 800428a:	4013      	ands	r3, r2
 800428c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2b06      	cmp	r3, #6
 8004292:	d015      	beq.n	80042c0 <HAL_TIM_PWM_Start+0x1dc>
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800429a:	d011      	beq.n	80042c0 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f042 0201 	orr.w	r2, r2, #1
 80042aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ac:	e008      	b.n	80042c0 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f042 0201 	orr.w	r2, r2, #1
 80042bc:	601a      	str	r2, [r3, #0]
 80042be:	e000      	b.n	80042c2 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042c0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80042c2:	2300      	movs	r3, #0
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3710      	adds	r7, #16
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}
 80042cc:	40012c00 	.word	0x40012c00
 80042d0:	40013400 	.word	0x40013400
 80042d4:	40014000 	.word	0x40014000
 80042d8:	40014400 	.word	0x40014400
 80042dc:	40014800 	.word	0x40014800
 80042e0:	40000400 	.word	0x40000400
 80042e4:	40000800 	.word	0x40000800
 80042e8:	40000c00 	.word	0x40000c00
 80042ec:	00010007 	.word	0x00010007

080042f0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2200      	movs	r2, #0
 8004300:	6839      	ldr	r1, [r7, #0]
 8004302:	4618      	mov	r0, r3
 8004304:	f000 fe7e 	bl	8005004 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a3e      	ldr	r2, [pc, #248]	@ (8004408 <HAL_TIM_PWM_Stop+0x118>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d013      	beq.n	800433a <HAL_TIM_PWM_Stop+0x4a>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a3d      	ldr	r2, [pc, #244]	@ (800440c <HAL_TIM_PWM_Stop+0x11c>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d00e      	beq.n	800433a <HAL_TIM_PWM_Stop+0x4a>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a3b      	ldr	r2, [pc, #236]	@ (8004410 <HAL_TIM_PWM_Stop+0x120>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d009      	beq.n	800433a <HAL_TIM_PWM_Stop+0x4a>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a3a      	ldr	r2, [pc, #232]	@ (8004414 <HAL_TIM_PWM_Stop+0x124>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d004      	beq.n	800433a <HAL_TIM_PWM_Stop+0x4a>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a38      	ldr	r2, [pc, #224]	@ (8004418 <HAL_TIM_PWM_Stop+0x128>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d101      	bne.n	800433e <HAL_TIM_PWM_Stop+0x4e>
 800433a:	2301      	movs	r3, #1
 800433c:	e000      	b.n	8004340 <HAL_TIM_PWM_Stop+0x50>
 800433e:	2300      	movs	r3, #0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d017      	beq.n	8004374 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	6a1a      	ldr	r2, [r3, #32]
 800434a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800434e:	4013      	ands	r3, r2
 8004350:	2b00      	cmp	r3, #0
 8004352:	d10f      	bne.n	8004374 <HAL_TIM_PWM_Stop+0x84>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	6a1a      	ldr	r2, [r3, #32]
 800435a:	f240 4344 	movw	r3, #1092	@ 0x444
 800435e:	4013      	ands	r3, r2
 8004360:	2b00      	cmp	r3, #0
 8004362:	d107      	bne.n	8004374 <HAL_TIM_PWM_Stop+0x84>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004372:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6a1a      	ldr	r2, [r3, #32]
 800437a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800437e:	4013      	ands	r3, r2
 8004380:	2b00      	cmp	r3, #0
 8004382:	d10f      	bne.n	80043a4 <HAL_TIM_PWM_Stop+0xb4>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	6a1a      	ldr	r2, [r3, #32]
 800438a:	f240 4344 	movw	r3, #1092	@ 0x444
 800438e:	4013      	ands	r3, r2
 8004390:	2b00      	cmp	r3, #0
 8004392:	d107      	bne.n	80043a4 <HAL_TIM_PWM_Stop+0xb4>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f022 0201 	bic.w	r2, r2, #1
 80043a2:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d104      	bne.n	80043b4 <HAL_TIM_PWM_Stop+0xc4>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2201      	movs	r2, #1
 80043ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043b2:	e023      	b.n	80043fc <HAL_TIM_PWM_Stop+0x10c>
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	2b04      	cmp	r3, #4
 80043b8:	d104      	bne.n	80043c4 <HAL_TIM_PWM_Stop+0xd4>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2201      	movs	r2, #1
 80043be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043c2:	e01b      	b.n	80043fc <HAL_TIM_PWM_Stop+0x10c>
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	2b08      	cmp	r3, #8
 80043c8:	d104      	bne.n	80043d4 <HAL_TIM_PWM_Stop+0xe4>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2201      	movs	r2, #1
 80043ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043d2:	e013      	b.n	80043fc <HAL_TIM_PWM_Stop+0x10c>
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	2b0c      	cmp	r3, #12
 80043d8:	d104      	bne.n	80043e4 <HAL_TIM_PWM_Stop+0xf4>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80043e2:	e00b      	b.n	80043fc <HAL_TIM_PWM_Stop+0x10c>
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	2b10      	cmp	r3, #16
 80043e8:	d104      	bne.n	80043f4 <HAL_TIM_PWM_Stop+0x104>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2201      	movs	r2, #1
 80043ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043f2:	e003      	b.n	80043fc <HAL_TIM_PWM_Stop+0x10c>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3708      	adds	r7, #8
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	40012c00 	.word	0x40012c00
 800440c:	40013400 	.word	0x40013400
 8004410:	40014000 	.word	0x40014000
 8004414:	40014400 	.word	0x40014400
 8004418:	40014800 	.word	0x40014800

0800441c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b086      	sub	sp, #24
 8004420:	af00      	add	r7, sp, #0
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	60b9      	str	r1, [r7, #8]
 8004426:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004428:	2300      	movs	r3, #0
 800442a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004432:	2b01      	cmp	r3, #1
 8004434:	d101      	bne.n	800443a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004436:	2302      	movs	r3, #2
 8004438:	e0ff      	b.n	800463a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2201      	movs	r2, #1
 800443e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2b14      	cmp	r3, #20
 8004446:	f200 80f0 	bhi.w	800462a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800444a:	a201      	add	r2, pc, #4	@ (adr r2, 8004450 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800444c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004450:	080044a5 	.word	0x080044a5
 8004454:	0800462b 	.word	0x0800462b
 8004458:	0800462b 	.word	0x0800462b
 800445c:	0800462b 	.word	0x0800462b
 8004460:	080044e5 	.word	0x080044e5
 8004464:	0800462b 	.word	0x0800462b
 8004468:	0800462b 	.word	0x0800462b
 800446c:	0800462b 	.word	0x0800462b
 8004470:	08004527 	.word	0x08004527
 8004474:	0800462b 	.word	0x0800462b
 8004478:	0800462b 	.word	0x0800462b
 800447c:	0800462b 	.word	0x0800462b
 8004480:	08004567 	.word	0x08004567
 8004484:	0800462b 	.word	0x0800462b
 8004488:	0800462b 	.word	0x0800462b
 800448c:	0800462b 	.word	0x0800462b
 8004490:	080045a9 	.word	0x080045a9
 8004494:	0800462b 	.word	0x0800462b
 8004498:	0800462b 	.word	0x0800462b
 800449c:	0800462b 	.word	0x0800462b
 80044a0:	080045e9 	.word	0x080045e9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	68b9      	ldr	r1, [r7, #8]
 80044aa:	4618      	mov	r0, r3
 80044ac:	f000 fa3a 	bl	8004924 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	699a      	ldr	r2, [r3, #24]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f042 0208 	orr.w	r2, r2, #8
 80044be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	699a      	ldr	r2, [r3, #24]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f022 0204 	bic.w	r2, r2, #4
 80044ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	6999      	ldr	r1, [r3, #24]
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	691a      	ldr	r2, [r3, #16]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	430a      	orrs	r2, r1
 80044e0:	619a      	str	r2, [r3, #24]
      break;
 80044e2:	e0a5      	b.n	8004630 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68b9      	ldr	r1, [r7, #8]
 80044ea:	4618      	mov	r0, r3
 80044ec:	f000 faaa 	bl	8004a44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	699a      	ldr	r2, [r3, #24]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	699a      	ldr	r2, [r3, #24]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800450e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	6999      	ldr	r1, [r3, #24]
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	691b      	ldr	r3, [r3, #16]
 800451a:	021a      	lsls	r2, r3, #8
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	430a      	orrs	r2, r1
 8004522:	619a      	str	r2, [r3, #24]
      break;
 8004524:	e084      	b.n	8004630 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	68b9      	ldr	r1, [r7, #8]
 800452c:	4618      	mov	r0, r3
 800452e:	f000 fb13 	bl	8004b58 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	69da      	ldr	r2, [r3, #28]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f042 0208 	orr.w	r2, r2, #8
 8004540:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	69da      	ldr	r2, [r3, #28]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f022 0204 	bic.w	r2, r2, #4
 8004550:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	69d9      	ldr	r1, [r3, #28]
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	691a      	ldr	r2, [r3, #16]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	430a      	orrs	r2, r1
 8004562:	61da      	str	r2, [r3, #28]
      break;
 8004564:	e064      	b.n	8004630 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	68b9      	ldr	r1, [r7, #8]
 800456c:	4618      	mov	r0, r3
 800456e:	f000 fb7b 	bl	8004c68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	69da      	ldr	r2, [r3, #28]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004580:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	69da      	ldr	r2, [r3, #28]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004590:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	69d9      	ldr	r1, [r3, #28]
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	691b      	ldr	r3, [r3, #16]
 800459c:	021a      	lsls	r2, r3, #8
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	430a      	orrs	r2, r1
 80045a4:	61da      	str	r2, [r3, #28]
      break;
 80045a6:	e043      	b.n	8004630 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	68b9      	ldr	r1, [r7, #8]
 80045ae:	4618      	mov	r0, r3
 80045b0:	f000 fbc4 	bl	8004d3c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f042 0208 	orr.w	r2, r2, #8
 80045c2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f022 0204 	bic.w	r2, r2, #4
 80045d2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	691a      	ldr	r2, [r3, #16]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	430a      	orrs	r2, r1
 80045e4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80045e6:	e023      	b.n	8004630 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	68b9      	ldr	r1, [r7, #8]
 80045ee:	4618      	mov	r0, r3
 80045f0:	f000 fc08 	bl	8004e04 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004602:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004612:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	691b      	ldr	r3, [r3, #16]
 800461e:	021a      	lsls	r2, r3, #8
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	430a      	orrs	r2, r1
 8004626:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004628:	e002      	b.n	8004630 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	75fb      	strb	r3, [r7, #23]
      break;
 800462e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2200      	movs	r2, #0
 8004634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004638:	7dfb      	ldrb	r3, [r7, #23]
}
 800463a:	4618      	mov	r0, r3
 800463c:	3718      	adds	r7, #24
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
 8004642:	bf00      	nop

08004644 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b084      	sub	sp, #16
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800464e:	2300      	movs	r3, #0
 8004650:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004658:	2b01      	cmp	r3, #1
 800465a:	d101      	bne.n	8004660 <HAL_TIM_ConfigClockSource+0x1c>
 800465c:	2302      	movs	r3, #2
 800465e:	e0b6      	b.n	80047ce <HAL_TIM_ConfigClockSource+0x18a>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2202      	movs	r2, #2
 800466c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800467e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004682:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800468a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	68ba      	ldr	r2, [r7, #8]
 8004692:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800469c:	d03e      	beq.n	800471c <HAL_TIM_ConfigClockSource+0xd8>
 800469e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046a2:	f200 8087 	bhi.w	80047b4 <HAL_TIM_ConfigClockSource+0x170>
 80046a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046aa:	f000 8086 	beq.w	80047ba <HAL_TIM_ConfigClockSource+0x176>
 80046ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046b2:	d87f      	bhi.n	80047b4 <HAL_TIM_ConfigClockSource+0x170>
 80046b4:	2b70      	cmp	r3, #112	@ 0x70
 80046b6:	d01a      	beq.n	80046ee <HAL_TIM_ConfigClockSource+0xaa>
 80046b8:	2b70      	cmp	r3, #112	@ 0x70
 80046ba:	d87b      	bhi.n	80047b4 <HAL_TIM_ConfigClockSource+0x170>
 80046bc:	2b60      	cmp	r3, #96	@ 0x60
 80046be:	d050      	beq.n	8004762 <HAL_TIM_ConfigClockSource+0x11e>
 80046c0:	2b60      	cmp	r3, #96	@ 0x60
 80046c2:	d877      	bhi.n	80047b4 <HAL_TIM_ConfigClockSource+0x170>
 80046c4:	2b50      	cmp	r3, #80	@ 0x50
 80046c6:	d03c      	beq.n	8004742 <HAL_TIM_ConfigClockSource+0xfe>
 80046c8:	2b50      	cmp	r3, #80	@ 0x50
 80046ca:	d873      	bhi.n	80047b4 <HAL_TIM_ConfigClockSource+0x170>
 80046cc:	2b40      	cmp	r3, #64	@ 0x40
 80046ce:	d058      	beq.n	8004782 <HAL_TIM_ConfigClockSource+0x13e>
 80046d0:	2b40      	cmp	r3, #64	@ 0x40
 80046d2:	d86f      	bhi.n	80047b4 <HAL_TIM_ConfigClockSource+0x170>
 80046d4:	2b30      	cmp	r3, #48	@ 0x30
 80046d6:	d064      	beq.n	80047a2 <HAL_TIM_ConfigClockSource+0x15e>
 80046d8:	2b30      	cmp	r3, #48	@ 0x30
 80046da:	d86b      	bhi.n	80047b4 <HAL_TIM_ConfigClockSource+0x170>
 80046dc:	2b20      	cmp	r3, #32
 80046de:	d060      	beq.n	80047a2 <HAL_TIM_ConfigClockSource+0x15e>
 80046e0:	2b20      	cmp	r3, #32
 80046e2:	d867      	bhi.n	80047b4 <HAL_TIM_ConfigClockSource+0x170>
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d05c      	beq.n	80047a2 <HAL_TIM_ConfigClockSource+0x15e>
 80046e8:	2b10      	cmp	r3, #16
 80046ea:	d05a      	beq.n	80047a2 <HAL_TIM_ConfigClockSource+0x15e>
 80046ec:	e062      	b.n	80047b4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046fe:	f000 fc61 	bl	8004fc4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004710:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68ba      	ldr	r2, [r7, #8]
 8004718:	609a      	str	r2, [r3, #8]
      break;
 800471a:	e04f      	b.n	80047bc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800472c:	f000 fc4a 	bl	8004fc4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	689a      	ldr	r2, [r3, #8]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800473e:	609a      	str	r2, [r3, #8]
      break;
 8004740:	e03c      	b.n	80047bc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800474e:	461a      	mov	r2, r3
 8004750:	f000 fbbe 	bl	8004ed0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	2150      	movs	r1, #80	@ 0x50
 800475a:	4618      	mov	r0, r3
 800475c:	f000 fc17 	bl	8004f8e <TIM_ITRx_SetConfig>
      break;
 8004760:	e02c      	b.n	80047bc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800476e:	461a      	mov	r2, r3
 8004770:	f000 fbdd 	bl	8004f2e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	2160      	movs	r1, #96	@ 0x60
 800477a:	4618      	mov	r0, r3
 800477c:	f000 fc07 	bl	8004f8e <TIM_ITRx_SetConfig>
      break;
 8004780:	e01c      	b.n	80047bc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800478e:	461a      	mov	r2, r3
 8004790:	f000 fb9e 	bl	8004ed0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	2140      	movs	r1, #64	@ 0x40
 800479a:	4618      	mov	r0, r3
 800479c:	f000 fbf7 	bl	8004f8e <TIM_ITRx_SetConfig>
      break;
 80047a0:	e00c      	b.n	80047bc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4619      	mov	r1, r3
 80047ac:	4610      	mov	r0, r2
 80047ae:	f000 fbee 	bl	8004f8e <TIM_ITRx_SetConfig>
      break;
 80047b2:	e003      	b.n	80047bc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	73fb      	strb	r3, [r7, #15]
      break;
 80047b8:	e000      	b.n	80047bc <HAL_TIM_ConfigClockSource+0x178>
      break;
 80047ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
	...

080047d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80047d8:	b480      	push	{r7}
 80047da:	b085      	sub	sp, #20
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a46      	ldr	r2, [pc, #280]	@ (8004904 <TIM_Base_SetConfig+0x12c>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d013      	beq.n	8004818 <TIM_Base_SetConfig+0x40>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047f6:	d00f      	beq.n	8004818 <TIM_Base_SetConfig+0x40>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	4a43      	ldr	r2, [pc, #268]	@ (8004908 <TIM_Base_SetConfig+0x130>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d00b      	beq.n	8004818 <TIM_Base_SetConfig+0x40>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4a42      	ldr	r2, [pc, #264]	@ (800490c <TIM_Base_SetConfig+0x134>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d007      	beq.n	8004818 <TIM_Base_SetConfig+0x40>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a41      	ldr	r2, [pc, #260]	@ (8004910 <TIM_Base_SetConfig+0x138>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d003      	beq.n	8004818 <TIM_Base_SetConfig+0x40>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	4a40      	ldr	r2, [pc, #256]	@ (8004914 <TIM_Base_SetConfig+0x13c>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d108      	bne.n	800482a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800481e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	68fa      	ldr	r2, [r7, #12]
 8004826:	4313      	orrs	r3, r2
 8004828:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a35      	ldr	r2, [pc, #212]	@ (8004904 <TIM_Base_SetConfig+0x12c>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d01f      	beq.n	8004872 <TIM_Base_SetConfig+0x9a>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004838:	d01b      	beq.n	8004872 <TIM_Base_SetConfig+0x9a>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a32      	ldr	r2, [pc, #200]	@ (8004908 <TIM_Base_SetConfig+0x130>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d017      	beq.n	8004872 <TIM_Base_SetConfig+0x9a>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a31      	ldr	r2, [pc, #196]	@ (800490c <TIM_Base_SetConfig+0x134>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d013      	beq.n	8004872 <TIM_Base_SetConfig+0x9a>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a30      	ldr	r2, [pc, #192]	@ (8004910 <TIM_Base_SetConfig+0x138>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d00f      	beq.n	8004872 <TIM_Base_SetConfig+0x9a>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a2f      	ldr	r2, [pc, #188]	@ (8004914 <TIM_Base_SetConfig+0x13c>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d00b      	beq.n	8004872 <TIM_Base_SetConfig+0x9a>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a2e      	ldr	r2, [pc, #184]	@ (8004918 <TIM_Base_SetConfig+0x140>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d007      	beq.n	8004872 <TIM_Base_SetConfig+0x9a>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	4a2d      	ldr	r2, [pc, #180]	@ (800491c <TIM_Base_SetConfig+0x144>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d003      	beq.n	8004872 <TIM_Base_SetConfig+0x9a>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a2c      	ldr	r2, [pc, #176]	@ (8004920 <TIM_Base_SetConfig+0x148>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d108      	bne.n	8004884 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004878:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	68db      	ldr	r3, [r3, #12]
 800487e:	68fa      	ldr	r2, [r7, #12]
 8004880:	4313      	orrs	r3, r2
 8004882:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	695b      	ldr	r3, [r3, #20]
 800488e:	4313      	orrs	r3, r2
 8004890:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	68fa      	ldr	r2, [r7, #12]
 8004896:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	689a      	ldr	r2, [r3, #8]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a16      	ldr	r2, [pc, #88]	@ (8004904 <TIM_Base_SetConfig+0x12c>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d00f      	beq.n	80048d0 <TIM_Base_SetConfig+0xf8>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4a18      	ldr	r2, [pc, #96]	@ (8004914 <TIM_Base_SetConfig+0x13c>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d00b      	beq.n	80048d0 <TIM_Base_SetConfig+0xf8>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	4a17      	ldr	r2, [pc, #92]	@ (8004918 <TIM_Base_SetConfig+0x140>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d007      	beq.n	80048d0 <TIM_Base_SetConfig+0xf8>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	4a16      	ldr	r2, [pc, #88]	@ (800491c <TIM_Base_SetConfig+0x144>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d003      	beq.n	80048d0 <TIM_Base_SetConfig+0xf8>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	4a15      	ldr	r2, [pc, #84]	@ (8004920 <TIM_Base_SetConfig+0x148>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d103      	bne.n	80048d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	691a      	ldr	r2, [r3, #16]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	691b      	ldr	r3, [r3, #16]
 80048e2:	f003 0301 	and.w	r3, r3, #1
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d105      	bne.n	80048f6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	691b      	ldr	r3, [r3, #16]
 80048ee:	f023 0201 	bic.w	r2, r3, #1
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	611a      	str	r2, [r3, #16]
  }
}
 80048f6:	bf00      	nop
 80048f8:	3714      	adds	r7, #20
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	40012c00 	.word	0x40012c00
 8004908:	40000400 	.word	0x40000400
 800490c:	40000800 	.word	0x40000800
 8004910:	40000c00 	.word	0x40000c00
 8004914:	40013400 	.word	0x40013400
 8004918:	40014000 	.word	0x40014000
 800491c:	40014400 	.word	0x40014400
 8004920:	40014800 	.word	0x40014800

08004924 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004924:	b480      	push	{r7}
 8004926:	b087      	sub	sp, #28
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6a1b      	ldr	r3, [r3, #32]
 8004938:	f023 0201 	bic.w	r2, r3, #1
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	699b      	ldr	r3, [r3, #24]
 800494a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004952:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004956:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f023 0303 	bic.w	r3, r3, #3
 800495e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	4313      	orrs	r3, r2
 8004968:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	f023 0302 	bic.w	r3, r3, #2
 8004970:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	697a      	ldr	r2, [r7, #20]
 8004978:	4313      	orrs	r3, r2
 800497a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a2c      	ldr	r2, [pc, #176]	@ (8004a30 <TIM_OC1_SetConfig+0x10c>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d00f      	beq.n	80049a4 <TIM_OC1_SetConfig+0x80>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	4a2b      	ldr	r2, [pc, #172]	@ (8004a34 <TIM_OC1_SetConfig+0x110>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d00b      	beq.n	80049a4 <TIM_OC1_SetConfig+0x80>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4a2a      	ldr	r2, [pc, #168]	@ (8004a38 <TIM_OC1_SetConfig+0x114>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d007      	beq.n	80049a4 <TIM_OC1_SetConfig+0x80>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	4a29      	ldr	r2, [pc, #164]	@ (8004a3c <TIM_OC1_SetConfig+0x118>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d003      	beq.n	80049a4 <TIM_OC1_SetConfig+0x80>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4a28      	ldr	r2, [pc, #160]	@ (8004a40 <TIM_OC1_SetConfig+0x11c>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d10c      	bne.n	80049be <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	f023 0308 	bic.w	r3, r3, #8
 80049aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	68db      	ldr	r3, [r3, #12]
 80049b0:	697a      	ldr	r2, [r7, #20]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	f023 0304 	bic.w	r3, r3, #4
 80049bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a1b      	ldr	r2, [pc, #108]	@ (8004a30 <TIM_OC1_SetConfig+0x10c>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d00f      	beq.n	80049e6 <TIM_OC1_SetConfig+0xc2>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a1a      	ldr	r2, [pc, #104]	@ (8004a34 <TIM_OC1_SetConfig+0x110>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d00b      	beq.n	80049e6 <TIM_OC1_SetConfig+0xc2>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a19      	ldr	r2, [pc, #100]	@ (8004a38 <TIM_OC1_SetConfig+0x114>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d007      	beq.n	80049e6 <TIM_OC1_SetConfig+0xc2>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a18      	ldr	r2, [pc, #96]	@ (8004a3c <TIM_OC1_SetConfig+0x118>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d003      	beq.n	80049e6 <TIM_OC1_SetConfig+0xc2>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a17      	ldr	r2, [pc, #92]	@ (8004a40 <TIM_OC1_SetConfig+0x11c>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d111      	bne.n	8004a0a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	695b      	ldr	r3, [r3, #20]
 80049fa:	693a      	ldr	r2, [r7, #16]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	699b      	ldr	r3, [r3, #24]
 8004a04:	693a      	ldr	r2, [r7, #16]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	693a      	ldr	r2, [r7, #16]
 8004a0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	68fa      	ldr	r2, [r7, #12]
 8004a14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	685a      	ldr	r2, [r3, #4]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	697a      	ldr	r2, [r7, #20]
 8004a22:	621a      	str	r2, [r3, #32]
}
 8004a24:	bf00      	nop
 8004a26:	371c      	adds	r7, #28
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr
 8004a30:	40012c00 	.word	0x40012c00
 8004a34:	40013400 	.word	0x40013400
 8004a38:	40014000 	.word	0x40014000
 8004a3c:	40014400 	.word	0x40014400
 8004a40:	40014800 	.word	0x40014800

08004a44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b087      	sub	sp, #28
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a1b      	ldr	r3, [r3, #32]
 8004a52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6a1b      	ldr	r3, [r3, #32]
 8004a58:	f023 0210 	bic.w	r2, r3, #16
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	699b      	ldr	r3, [r3, #24]
 8004a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	021b      	lsls	r3, r3, #8
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	f023 0320 	bic.w	r3, r3, #32
 8004a92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	011b      	lsls	r3, r3, #4
 8004a9a:	697a      	ldr	r2, [r7, #20]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a28      	ldr	r2, [pc, #160]	@ (8004b44 <TIM_OC2_SetConfig+0x100>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d003      	beq.n	8004ab0 <TIM_OC2_SetConfig+0x6c>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a27      	ldr	r2, [pc, #156]	@ (8004b48 <TIM_OC2_SetConfig+0x104>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d10d      	bne.n	8004acc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ab6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	011b      	lsls	r3, r3, #4
 8004abe:	697a      	ldr	r2, [r7, #20]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004aca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a1d      	ldr	r2, [pc, #116]	@ (8004b44 <TIM_OC2_SetConfig+0x100>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d00f      	beq.n	8004af4 <TIM_OC2_SetConfig+0xb0>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a1c      	ldr	r2, [pc, #112]	@ (8004b48 <TIM_OC2_SetConfig+0x104>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d00b      	beq.n	8004af4 <TIM_OC2_SetConfig+0xb0>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	4a1b      	ldr	r2, [pc, #108]	@ (8004b4c <TIM_OC2_SetConfig+0x108>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d007      	beq.n	8004af4 <TIM_OC2_SetConfig+0xb0>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a1a      	ldr	r2, [pc, #104]	@ (8004b50 <TIM_OC2_SetConfig+0x10c>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d003      	beq.n	8004af4 <TIM_OC2_SetConfig+0xb0>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a19      	ldr	r2, [pc, #100]	@ (8004b54 <TIM_OC2_SetConfig+0x110>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d113      	bne.n	8004b1c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004afa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	695b      	ldr	r3, [r3, #20]
 8004b08:	009b      	lsls	r3, r3, #2
 8004b0a:	693a      	ldr	r2, [r7, #16]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	699b      	ldr	r3, [r3, #24]
 8004b14:	009b      	lsls	r3, r3, #2
 8004b16:	693a      	ldr	r2, [r7, #16]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	68fa      	ldr	r2, [r7, #12]
 8004b26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	685a      	ldr	r2, [r3, #4]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	697a      	ldr	r2, [r7, #20]
 8004b34:	621a      	str	r2, [r3, #32]
}
 8004b36:	bf00      	nop
 8004b38:	371c      	adds	r7, #28
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr
 8004b42:	bf00      	nop
 8004b44:	40012c00 	.word	0x40012c00
 8004b48:	40013400 	.word	0x40013400
 8004b4c:	40014000 	.word	0x40014000
 8004b50:	40014400 	.word	0x40014400
 8004b54:	40014800 	.word	0x40014800

08004b58 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b087      	sub	sp, #28
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a1b      	ldr	r3, [r3, #32]
 8004b66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a1b      	ldr	r3, [r3, #32]
 8004b6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	69db      	ldr	r3, [r3, #28]
 8004b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f023 0303 	bic.w	r3, r3, #3
 8004b92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68fa      	ldr	r2, [r7, #12]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ba4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	021b      	lsls	r3, r3, #8
 8004bac:	697a      	ldr	r2, [r7, #20]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	4a27      	ldr	r2, [pc, #156]	@ (8004c54 <TIM_OC3_SetConfig+0xfc>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d003      	beq.n	8004bc2 <TIM_OC3_SetConfig+0x6a>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	4a26      	ldr	r2, [pc, #152]	@ (8004c58 <TIM_OC3_SetConfig+0x100>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d10d      	bne.n	8004bde <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004bc8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	021b      	lsls	r3, r3, #8
 8004bd0:	697a      	ldr	r2, [r7, #20]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004bdc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a1c      	ldr	r2, [pc, #112]	@ (8004c54 <TIM_OC3_SetConfig+0xfc>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d00f      	beq.n	8004c06 <TIM_OC3_SetConfig+0xae>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	4a1b      	ldr	r2, [pc, #108]	@ (8004c58 <TIM_OC3_SetConfig+0x100>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d00b      	beq.n	8004c06 <TIM_OC3_SetConfig+0xae>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	4a1a      	ldr	r2, [pc, #104]	@ (8004c5c <TIM_OC3_SetConfig+0x104>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d007      	beq.n	8004c06 <TIM_OC3_SetConfig+0xae>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4a19      	ldr	r2, [pc, #100]	@ (8004c60 <TIM_OC3_SetConfig+0x108>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d003      	beq.n	8004c06 <TIM_OC3_SetConfig+0xae>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4a18      	ldr	r2, [pc, #96]	@ (8004c64 <TIM_OC3_SetConfig+0x10c>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d113      	bne.n	8004c2e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	695b      	ldr	r3, [r3, #20]
 8004c1a:	011b      	lsls	r3, r3, #4
 8004c1c:	693a      	ldr	r2, [r7, #16]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	699b      	ldr	r3, [r3, #24]
 8004c26:	011b      	lsls	r3, r3, #4
 8004c28:	693a      	ldr	r2, [r7, #16]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	693a      	ldr	r2, [r7, #16]
 8004c32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	685a      	ldr	r2, [r3, #4]
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	697a      	ldr	r2, [r7, #20]
 8004c46:	621a      	str	r2, [r3, #32]
}
 8004c48:	bf00      	nop
 8004c4a:	371c      	adds	r7, #28
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c52:	4770      	bx	lr
 8004c54:	40012c00 	.word	0x40012c00
 8004c58:	40013400 	.word	0x40013400
 8004c5c:	40014000 	.word	0x40014000
 8004c60:	40014400 	.word	0x40014400
 8004c64:	40014800 	.word	0x40014800

08004c68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b087      	sub	sp, #28
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a1b      	ldr	r3, [r3, #32]
 8004c76:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6a1b      	ldr	r3, [r3, #32]
 8004c7c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	69db      	ldr	r3, [r3, #28]
 8004c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ca2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	021b      	lsls	r3, r3, #8
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004cb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	031b      	lsls	r3, r3, #12
 8004cbe:	693a      	ldr	r2, [r7, #16]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4a18      	ldr	r2, [pc, #96]	@ (8004d28 <TIM_OC4_SetConfig+0xc0>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d00f      	beq.n	8004cec <TIM_OC4_SetConfig+0x84>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4a17      	ldr	r2, [pc, #92]	@ (8004d2c <TIM_OC4_SetConfig+0xc4>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d00b      	beq.n	8004cec <TIM_OC4_SetConfig+0x84>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4a16      	ldr	r2, [pc, #88]	@ (8004d30 <TIM_OC4_SetConfig+0xc8>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d007      	beq.n	8004cec <TIM_OC4_SetConfig+0x84>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	4a15      	ldr	r2, [pc, #84]	@ (8004d34 <TIM_OC4_SetConfig+0xcc>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d003      	beq.n	8004cec <TIM_OC4_SetConfig+0x84>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a14      	ldr	r2, [pc, #80]	@ (8004d38 <TIM_OC4_SetConfig+0xd0>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d109      	bne.n	8004d00 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004cf2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	695b      	ldr	r3, [r3, #20]
 8004cf8:	019b      	lsls	r3, r3, #6
 8004cfa:	697a      	ldr	r2, [r7, #20]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	68fa      	ldr	r2, [r7, #12]
 8004d0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	685a      	ldr	r2, [r3, #4]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	693a      	ldr	r2, [r7, #16]
 8004d18:	621a      	str	r2, [r3, #32]
}
 8004d1a:	bf00      	nop
 8004d1c:	371c      	adds	r7, #28
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr
 8004d26:	bf00      	nop
 8004d28:	40012c00 	.word	0x40012c00
 8004d2c:	40013400 	.word	0x40013400
 8004d30:	40014000 	.word	0x40014000
 8004d34:	40014400 	.word	0x40014400
 8004d38:	40014800 	.word	0x40014800

08004d3c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b087      	sub	sp, #28
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a1b      	ldr	r3, [r3, #32]
 8004d4a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6a1b      	ldr	r3, [r3, #32]
 8004d50:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	68fa      	ldr	r2, [r7, #12]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004d80:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	041b      	lsls	r3, r3, #16
 8004d88:	693a      	ldr	r2, [r7, #16]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	4a17      	ldr	r2, [pc, #92]	@ (8004df0 <TIM_OC5_SetConfig+0xb4>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d00f      	beq.n	8004db6 <TIM_OC5_SetConfig+0x7a>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	4a16      	ldr	r2, [pc, #88]	@ (8004df4 <TIM_OC5_SetConfig+0xb8>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d00b      	beq.n	8004db6 <TIM_OC5_SetConfig+0x7a>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	4a15      	ldr	r2, [pc, #84]	@ (8004df8 <TIM_OC5_SetConfig+0xbc>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d007      	beq.n	8004db6 <TIM_OC5_SetConfig+0x7a>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	4a14      	ldr	r2, [pc, #80]	@ (8004dfc <TIM_OC5_SetConfig+0xc0>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d003      	beq.n	8004db6 <TIM_OC5_SetConfig+0x7a>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	4a13      	ldr	r2, [pc, #76]	@ (8004e00 <TIM_OC5_SetConfig+0xc4>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d109      	bne.n	8004dca <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dbc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	695b      	ldr	r3, [r3, #20]
 8004dc2:	021b      	lsls	r3, r3, #8
 8004dc4:	697a      	ldr	r2, [r7, #20]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	697a      	ldr	r2, [r7, #20]
 8004dce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	68fa      	ldr	r2, [r7, #12]
 8004dd4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	685a      	ldr	r2, [r3, #4]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	693a      	ldr	r2, [r7, #16]
 8004de2:	621a      	str	r2, [r3, #32]
}
 8004de4:	bf00      	nop
 8004de6:	371c      	adds	r7, #28
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr
 8004df0:	40012c00 	.word	0x40012c00
 8004df4:	40013400 	.word	0x40013400
 8004df8:	40014000 	.word	0x40014000
 8004dfc:	40014400 	.word	0x40014400
 8004e00:	40014800 	.word	0x40014800

08004e04 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b087      	sub	sp, #28
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a1b      	ldr	r3, [r3, #32]
 8004e12:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a1b      	ldr	r3, [r3, #32]
 8004e18:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	021b      	lsls	r3, r3, #8
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004e4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	051b      	lsls	r3, r3, #20
 8004e52:	693a      	ldr	r2, [r7, #16]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	4a18      	ldr	r2, [pc, #96]	@ (8004ebc <TIM_OC6_SetConfig+0xb8>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d00f      	beq.n	8004e80 <TIM_OC6_SetConfig+0x7c>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4a17      	ldr	r2, [pc, #92]	@ (8004ec0 <TIM_OC6_SetConfig+0xbc>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d00b      	beq.n	8004e80 <TIM_OC6_SetConfig+0x7c>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a16      	ldr	r2, [pc, #88]	@ (8004ec4 <TIM_OC6_SetConfig+0xc0>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d007      	beq.n	8004e80 <TIM_OC6_SetConfig+0x7c>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4a15      	ldr	r2, [pc, #84]	@ (8004ec8 <TIM_OC6_SetConfig+0xc4>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d003      	beq.n	8004e80 <TIM_OC6_SetConfig+0x7c>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	4a14      	ldr	r2, [pc, #80]	@ (8004ecc <TIM_OC6_SetConfig+0xc8>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d109      	bne.n	8004e94 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e86:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	695b      	ldr	r3, [r3, #20]
 8004e8c:	029b      	lsls	r3, r3, #10
 8004e8e:	697a      	ldr	r2, [r7, #20]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	697a      	ldr	r2, [r7, #20]
 8004e98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	68fa      	ldr	r2, [r7, #12]
 8004e9e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	685a      	ldr	r2, [r3, #4]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	693a      	ldr	r2, [r7, #16]
 8004eac:	621a      	str	r2, [r3, #32]
}
 8004eae:	bf00      	nop
 8004eb0:	371c      	adds	r7, #28
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr
 8004eba:	bf00      	nop
 8004ebc:	40012c00 	.word	0x40012c00
 8004ec0:	40013400 	.word	0x40013400
 8004ec4:	40014000 	.word	0x40014000
 8004ec8:	40014400 	.word	0x40014400
 8004ecc:	40014800 	.word	0x40014800

08004ed0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b087      	sub	sp, #28
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6a1b      	ldr	r3, [r3, #32]
 8004ee0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	6a1b      	ldr	r3, [r3, #32]
 8004ee6:	f023 0201 	bic.w	r2, r3, #1
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	699b      	ldr	r3, [r3, #24]
 8004ef2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004efa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	011b      	lsls	r3, r3, #4
 8004f00:	693a      	ldr	r2, [r7, #16]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	f023 030a 	bic.w	r3, r3, #10
 8004f0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f0e:	697a      	ldr	r2, [r7, #20]
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	4313      	orrs	r3, r2
 8004f14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	693a      	ldr	r2, [r7, #16]
 8004f1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	697a      	ldr	r2, [r7, #20]
 8004f20:	621a      	str	r2, [r3, #32]
}
 8004f22:	bf00      	nop
 8004f24:	371c      	adds	r7, #28
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr

08004f2e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f2e:	b480      	push	{r7}
 8004f30:	b087      	sub	sp, #28
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	60f8      	str	r0, [r7, #12]
 8004f36:	60b9      	str	r1, [r7, #8]
 8004f38:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6a1b      	ldr	r3, [r3, #32]
 8004f3e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6a1b      	ldr	r3, [r3, #32]
 8004f44:	f023 0210 	bic.w	r2, r3, #16
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	699b      	ldr	r3, [r3, #24]
 8004f50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f58:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	031b      	lsls	r3, r3, #12
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004f6a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	011b      	lsls	r3, r3, #4
 8004f70:	697a      	ldr	r2, [r7, #20]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	693a      	ldr	r2, [r7, #16]
 8004f7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	697a      	ldr	r2, [r7, #20]
 8004f80:	621a      	str	r2, [r3, #32]
}
 8004f82:	bf00      	nop
 8004f84:	371c      	adds	r7, #28
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr

08004f8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f8e:	b480      	push	{r7}
 8004f90:	b085      	sub	sp, #20
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	6078      	str	r0, [r7, #4]
 8004f96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fa4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fa6:	683a      	ldr	r2, [r7, #0]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	f043 0307 	orr.w	r3, r3, #7
 8004fb0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	68fa      	ldr	r2, [r7, #12]
 8004fb6:	609a      	str	r2, [r3, #8]
}
 8004fb8:	bf00      	nop
 8004fba:	3714      	adds	r7, #20
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr

08004fc4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b087      	sub	sp, #28
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	60f8      	str	r0, [r7, #12]
 8004fcc:	60b9      	str	r1, [r7, #8]
 8004fce:	607a      	str	r2, [r7, #4]
 8004fd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004fde:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	021a      	lsls	r2, r3, #8
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	431a      	orrs	r2, r3
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	697a      	ldr	r2, [r7, #20]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	697a      	ldr	r2, [r7, #20]
 8004ff6:	609a      	str	r2, [r3, #8]
}
 8004ff8:	bf00      	nop
 8004ffa:	371c      	adds	r7, #28
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr

08005004 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005004:	b480      	push	{r7}
 8005006:	b087      	sub	sp, #28
 8005008:	af00      	add	r7, sp, #0
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	f003 031f 	and.w	r3, r3, #31
 8005016:	2201      	movs	r2, #1
 8005018:	fa02 f303 	lsl.w	r3, r2, r3
 800501c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	6a1a      	ldr	r2, [r3, #32]
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	43db      	mvns	r3, r3
 8005026:	401a      	ands	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6a1a      	ldr	r2, [r3, #32]
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	f003 031f 	and.w	r3, r3, #31
 8005036:	6879      	ldr	r1, [r7, #4]
 8005038:	fa01 f303 	lsl.w	r3, r1, r3
 800503c:	431a      	orrs	r2, r3
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	621a      	str	r2, [r3, #32]
}
 8005042:	bf00      	nop
 8005044:	371c      	adds	r7, #28
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr
	...

08005050 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005050:	b480      	push	{r7}
 8005052:	b085      	sub	sp, #20
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005060:	2b01      	cmp	r3, #1
 8005062:	d101      	bne.n	8005068 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005064:	2302      	movs	r3, #2
 8005066:	e068      	b.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2201      	movs	r2, #1
 800506c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2202      	movs	r2, #2
 8005074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a2e      	ldr	r2, [pc, #184]	@ (8005148 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d004      	beq.n	800509c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a2d      	ldr	r2, [pc, #180]	@ (800514c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d108      	bne.n	80050ae <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80050a2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	68fa      	ldr	r2, [r7, #12]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050b4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	4313      	orrs	r3, r2
 80050be:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68fa      	ldr	r2, [r7, #12]
 80050c6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a1e      	ldr	r2, [pc, #120]	@ (8005148 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d01d      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050da:	d018      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a1b      	ldr	r2, [pc, #108]	@ (8005150 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d013      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a1a      	ldr	r2, [pc, #104]	@ (8005154 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d00e      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a18      	ldr	r2, [pc, #96]	@ (8005158 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d009      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a13      	ldr	r2, [pc, #76]	@ (800514c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d004      	beq.n	800510e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a14      	ldr	r2, [pc, #80]	@ (800515c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d10c      	bne.n	8005128 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005114:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	68ba      	ldr	r2, [r7, #8]
 800511c:	4313      	orrs	r3, r2
 800511e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	68ba      	ldr	r2, [r7, #8]
 8005126:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005138:	2300      	movs	r3, #0
}
 800513a:	4618      	mov	r0, r3
 800513c:	3714      	adds	r7, #20
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	40012c00 	.word	0x40012c00
 800514c:	40013400 	.word	0x40013400
 8005150:	40000400 	.word	0x40000400
 8005154:	40000800 	.word	0x40000800
 8005158:	40000c00 	.word	0x40000c00
 800515c:	40014000 	.word	0x40014000

08005160 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005160:	b480      	push	{r7}
 8005162:	b085      	sub	sp, #20
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
 8005168:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800516a:	2300      	movs	r3, #0
 800516c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005174:	2b01      	cmp	r3, #1
 8005176:	d101      	bne.n	800517c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005178:	2302      	movs	r3, #2
 800517a:	e065      	b.n	8005248 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	4313      	orrs	r3, r2
 8005190:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	4313      	orrs	r3, r2
 800519e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	691b      	ldr	r3, [r3, #16]
 80051c6:	4313      	orrs	r3, r2
 80051c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	695b      	ldr	r3, [r3, #20]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051e2:	4313      	orrs	r3, r2
 80051e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	699b      	ldr	r3, [r3, #24]
 80051f0:	041b      	lsls	r3, r3, #16
 80051f2:	4313      	orrs	r3, r2
 80051f4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a16      	ldr	r2, [pc, #88]	@ (8005254 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d004      	beq.n	800520a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a14      	ldr	r2, [pc, #80]	@ (8005258 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d115      	bne.n	8005236 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005214:	051b      	lsls	r3, r3, #20
 8005216:	4313      	orrs	r3, r2
 8005218:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	69db      	ldr	r3, [r3, #28]
 8005224:	4313      	orrs	r3, r2
 8005226:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	4313      	orrs	r3, r2
 8005234:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68fa      	ldr	r2, [r7, #12]
 800523c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2200      	movs	r2, #0
 8005242:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005246:	2300      	movs	r3, #0
}
 8005248:	4618      	mov	r0, r3
 800524a:	3714      	adds	r7, #20
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr
 8005254:	40012c00 	.word	0x40012c00
 8005258:	40013400 	.word	0x40013400

0800525c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b082      	sub	sp, #8
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d101      	bne.n	800526e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e040      	b.n	80052f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005272:	2b00      	cmp	r3, #0
 8005274:	d106      	bne.n	8005284 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f7fc fd32 	bl	8001ce8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2224      	movs	r2, #36	@ 0x24
 8005288:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f022 0201 	bic.w	r2, r2, #1
 8005298:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d002      	beq.n	80052a8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 fe52 	bl	8005f4c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f000 fb97 	bl	80059dc <UART_SetConfig>
 80052ae:	4603      	mov	r3, r0
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d101      	bne.n	80052b8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	e01b      	b.n	80052f0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	685a      	ldr	r2, [r3, #4]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80052c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	689a      	ldr	r2, [r3, #8]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80052d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f042 0201 	orr.w	r2, r2, #1
 80052e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f000 fed1 	bl	8006090 <UART_CheckIdleState>
 80052ee:	4603      	mov	r3, r0
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3708      	adds	r7, #8
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}

080052f8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b08a      	sub	sp, #40	@ 0x28
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	60f8      	str	r0, [r7, #12]
 8005300:	60b9      	str	r1, [r7, #8]
 8005302:	4613      	mov	r3, r2
 8005304:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800530c:	2b20      	cmp	r3, #32
 800530e:	d137      	bne.n	8005380 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d002      	beq.n	800531c <HAL_UART_Receive_IT+0x24>
 8005316:	88fb      	ldrh	r3, [r7, #6]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d101      	bne.n	8005320 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e030      	b.n	8005382 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a18      	ldr	r2, [pc, #96]	@ (800538c <HAL_UART_Receive_IT+0x94>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d01f      	beq.n	8005370 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800533a:	2b00      	cmp	r3, #0
 800533c:	d018      	beq.n	8005370 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	e853 3f00 	ldrex	r3, [r3]
 800534a:	613b      	str	r3, [r7, #16]
   return(result);
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005352:	627b      	str	r3, [r7, #36]	@ 0x24
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	461a      	mov	r2, r3
 800535a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800535c:	623b      	str	r3, [r7, #32]
 800535e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005360:	69f9      	ldr	r1, [r7, #28]
 8005362:	6a3a      	ldr	r2, [r7, #32]
 8005364:	e841 2300 	strex	r3, r2, [r1]
 8005368:	61bb      	str	r3, [r7, #24]
   return(result);
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d1e6      	bne.n	800533e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005370:	88fb      	ldrh	r3, [r7, #6]
 8005372:	461a      	mov	r2, r3
 8005374:	68b9      	ldr	r1, [r7, #8]
 8005376:	68f8      	ldr	r0, [r7, #12]
 8005378:	f000 ffa0 	bl	80062bc <UART_Start_Receive_IT>
 800537c:	4603      	mov	r3, r0
 800537e:	e000      	b.n	8005382 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005380:	2302      	movs	r3, #2
  }
}
 8005382:	4618      	mov	r0, r3
 8005384:	3728      	adds	r7, #40	@ 0x28
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	40008000 	.word	0x40008000

08005390 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b0ba      	sub	sp, #232	@ 0xe8
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	69db      	ldr	r3, [r3, #28]
 800539e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	689b      	ldr	r3, [r3, #8]
 80053b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80053b6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80053ba:	f640 030f 	movw	r3, #2063	@ 0x80f
 80053be:	4013      	ands	r3, r2
 80053c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80053c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d115      	bne.n	80053f8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80053cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053d0:	f003 0320 	and.w	r3, r3, #32
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d00f      	beq.n	80053f8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80053d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053dc:	f003 0320 	and.w	r3, r3, #32
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d009      	beq.n	80053f8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	f000 82ca 	beq.w	8005982 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	4798      	blx	r3
      }
      return;
 80053f6:	e2c4      	b.n	8005982 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80053f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	f000 8117 	beq.w	8005630 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005402:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005406:	f003 0301 	and.w	r3, r3, #1
 800540a:	2b00      	cmp	r3, #0
 800540c:	d106      	bne.n	800541c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800540e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005412:	4b85      	ldr	r3, [pc, #532]	@ (8005628 <HAL_UART_IRQHandler+0x298>)
 8005414:	4013      	ands	r3, r2
 8005416:	2b00      	cmp	r3, #0
 8005418:	f000 810a 	beq.w	8005630 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800541c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005420:	f003 0301 	and.w	r3, r3, #1
 8005424:	2b00      	cmp	r3, #0
 8005426:	d011      	beq.n	800544c <HAL_UART_IRQHandler+0xbc>
 8005428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800542c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005430:	2b00      	cmp	r3, #0
 8005432:	d00b      	beq.n	800544c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2201      	movs	r2, #1
 800543a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005442:	f043 0201 	orr.w	r2, r3, #1
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800544c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005450:	f003 0302 	and.w	r3, r3, #2
 8005454:	2b00      	cmp	r3, #0
 8005456:	d011      	beq.n	800547c <HAL_UART_IRQHandler+0xec>
 8005458:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800545c:	f003 0301 	and.w	r3, r3, #1
 8005460:	2b00      	cmp	r3, #0
 8005462:	d00b      	beq.n	800547c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	2202      	movs	r2, #2
 800546a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005472:	f043 0204 	orr.w	r2, r3, #4
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800547c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005480:	f003 0304 	and.w	r3, r3, #4
 8005484:	2b00      	cmp	r3, #0
 8005486:	d011      	beq.n	80054ac <HAL_UART_IRQHandler+0x11c>
 8005488:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800548c:	f003 0301 	and.w	r3, r3, #1
 8005490:	2b00      	cmp	r3, #0
 8005492:	d00b      	beq.n	80054ac <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	2204      	movs	r2, #4
 800549a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054a2:	f043 0202 	orr.w	r2, r3, #2
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80054ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054b0:	f003 0308 	and.w	r3, r3, #8
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d017      	beq.n	80054e8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80054b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054bc:	f003 0320 	and.w	r3, r3, #32
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d105      	bne.n	80054d0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80054c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054c8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d00b      	beq.n	80054e8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2208      	movs	r2, #8
 80054d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054de:	f043 0208 	orr.w	r2, r3, #8
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80054e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d012      	beq.n	800551a <HAL_UART_IRQHandler+0x18a>
 80054f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d00c      	beq.n	800551a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005508:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005510:	f043 0220 	orr.w	r2, r3, #32
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005520:	2b00      	cmp	r3, #0
 8005522:	f000 8230 	beq.w	8005986 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005526:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800552a:	f003 0320 	and.w	r3, r3, #32
 800552e:	2b00      	cmp	r3, #0
 8005530:	d00d      	beq.n	800554e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005532:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005536:	f003 0320 	and.w	r3, r3, #32
 800553a:	2b00      	cmp	r3, #0
 800553c:	d007      	beq.n	800554e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005542:	2b00      	cmp	r3, #0
 8005544:	d003      	beq.n	800554e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005554:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005562:	2b40      	cmp	r3, #64	@ 0x40
 8005564:	d005      	beq.n	8005572 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005566:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800556a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800556e:	2b00      	cmp	r3, #0
 8005570:	d04f      	beq.n	8005612 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f000 ff68 	bl	8006448 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005582:	2b40      	cmp	r3, #64	@ 0x40
 8005584:	d141      	bne.n	800560a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	3308      	adds	r3, #8
 800558c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005590:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005594:	e853 3f00 	ldrex	r3, [r3]
 8005598:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800559c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80055a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	3308      	adds	r3, #8
 80055ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80055b2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80055b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80055be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80055c2:	e841 2300 	strex	r3, r2, [r1]
 80055c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80055ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d1d9      	bne.n	8005586 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d013      	beq.n	8005602 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055de:	4a13      	ldr	r2, [pc, #76]	@ (800562c <HAL_UART_IRQHandler+0x29c>)
 80055e0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055e6:	4618      	mov	r0, r3
 80055e8:	f7fc ff1f 	bl	800242a <HAL_DMA_Abort_IT>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d017      	beq.n	8005622 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055f8:	687a      	ldr	r2, [r7, #4]
 80055fa:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80055fc:	4610      	mov	r0, r2
 80055fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005600:	e00f      	b.n	8005622 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f000 f9d4 	bl	80059b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005608:	e00b      	b.n	8005622 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f000 f9d0 	bl	80059b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005610:	e007      	b.n	8005622 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 f9cc 	bl	80059b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005620:	e1b1      	b.n	8005986 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005622:	bf00      	nop
    return;
 8005624:	e1af      	b.n	8005986 <HAL_UART_IRQHandler+0x5f6>
 8005626:	bf00      	nop
 8005628:	04000120 	.word	0x04000120
 800562c:	08006511 	.word	0x08006511

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005634:	2b01      	cmp	r3, #1
 8005636:	f040 816a 	bne.w	800590e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800563a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800563e:	f003 0310 	and.w	r3, r3, #16
 8005642:	2b00      	cmp	r3, #0
 8005644:	f000 8163 	beq.w	800590e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005648:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800564c:	f003 0310 	and.w	r3, r3, #16
 8005650:	2b00      	cmp	r3, #0
 8005652:	f000 815c 	beq.w	800590e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2210      	movs	r2, #16
 800565c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005668:	2b40      	cmp	r3, #64	@ 0x40
 800566a:	f040 80d4 	bne.w	8005816 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800567a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800567e:	2b00      	cmp	r3, #0
 8005680:	f000 80ad 	beq.w	80057de <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800568a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800568e:	429a      	cmp	r2, r3
 8005690:	f080 80a5 	bcs.w	80057de <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800569a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0320 	and.w	r3, r3, #32
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	f040 8086 	bne.w	80057bc <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80056bc:	e853 3f00 	ldrex	r3, [r3]
 80056c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80056c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80056c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	461a      	mov	r2, r3
 80056d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80056da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80056de:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80056e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80056ea:	e841 2300 	strex	r3, r2, [r1]
 80056ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80056f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d1da      	bne.n	80056b0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	3308      	adds	r3, #8
 8005700:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005702:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005704:	e853 3f00 	ldrex	r3, [r3]
 8005708:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800570a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800570c:	f023 0301 	bic.w	r3, r3, #1
 8005710:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	3308      	adds	r3, #8
 800571a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800571e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005722:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005724:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005726:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800572a:	e841 2300 	strex	r3, r2, [r1]
 800572e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005730:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1e1      	bne.n	80056fa <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	3308      	adds	r3, #8
 800573c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800573e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005740:	e853 3f00 	ldrex	r3, [r3]
 8005744:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005746:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005748:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800574c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	3308      	adds	r3, #8
 8005756:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800575a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800575c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800575e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005760:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005762:	e841 2300 	strex	r3, r2, [r1]
 8005766:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005768:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1e3      	bne.n	8005736 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2220      	movs	r2, #32
 8005772:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2200      	movs	r2, #0
 800577a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005782:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005784:	e853 3f00 	ldrex	r3, [r3]
 8005788:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800578a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800578c:	f023 0310 	bic.w	r3, r3, #16
 8005790:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	461a      	mov	r2, r3
 800579a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800579e:	65bb      	str	r3, [r7, #88]	@ 0x58
 80057a0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80057a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80057a6:	e841 2300 	strex	r3, r2, [r1]
 80057aa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80057ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d1e4      	bne.n	800577c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057b6:	4618      	mov	r0, r3
 80057b8:	f7fc fdf9 	bl	80023ae <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2202      	movs	r2, #2
 80057c0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	1ad3      	subs	r3, r2, r3
 80057d2:	b29b      	uxth	r3, r3
 80057d4:	4619      	mov	r1, r3
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f000 f8f4 	bl	80059c4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80057dc:	e0d5      	b.n	800598a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80057e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80057e8:	429a      	cmp	r2, r3
 80057ea:	f040 80ce 	bne.w	800598a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 0320 	and.w	r3, r3, #32
 80057fa:	2b20      	cmp	r3, #32
 80057fc:	f040 80c5 	bne.w	800598a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2202      	movs	r2, #2
 8005804:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800580c:	4619      	mov	r1, r3
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f000 f8d8 	bl	80059c4 <HAL_UARTEx_RxEventCallback>
      return;
 8005814:	e0b9      	b.n	800598a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005822:	b29b      	uxth	r3, r3
 8005824:	1ad3      	subs	r3, r2, r3
 8005826:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005830:	b29b      	uxth	r3, r3
 8005832:	2b00      	cmp	r3, #0
 8005834:	f000 80ab 	beq.w	800598e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8005838:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800583c:	2b00      	cmp	r3, #0
 800583e:	f000 80a6 	beq.w	800598e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800584a:	e853 3f00 	ldrex	r3, [r3]
 800584e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005852:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005856:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	461a      	mov	r2, r3
 8005860:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005864:	647b      	str	r3, [r7, #68]	@ 0x44
 8005866:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005868:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800586a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800586c:	e841 2300 	strex	r3, r2, [r1]
 8005870:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005872:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005874:	2b00      	cmp	r3, #0
 8005876:	d1e4      	bne.n	8005842 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	3308      	adds	r3, #8
 800587e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005882:	e853 3f00 	ldrex	r3, [r3]
 8005886:	623b      	str	r3, [r7, #32]
   return(result);
 8005888:	6a3b      	ldr	r3, [r7, #32]
 800588a:	f023 0301 	bic.w	r3, r3, #1
 800588e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	3308      	adds	r3, #8
 8005898:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800589c:	633a      	str	r2, [r7, #48]	@ 0x30
 800589e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058a4:	e841 2300 	strex	r3, r2, [r1]
 80058a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80058aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d1e3      	bne.n	8005878 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2220      	movs	r2, #32
 80058b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	e853 3f00 	ldrex	r3, [r3]
 80058d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f023 0310 	bic.w	r3, r3, #16
 80058d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	461a      	mov	r2, r3
 80058e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80058e6:	61fb      	str	r3, [r7, #28]
 80058e8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ea:	69b9      	ldr	r1, [r7, #24]
 80058ec:	69fa      	ldr	r2, [r7, #28]
 80058ee:	e841 2300 	strex	r3, r2, [r1]
 80058f2:	617b      	str	r3, [r7, #20]
   return(result);
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d1e4      	bne.n	80058c4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2202      	movs	r2, #2
 80058fe:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005900:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005904:	4619      	mov	r1, r3
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f000 f85c 	bl	80059c4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800590c:	e03f      	b.n	800598e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800590e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005912:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005916:	2b00      	cmp	r3, #0
 8005918:	d00e      	beq.n	8005938 <HAL_UART_IRQHandler+0x5a8>
 800591a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800591e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005922:	2b00      	cmp	r3, #0
 8005924:	d008      	beq.n	8005938 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800592e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f000 ffe9 	bl	8006908 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005936:	e02d      	b.n	8005994 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005938:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800593c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005940:	2b00      	cmp	r3, #0
 8005942:	d00e      	beq.n	8005962 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005944:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005948:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800594c:	2b00      	cmp	r3, #0
 800594e:	d008      	beq.n	8005962 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005954:	2b00      	cmp	r3, #0
 8005956:	d01c      	beq.n	8005992 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	4798      	blx	r3
    }
    return;
 8005960:	e017      	b.n	8005992 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005962:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800596a:	2b00      	cmp	r3, #0
 800596c:	d012      	beq.n	8005994 <HAL_UART_IRQHandler+0x604>
 800596e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005972:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005976:	2b00      	cmp	r3, #0
 8005978:	d00c      	beq.n	8005994 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 fdde 	bl	800653c <UART_EndTransmit_IT>
    return;
 8005980:	e008      	b.n	8005994 <HAL_UART_IRQHandler+0x604>
      return;
 8005982:	bf00      	nop
 8005984:	e006      	b.n	8005994 <HAL_UART_IRQHandler+0x604>
    return;
 8005986:	bf00      	nop
 8005988:	e004      	b.n	8005994 <HAL_UART_IRQHandler+0x604>
      return;
 800598a:	bf00      	nop
 800598c:	e002      	b.n	8005994 <HAL_UART_IRQHandler+0x604>
      return;
 800598e:	bf00      	nop
 8005990:	e000      	b.n	8005994 <HAL_UART_IRQHandler+0x604>
    return;
 8005992:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005994:	37e8      	adds	r7, #232	@ 0xe8
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}
 800599a:	bf00      	nop

0800599c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80059a4:	bf00      	nop
 80059a6:	370c      	adds	r7, #12
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr

080059b0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b083      	sub	sp, #12
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80059b8:	bf00      	nop
 80059ba:	370c      	adds	r7, #12
 80059bc:	46bd      	mov	sp, r7
 80059be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c2:	4770      	bx	lr

080059c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b083      	sub	sp, #12
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
 80059cc:	460b      	mov	r3, r1
 80059ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80059d0:	bf00      	nop
 80059d2:	370c      	adds	r7, #12
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059e0:	b08a      	sub	sp, #40	@ 0x28
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80059e6:	2300      	movs	r3, #0
 80059e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	689a      	ldr	r2, [r3, #8]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	691b      	ldr	r3, [r3, #16]
 80059f4:	431a      	orrs	r2, r3
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	695b      	ldr	r3, [r3, #20]
 80059fa:	431a      	orrs	r2, r3
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	69db      	ldr	r3, [r3, #28]
 8005a00:	4313      	orrs	r3, r2
 8005a02:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	4ba4      	ldr	r3, [pc, #656]	@ (8005c9c <UART_SetConfig+0x2c0>)
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	68fa      	ldr	r2, [r7, #12]
 8005a10:	6812      	ldr	r2, [r2, #0]
 8005a12:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005a14:	430b      	orrs	r3, r1
 8005a16:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	68da      	ldr	r2, [r3, #12]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	430a      	orrs	r2, r1
 8005a2c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	699b      	ldr	r3, [r3, #24]
 8005a32:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a99      	ldr	r2, [pc, #612]	@ (8005ca0 <UART_SetConfig+0x2c4>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d004      	beq.n	8005a48 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	6a1b      	ldr	r3, [r3, #32]
 8005a42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a44:	4313      	orrs	r3, r2
 8005a46:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a58:	430a      	orrs	r2, r1
 8005a5a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a90      	ldr	r2, [pc, #576]	@ (8005ca4 <UART_SetConfig+0x2c8>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d126      	bne.n	8005ab4 <UART_SetConfig+0xd8>
 8005a66:	4b90      	ldr	r3, [pc, #576]	@ (8005ca8 <UART_SetConfig+0x2cc>)
 8005a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a6c:	f003 0303 	and.w	r3, r3, #3
 8005a70:	2b03      	cmp	r3, #3
 8005a72:	d81b      	bhi.n	8005aac <UART_SetConfig+0xd0>
 8005a74:	a201      	add	r2, pc, #4	@ (adr r2, 8005a7c <UART_SetConfig+0xa0>)
 8005a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a7a:	bf00      	nop
 8005a7c:	08005a8d 	.word	0x08005a8d
 8005a80:	08005a9d 	.word	0x08005a9d
 8005a84:	08005a95 	.word	0x08005a95
 8005a88:	08005aa5 	.word	0x08005aa5
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a92:	e116      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005a94:	2302      	movs	r3, #2
 8005a96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a9a:	e112      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005a9c:	2304      	movs	r3, #4
 8005a9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aa2:	e10e      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005aa4:	2308      	movs	r3, #8
 8005aa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aaa:	e10a      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005aac:	2310      	movs	r3, #16
 8005aae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ab2:	e106      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a7c      	ldr	r2, [pc, #496]	@ (8005cac <UART_SetConfig+0x2d0>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d138      	bne.n	8005b30 <UART_SetConfig+0x154>
 8005abe:	4b7a      	ldr	r3, [pc, #488]	@ (8005ca8 <UART_SetConfig+0x2cc>)
 8005ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ac4:	f003 030c 	and.w	r3, r3, #12
 8005ac8:	2b0c      	cmp	r3, #12
 8005aca:	d82d      	bhi.n	8005b28 <UART_SetConfig+0x14c>
 8005acc:	a201      	add	r2, pc, #4	@ (adr r2, 8005ad4 <UART_SetConfig+0xf8>)
 8005ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ad2:	bf00      	nop
 8005ad4:	08005b09 	.word	0x08005b09
 8005ad8:	08005b29 	.word	0x08005b29
 8005adc:	08005b29 	.word	0x08005b29
 8005ae0:	08005b29 	.word	0x08005b29
 8005ae4:	08005b19 	.word	0x08005b19
 8005ae8:	08005b29 	.word	0x08005b29
 8005aec:	08005b29 	.word	0x08005b29
 8005af0:	08005b29 	.word	0x08005b29
 8005af4:	08005b11 	.word	0x08005b11
 8005af8:	08005b29 	.word	0x08005b29
 8005afc:	08005b29 	.word	0x08005b29
 8005b00:	08005b29 	.word	0x08005b29
 8005b04:	08005b21 	.word	0x08005b21
 8005b08:	2300      	movs	r3, #0
 8005b0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b0e:	e0d8      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005b10:	2302      	movs	r3, #2
 8005b12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b16:	e0d4      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005b18:	2304      	movs	r3, #4
 8005b1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b1e:	e0d0      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005b20:	2308      	movs	r3, #8
 8005b22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b26:	e0cc      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005b28:	2310      	movs	r3, #16
 8005b2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b2e:	e0c8      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a5e      	ldr	r2, [pc, #376]	@ (8005cb0 <UART_SetConfig+0x2d4>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d125      	bne.n	8005b86 <UART_SetConfig+0x1aa>
 8005b3a:	4b5b      	ldr	r3, [pc, #364]	@ (8005ca8 <UART_SetConfig+0x2cc>)
 8005b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b40:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005b44:	2b30      	cmp	r3, #48	@ 0x30
 8005b46:	d016      	beq.n	8005b76 <UART_SetConfig+0x19a>
 8005b48:	2b30      	cmp	r3, #48	@ 0x30
 8005b4a:	d818      	bhi.n	8005b7e <UART_SetConfig+0x1a2>
 8005b4c:	2b20      	cmp	r3, #32
 8005b4e:	d00a      	beq.n	8005b66 <UART_SetConfig+0x18a>
 8005b50:	2b20      	cmp	r3, #32
 8005b52:	d814      	bhi.n	8005b7e <UART_SetConfig+0x1a2>
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d002      	beq.n	8005b5e <UART_SetConfig+0x182>
 8005b58:	2b10      	cmp	r3, #16
 8005b5a:	d008      	beq.n	8005b6e <UART_SetConfig+0x192>
 8005b5c:	e00f      	b.n	8005b7e <UART_SetConfig+0x1a2>
 8005b5e:	2300      	movs	r3, #0
 8005b60:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b64:	e0ad      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005b66:	2302      	movs	r3, #2
 8005b68:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b6c:	e0a9      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005b6e:	2304      	movs	r3, #4
 8005b70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b74:	e0a5      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005b76:	2308      	movs	r3, #8
 8005b78:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b7c:	e0a1      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005b7e:	2310      	movs	r3, #16
 8005b80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b84:	e09d      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a4a      	ldr	r2, [pc, #296]	@ (8005cb4 <UART_SetConfig+0x2d8>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d125      	bne.n	8005bdc <UART_SetConfig+0x200>
 8005b90:	4b45      	ldr	r3, [pc, #276]	@ (8005ca8 <UART_SetConfig+0x2cc>)
 8005b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b96:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005b9a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005b9c:	d016      	beq.n	8005bcc <UART_SetConfig+0x1f0>
 8005b9e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ba0:	d818      	bhi.n	8005bd4 <UART_SetConfig+0x1f8>
 8005ba2:	2b80      	cmp	r3, #128	@ 0x80
 8005ba4:	d00a      	beq.n	8005bbc <UART_SetConfig+0x1e0>
 8005ba6:	2b80      	cmp	r3, #128	@ 0x80
 8005ba8:	d814      	bhi.n	8005bd4 <UART_SetConfig+0x1f8>
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d002      	beq.n	8005bb4 <UART_SetConfig+0x1d8>
 8005bae:	2b40      	cmp	r3, #64	@ 0x40
 8005bb0:	d008      	beq.n	8005bc4 <UART_SetConfig+0x1e8>
 8005bb2:	e00f      	b.n	8005bd4 <UART_SetConfig+0x1f8>
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bba:	e082      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005bbc:	2302      	movs	r3, #2
 8005bbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bc2:	e07e      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005bc4:	2304      	movs	r3, #4
 8005bc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bca:	e07a      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005bcc:	2308      	movs	r3, #8
 8005bce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bd2:	e076      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005bd4:	2310      	movs	r3, #16
 8005bd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bda:	e072      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a35      	ldr	r2, [pc, #212]	@ (8005cb8 <UART_SetConfig+0x2dc>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d12a      	bne.n	8005c3c <UART_SetConfig+0x260>
 8005be6:	4b30      	ldr	r3, [pc, #192]	@ (8005ca8 <UART_SetConfig+0x2cc>)
 8005be8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005bf0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005bf4:	d01a      	beq.n	8005c2c <UART_SetConfig+0x250>
 8005bf6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005bfa:	d81b      	bhi.n	8005c34 <UART_SetConfig+0x258>
 8005bfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c00:	d00c      	beq.n	8005c1c <UART_SetConfig+0x240>
 8005c02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c06:	d815      	bhi.n	8005c34 <UART_SetConfig+0x258>
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d003      	beq.n	8005c14 <UART_SetConfig+0x238>
 8005c0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c10:	d008      	beq.n	8005c24 <UART_SetConfig+0x248>
 8005c12:	e00f      	b.n	8005c34 <UART_SetConfig+0x258>
 8005c14:	2300      	movs	r3, #0
 8005c16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c1a:	e052      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c22:	e04e      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005c24:	2304      	movs	r3, #4
 8005c26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c2a:	e04a      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005c2c:	2308      	movs	r3, #8
 8005c2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c32:	e046      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005c34:	2310      	movs	r3, #16
 8005c36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c3a:	e042      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a17      	ldr	r2, [pc, #92]	@ (8005ca0 <UART_SetConfig+0x2c4>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d13a      	bne.n	8005cbc <UART_SetConfig+0x2e0>
 8005c46:	4b18      	ldr	r3, [pc, #96]	@ (8005ca8 <UART_SetConfig+0x2cc>)
 8005c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c4c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005c50:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005c54:	d01a      	beq.n	8005c8c <UART_SetConfig+0x2b0>
 8005c56:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005c5a:	d81b      	bhi.n	8005c94 <UART_SetConfig+0x2b8>
 8005c5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c60:	d00c      	beq.n	8005c7c <UART_SetConfig+0x2a0>
 8005c62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c66:	d815      	bhi.n	8005c94 <UART_SetConfig+0x2b8>
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d003      	beq.n	8005c74 <UART_SetConfig+0x298>
 8005c6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c70:	d008      	beq.n	8005c84 <UART_SetConfig+0x2a8>
 8005c72:	e00f      	b.n	8005c94 <UART_SetConfig+0x2b8>
 8005c74:	2300      	movs	r3, #0
 8005c76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c7a:	e022      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005c7c:	2302      	movs	r3, #2
 8005c7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c82:	e01e      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005c84:	2304      	movs	r3, #4
 8005c86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c8a:	e01a      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005c8c:	2308      	movs	r3, #8
 8005c8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c92:	e016      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005c94:	2310      	movs	r3, #16
 8005c96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c9a:	e012      	b.n	8005cc2 <UART_SetConfig+0x2e6>
 8005c9c:	efff69f3 	.word	0xefff69f3
 8005ca0:	40008000 	.word	0x40008000
 8005ca4:	40013800 	.word	0x40013800
 8005ca8:	40021000 	.word	0x40021000
 8005cac:	40004400 	.word	0x40004400
 8005cb0:	40004800 	.word	0x40004800
 8005cb4:	40004c00 	.word	0x40004c00
 8005cb8:	40005000 	.word	0x40005000
 8005cbc:	2310      	movs	r3, #16
 8005cbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a9f      	ldr	r2, [pc, #636]	@ (8005f44 <UART_SetConfig+0x568>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d17a      	bne.n	8005dc2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005ccc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005cd0:	2b08      	cmp	r3, #8
 8005cd2:	d824      	bhi.n	8005d1e <UART_SetConfig+0x342>
 8005cd4:	a201      	add	r2, pc, #4	@ (adr r2, 8005cdc <UART_SetConfig+0x300>)
 8005cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cda:	bf00      	nop
 8005cdc:	08005d01 	.word	0x08005d01
 8005ce0:	08005d1f 	.word	0x08005d1f
 8005ce4:	08005d09 	.word	0x08005d09
 8005ce8:	08005d1f 	.word	0x08005d1f
 8005cec:	08005d0f 	.word	0x08005d0f
 8005cf0:	08005d1f 	.word	0x08005d1f
 8005cf4:	08005d1f 	.word	0x08005d1f
 8005cf8:	08005d1f 	.word	0x08005d1f
 8005cfc:	08005d17 	.word	0x08005d17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d00:	f7fd fb86 	bl	8003410 <HAL_RCC_GetPCLK1Freq>
 8005d04:	61f8      	str	r0, [r7, #28]
        break;
 8005d06:	e010      	b.n	8005d2a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d08:	4b8f      	ldr	r3, [pc, #572]	@ (8005f48 <UART_SetConfig+0x56c>)
 8005d0a:	61fb      	str	r3, [r7, #28]
        break;
 8005d0c:	e00d      	b.n	8005d2a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d0e:	f7fd fae7 	bl	80032e0 <HAL_RCC_GetSysClockFreq>
 8005d12:	61f8      	str	r0, [r7, #28]
        break;
 8005d14:	e009      	b.n	8005d2a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d1a:	61fb      	str	r3, [r7, #28]
        break;
 8005d1c:	e005      	b.n	8005d2a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005d28:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005d2a:	69fb      	ldr	r3, [r7, #28]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	f000 80fb 	beq.w	8005f28 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	685a      	ldr	r2, [r3, #4]
 8005d36:	4613      	mov	r3, r2
 8005d38:	005b      	lsls	r3, r3, #1
 8005d3a:	4413      	add	r3, r2
 8005d3c:	69fa      	ldr	r2, [r7, #28]
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d305      	bcc.n	8005d4e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005d48:	69fa      	ldr	r2, [r7, #28]
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	d903      	bls.n	8005d56 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005d54:	e0e8      	b.n	8005f28 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005d56:	69fb      	ldr	r3, [r7, #28]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	461c      	mov	r4, r3
 8005d5c:	4615      	mov	r5, r2
 8005d5e:	f04f 0200 	mov.w	r2, #0
 8005d62:	f04f 0300 	mov.w	r3, #0
 8005d66:	022b      	lsls	r3, r5, #8
 8005d68:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005d6c:	0222      	lsls	r2, r4, #8
 8005d6e:	68f9      	ldr	r1, [r7, #12]
 8005d70:	6849      	ldr	r1, [r1, #4]
 8005d72:	0849      	lsrs	r1, r1, #1
 8005d74:	2000      	movs	r0, #0
 8005d76:	4688      	mov	r8, r1
 8005d78:	4681      	mov	r9, r0
 8005d7a:	eb12 0a08 	adds.w	sl, r2, r8
 8005d7e:	eb43 0b09 	adc.w	fp, r3, r9
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	2200      	movs	r2, #0
 8005d88:	603b      	str	r3, [r7, #0]
 8005d8a:	607a      	str	r2, [r7, #4]
 8005d8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d90:	4650      	mov	r0, sl
 8005d92:	4659      	mov	r1, fp
 8005d94:	f7fa ff18 	bl	8000bc8 <__aeabi_uldivmod>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	460b      	mov	r3, r1
 8005d9c:	4613      	mov	r3, r2
 8005d9e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005da0:	69bb      	ldr	r3, [r7, #24]
 8005da2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005da6:	d308      	bcc.n	8005dba <UART_SetConfig+0x3de>
 8005da8:	69bb      	ldr	r3, [r7, #24]
 8005daa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005dae:	d204      	bcs.n	8005dba <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	69ba      	ldr	r2, [r7, #24]
 8005db6:	60da      	str	r2, [r3, #12]
 8005db8:	e0b6      	b.n	8005f28 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005dc0:	e0b2      	b.n	8005f28 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	69db      	ldr	r3, [r3, #28]
 8005dc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005dca:	d15e      	bne.n	8005e8a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005dcc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005dd0:	2b08      	cmp	r3, #8
 8005dd2:	d828      	bhi.n	8005e26 <UART_SetConfig+0x44a>
 8005dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8005ddc <UART_SetConfig+0x400>)
 8005dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dda:	bf00      	nop
 8005ddc:	08005e01 	.word	0x08005e01
 8005de0:	08005e09 	.word	0x08005e09
 8005de4:	08005e11 	.word	0x08005e11
 8005de8:	08005e27 	.word	0x08005e27
 8005dec:	08005e17 	.word	0x08005e17
 8005df0:	08005e27 	.word	0x08005e27
 8005df4:	08005e27 	.word	0x08005e27
 8005df8:	08005e27 	.word	0x08005e27
 8005dfc:	08005e1f 	.word	0x08005e1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e00:	f7fd fb06 	bl	8003410 <HAL_RCC_GetPCLK1Freq>
 8005e04:	61f8      	str	r0, [r7, #28]
        break;
 8005e06:	e014      	b.n	8005e32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e08:	f7fd fb18 	bl	800343c <HAL_RCC_GetPCLK2Freq>
 8005e0c:	61f8      	str	r0, [r7, #28]
        break;
 8005e0e:	e010      	b.n	8005e32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e10:	4b4d      	ldr	r3, [pc, #308]	@ (8005f48 <UART_SetConfig+0x56c>)
 8005e12:	61fb      	str	r3, [r7, #28]
        break;
 8005e14:	e00d      	b.n	8005e32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e16:	f7fd fa63 	bl	80032e0 <HAL_RCC_GetSysClockFreq>
 8005e1a:	61f8      	str	r0, [r7, #28]
        break;
 8005e1c:	e009      	b.n	8005e32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e22:	61fb      	str	r3, [r7, #28]
        break;
 8005e24:	e005      	b.n	8005e32 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005e26:	2300      	movs	r3, #0
 8005e28:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005e30:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d077      	beq.n	8005f28 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005e38:	69fb      	ldr	r3, [r7, #28]
 8005e3a:	005a      	lsls	r2, r3, #1
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	085b      	lsrs	r3, r3, #1
 8005e42:	441a      	add	r2, r3
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e4c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	2b0f      	cmp	r3, #15
 8005e52:	d916      	bls.n	8005e82 <UART_SetConfig+0x4a6>
 8005e54:	69bb      	ldr	r3, [r7, #24]
 8005e56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e5a:	d212      	bcs.n	8005e82 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e5c:	69bb      	ldr	r3, [r7, #24]
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	f023 030f 	bic.w	r3, r3, #15
 8005e64:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e66:	69bb      	ldr	r3, [r7, #24]
 8005e68:	085b      	lsrs	r3, r3, #1
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	f003 0307 	and.w	r3, r3, #7
 8005e70:	b29a      	uxth	r2, r3
 8005e72:	8afb      	ldrh	r3, [r7, #22]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	8afa      	ldrh	r2, [r7, #22]
 8005e7e:	60da      	str	r2, [r3, #12]
 8005e80:	e052      	b.n	8005f28 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005e88:	e04e      	b.n	8005f28 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005e8a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005e8e:	2b08      	cmp	r3, #8
 8005e90:	d827      	bhi.n	8005ee2 <UART_SetConfig+0x506>
 8005e92:	a201      	add	r2, pc, #4	@ (adr r2, 8005e98 <UART_SetConfig+0x4bc>)
 8005e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e98:	08005ebd 	.word	0x08005ebd
 8005e9c:	08005ec5 	.word	0x08005ec5
 8005ea0:	08005ecd 	.word	0x08005ecd
 8005ea4:	08005ee3 	.word	0x08005ee3
 8005ea8:	08005ed3 	.word	0x08005ed3
 8005eac:	08005ee3 	.word	0x08005ee3
 8005eb0:	08005ee3 	.word	0x08005ee3
 8005eb4:	08005ee3 	.word	0x08005ee3
 8005eb8:	08005edb 	.word	0x08005edb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ebc:	f7fd faa8 	bl	8003410 <HAL_RCC_GetPCLK1Freq>
 8005ec0:	61f8      	str	r0, [r7, #28]
        break;
 8005ec2:	e014      	b.n	8005eee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ec4:	f7fd faba 	bl	800343c <HAL_RCC_GetPCLK2Freq>
 8005ec8:	61f8      	str	r0, [r7, #28]
        break;
 8005eca:	e010      	b.n	8005eee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ecc:	4b1e      	ldr	r3, [pc, #120]	@ (8005f48 <UART_SetConfig+0x56c>)
 8005ece:	61fb      	str	r3, [r7, #28]
        break;
 8005ed0:	e00d      	b.n	8005eee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ed2:	f7fd fa05 	bl	80032e0 <HAL_RCC_GetSysClockFreq>
 8005ed6:	61f8      	str	r0, [r7, #28]
        break;
 8005ed8:	e009      	b.n	8005eee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005eda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ede:	61fb      	str	r3, [r7, #28]
        break;
 8005ee0:	e005      	b.n	8005eee <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005eec:	bf00      	nop
    }

    if (pclk != 0U)
 8005eee:	69fb      	ldr	r3, [r7, #28]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d019      	beq.n	8005f28 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	085a      	lsrs	r2, r3, #1
 8005efa:	69fb      	ldr	r3, [r7, #28]
 8005efc:	441a      	add	r2, r3
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f06:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f08:	69bb      	ldr	r3, [r7, #24]
 8005f0a:	2b0f      	cmp	r3, #15
 8005f0c:	d909      	bls.n	8005f22 <UART_SetConfig+0x546>
 8005f0e:	69bb      	ldr	r3, [r7, #24]
 8005f10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f14:	d205      	bcs.n	8005f22 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005f16:	69bb      	ldr	r3, [r7, #24]
 8005f18:	b29a      	uxth	r2, r3
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	60da      	str	r2, [r3, #12]
 8005f20:	e002      	b.n	8005f28 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2200      	movs	r2, #0
 8005f32:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005f34:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3728      	adds	r7, #40	@ 0x28
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f42:	bf00      	nop
 8005f44:	40008000 	.word	0x40008000
 8005f48:	00f42400 	.word	0x00f42400

08005f4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b083      	sub	sp, #12
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f58:	f003 0308 	and.w	r3, r3, #8
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d00a      	beq.n	8005f76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	430a      	orrs	r2, r1
 8005f74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f7a:	f003 0301 	and.w	r3, r3, #1
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d00a      	beq.n	8005f98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	430a      	orrs	r2, r1
 8005f96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f9c:	f003 0302 	and.w	r3, r3, #2
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d00a      	beq.n	8005fba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	430a      	orrs	r2, r1
 8005fb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fbe:	f003 0304 	and.w	r3, r3, #4
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d00a      	beq.n	8005fdc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	430a      	orrs	r2, r1
 8005fda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fe0:	f003 0310 	and.w	r3, r3, #16
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d00a      	beq.n	8005ffe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	430a      	orrs	r2, r1
 8005ffc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006002:	f003 0320 	and.w	r3, r3, #32
 8006006:	2b00      	cmp	r3, #0
 8006008:	d00a      	beq.n	8006020 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	430a      	orrs	r2, r1
 800601e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006024:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006028:	2b00      	cmp	r3, #0
 800602a:	d01a      	beq.n	8006062 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	430a      	orrs	r2, r1
 8006040:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006046:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800604a:	d10a      	bne.n	8006062 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	685b      	ldr	r3, [r3, #4]
 8006052:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	430a      	orrs	r2, r1
 8006060:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006066:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800606a:	2b00      	cmp	r3, #0
 800606c:	d00a      	beq.n	8006084 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	430a      	orrs	r2, r1
 8006082:	605a      	str	r2, [r3, #4]
  }
}
 8006084:	bf00      	nop
 8006086:	370c      	adds	r7, #12
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr

08006090 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b098      	sub	sp, #96	@ 0x60
 8006094:	af02      	add	r7, sp, #8
 8006096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2200      	movs	r2, #0
 800609c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80060a0:	f7fc f868 	bl	8002174 <HAL_GetTick>
 80060a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f003 0308 	and.w	r3, r3, #8
 80060b0:	2b08      	cmp	r3, #8
 80060b2:	d12e      	bne.n	8006112 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80060b8:	9300      	str	r3, [sp, #0]
 80060ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060bc:	2200      	movs	r2, #0
 80060be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f000 f88c 	bl	80061e0 <UART_WaitOnFlagUntilTimeout>
 80060c8:	4603      	mov	r3, r0
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d021      	beq.n	8006112 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060d6:	e853 3f00 	ldrex	r3, [r3]
 80060da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80060dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	461a      	mov	r2, r3
 80060ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80060ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80060ee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80060f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80060f4:	e841 2300 	strex	r3, r2, [r1]
 80060f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80060fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d1e6      	bne.n	80060ce <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2220      	movs	r2, #32
 8006104:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2200      	movs	r2, #0
 800610a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800610e:	2303      	movs	r3, #3
 8006110:	e062      	b.n	80061d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f003 0304 	and.w	r3, r3, #4
 800611c:	2b04      	cmp	r3, #4
 800611e:	d149      	bne.n	80061b4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006120:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006124:	9300      	str	r3, [sp, #0]
 8006126:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006128:	2200      	movs	r2, #0
 800612a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 f856 	bl	80061e0 <UART_WaitOnFlagUntilTimeout>
 8006134:	4603      	mov	r3, r0
 8006136:	2b00      	cmp	r3, #0
 8006138:	d03c      	beq.n	80061b4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006142:	e853 3f00 	ldrex	r3, [r3]
 8006146:	623b      	str	r3, [r7, #32]
   return(result);
 8006148:	6a3b      	ldr	r3, [r7, #32]
 800614a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800614e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	461a      	mov	r2, r3
 8006156:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006158:	633b      	str	r3, [r7, #48]	@ 0x30
 800615a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800615c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800615e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006160:	e841 2300 	strex	r3, r2, [r1]
 8006164:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006168:	2b00      	cmp	r3, #0
 800616a:	d1e6      	bne.n	800613a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	3308      	adds	r3, #8
 8006172:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	e853 3f00 	ldrex	r3, [r3]
 800617a:	60fb      	str	r3, [r7, #12]
   return(result);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f023 0301 	bic.w	r3, r3, #1
 8006182:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	3308      	adds	r3, #8
 800618a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800618c:	61fa      	str	r2, [r7, #28]
 800618e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006190:	69b9      	ldr	r1, [r7, #24]
 8006192:	69fa      	ldr	r2, [r7, #28]
 8006194:	e841 2300 	strex	r3, r2, [r1]
 8006198:	617b      	str	r3, [r7, #20]
   return(result);
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d1e5      	bne.n	800616c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2220      	movs	r2, #32
 80061a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2200      	movs	r2, #0
 80061ac:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061b0:	2303      	movs	r3, #3
 80061b2:	e011      	b.n	80061d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2220      	movs	r2, #32
 80061b8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2220      	movs	r2, #32
 80061be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2200      	movs	r2, #0
 80061c6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2200      	movs	r2, #0
 80061cc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80061d6:	2300      	movs	r3, #0
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3758      	adds	r7, #88	@ 0x58
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}

080061e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b084      	sub	sp, #16
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	60f8      	str	r0, [r7, #12]
 80061e8:	60b9      	str	r1, [r7, #8]
 80061ea:	603b      	str	r3, [r7, #0]
 80061ec:	4613      	mov	r3, r2
 80061ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061f0:	e04f      	b.n	8006292 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061f2:	69bb      	ldr	r3, [r7, #24]
 80061f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061f8:	d04b      	beq.n	8006292 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061fa:	f7fb ffbb 	bl	8002174 <HAL_GetTick>
 80061fe:	4602      	mov	r2, r0
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	1ad3      	subs	r3, r2, r3
 8006204:	69ba      	ldr	r2, [r7, #24]
 8006206:	429a      	cmp	r2, r3
 8006208:	d302      	bcc.n	8006210 <UART_WaitOnFlagUntilTimeout+0x30>
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d101      	bne.n	8006214 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006210:	2303      	movs	r3, #3
 8006212:	e04e      	b.n	80062b2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f003 0304 	and.w	r3, r3, #4
 800621e:	2b00      	cmp	r3, #0
 8006220:	d037      	beq.n	8006292 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	2b80      	cmp	r3, #128	@ 0x80
 8006226:	d034      	beq.n	8006292 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	2b40      	cmp	r3, #64	@ 0x40
 800622c:	d031      	beq.n	8006292 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	69db      	ldr	r3, [r3, #28]
 8006234:	f003 0308 	and.w	r3, r3, #8
 8006238:	2b08      	cmp	r3, #8
 800623a:	d110      	bne.n	800625e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	2208      	movs	r2, #8
 8006242:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006244:	68f8      	ldr	r0, [r7, #12]
 8006246:	f000 f8ff 	bl	8006448 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2208      	movs	r2, #8
 800624e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2200      	movs	r2, #0
 8006256:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e029      	b.n	80062b2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	69db      	ldr	r3, [r3, #28]
 8006264:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006268:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800626c:	d111      	bne.n	8006292 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006276:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006278:	68f8      	ldr	r0, [r7, #12]
 800627a:	f000 f8e5 	bl	8006448 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2220      	movs	r2, #32
 8006282:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2200      	movs	r2, #0
 800628a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800628e:	2303      	movs	r3, #3
 8006290:	e00f      	b.n	80062b2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	69da      	ldr	r2, [r3, #28]
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	4013      	ands	r3, r2
 800629c:	68ba      	ldr	r2, [r7, #8]
 800629e:	429a      	cmp	r2, r3
 80062a0:	bf0c      	ite	eq
 80062a2:	2301      	moveq	r3, #1
 80062a4:	2300      	movne	r3, #0
 80062a6:	b2db      	uxtb	r3, r3
 80062a8:	461a      	mov	r2, r3
 80062aa:	79fb      	ldrb	r3, [r7, #7]
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d0a0      	beq.n	80061f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3710      	adds	r7, #16
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}
	...

080062bc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062bc:	b480      	push	{r7}
 80062be:	b097      	sub	sp, #92	@ 0x5c
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	60f8      	str	r0, [r7, #12]
 80062c4:	60b9      	str	r1, [r7, #8]
 80062c6:	4613      	mov	r3, r2
 80062c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	68ba      	ldr	r2, [r7, #8]
 80062ce:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	88fa      	ldrh	r2, [r7, #6]
 80062d4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	88fa      	ldrh	r2, [r7, #6]
 80062dc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2200      	movs	r2, #0
 80062e4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062ee:	d10e      	bne.n	800630e <UART_Start_Receive_IT+0x52>
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	691b      	ldr	r3, [r3, #16]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d105      	bne.n	8006304 <UART_Start_Receive_IT+0x48>
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80062fe:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006302:	e02d      	b.n	8006360 <UART_Start_Receive_IT+0xa4>
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	22ff      	movs	r2, #255	@ 0xff
 8006308:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800630c:	e028      	b.n	8006360 <UART_Start_Receive_IT+0xa4>
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d10d      	bne.n	8006332 <UART_Start_Receive_IT+0x76>
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	691b      	ldr	r3, [r3, #16]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d104      	bne.n	8006328 <UART_Start_Receive_IT+0x6c>
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	22ff      	movs	r2, #255	@ 0xff
 8006322:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006326:	e01b      	b.n	8006360 <UART_Start_Receive_IT+0xa4>
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	227f      	movs	r2, #127	@ 0x7f
 800632c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006330:	e016      	b.n	8006360 <UART_Start_Receive_IT+0xa4>
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800633a:	d10d      	bne.n	8006358 <UART_Start_Receive_IT+0x9c>
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	691b      	ldr	r3, [r3, #16]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d104      	bne.n	800634e <UART_Start_Receive_IT+0x92>
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	227f      	movs	r2, #127	@ 0x7f
 8006348:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800634c:	e008      	b.n	8006360 <UART_Start_Receive_IT+0xa4>
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	223f      	movs	r2, #63	@ 0x3f
 8006352:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006356:	e003      	b.n	8006360 <UART_Start_Receive_IT+0xa4>
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2200      	movs	r2, #0
 800635c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2200      	movs	r2, #0
 8006364:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2222      	movs	r2, #34	@ 0x22
 800636c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	3308      	adds	r3, #8
 8006376:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006378:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800637a:	e853 3f00 	ldrex	r3, [r3]
 800637e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006382:	f043 0301 	orr.w	r3, r3, #1
 8006386:	657b      	str	r3, [r7, #84]	@ 0x54
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	3308      	adds	r3, #8
 800638e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006390:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006392:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006394:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006396:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006398:	e841 2300 	strex	r3, r2, [r1]
 800639c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800639e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d1e5      	bne.n	8006370 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063ac:	d107      	bne.n	80063be <UART_Start_Receive_IT+0x102>
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	691b      	ldr	r3, [r3, #16]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d103      	bne.n	80063be <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	4a21      	ldr	r2, [pc, #132]	@ (8006440 <UART_Start_Receive_IT+0x184>)
 80063ba:	669a      	str	r2, [r3, #104]	@ 0x68
 80063bc:	e002      	b.n	80063c4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	4a20      	ldr	r2, [pc, #128]	@ (8006444 <UART_Start_Receive_IT+0x188>)
 80063c2:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	691b      	ldr	r3, [r3, #16]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d019      	beq.n	8006400 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063d4:	e853 3f00 	ldrex	r3, [r3]
 80063d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80063da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063dc:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80063e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	461a      	mov	r2, r3
 80063e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80063ec:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80063f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80063f2:	e841 2300 	strex	r3, r2, [r1]
 80063f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80063f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d1e6      	bne.n	80063cc <UART_Start_Receive_IT+0x110>
 80063fe:	e018      	b.n	8006432 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	e853 3f00 	ldrex	r3, [r3]
 800640c:	613b      	str	r3, [r7, #16]
   return(result);
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	f043 0320 	orr.w	r3, r3, #32
 8006414:	653b      	str	r3, [r7, #80]	@ 0x50
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	461a      	mov	r2, r3
 800641c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800641e:	623b      	str	r3, [r7, #32]
 8006420:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006422:	69f9      	ldr	r1, [r7, #28]
 8006424:	6a3a      	ldr	r2, [r7, #32]
 8006426:	e841 2300 	strex	r3, r2, [r1]
 800642a:	61bb      	str	r3, [r7, #24]
   return(result);
 800642c:	69bb      	ldr	r3, [r7, #24]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d1e6      	bne.n	8006400 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8006432:	2300      	movs	r3, #0
}
 8006434:	4618      	mov	r0, r3
 8006436:	375c      	adds	r7, #92	@ 0x5c
 8006438:	46bd      	mov	sp, r7
 800643a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643e:	4770      	bx	lr
 8006440:	0800674d 	.word	0x0800674d
 8006444:	08006591 	.word	0x08006591

08006448 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006448:	b480      	push	{r7}
 800644a:	b095      	sub	sp, #84	@ 0x54
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006456:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006458:	e853 3f00 	ldrex	r3, [r3]
 800645c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800645e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006460:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006464:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	461a      	mov	r2, r3
 800646c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800646e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006470:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006472:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006474:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006476:	e841 2300 	strex	r3, r2, [r1]
 800647a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800647c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800647e:	2b00      	cmp	r3, #0
 8006480:	d1e6      	bne.n	8006450 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	3308      	adds	r3, #8
 8006488:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800648a:	6a3b      	ldr	r3, [r7, #32]
 800648c:	e853 3f00 	ldrex	r3, [r3]
 8006490:	61fb      	str	r3, [r7, #28]
   return(result);
 8006492:	69fb      	ldr	r3, [r7, #28]
 8006494:	f023 0301 	bic.w	r3, r3, #1
 8006498:	64bb      	str	r3, [r7, #72]	@ 0x48
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	3308      	adds	r3, #8
 80064a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80064a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80064a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80064a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80064aa:	e841 2300 	strex	r3, r2, [r1]
 80064ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80064b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d1e5      	bne.n	8006482 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064ba:	2b01      	cmp	r3, #1
 80064bc:	d118      	bne.n	80064f0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	e853 3f00 	ldrex	r3, [r3]
 80064ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	f023 0310 	bic.w	r3, r3, #16
 80064d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	461a      	mov	r2, r3
 80064da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064dc:	61bb      	str	r3, [r7, #24]
 80064de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e0:	6979      	ldr	r1, [r7, #20]
 80064e2:	69ba      	ldr	r2, [r7, #24]
 80064e4:	e841 2300 	strex	r3, r2, [r1]
 80064e8:	613b      	str	r3, [r7, #16]
   return(result);
 80064ea:	693b      	ldr	r3, [r7, #16]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d1e6      	bne.n	80064be <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2220      	movs	r2, #32
 80064f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2200      	movs	r2, #0
 80064fc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2200      	movs	r2, #0
 8006502:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006504:	bf00      	nop
 8006506:	3754      	adds	r7, #84	@ 0x54
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr

08006510 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b084      	sub	sp, #16
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800651c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2200      	movs	r2, #0
 8006522:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2200      	movs	r2, #0
 800652a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800652e:	68f8      	ldr	r0, [r7, #12]
 8006530:	f7ff fa3e 	bl	80059b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006534:	bf00      	nop
 8006536:	3710      	adds	r7, #16
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}

0800653c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b088      	sub	sp, #32
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	e853 3f00 	ldrex	r3, [r3]
 8006550:	60bb      	str	r3, [r7, #8]
   return(result);
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006558:	61fb      	str	r3, [r7, #28]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	461a      	mov	r2, r3
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	61bb      	str	r3, [r7, #24]
 8006564:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006566:	6979      	ldr	r1, [r7, #20]
 8006568:	69ba      	ldr	r2, [r7, #24]
 800656a:	e841 2300 	strex	r3, r2, [r1]
 800656e:	613b      	str	r3, [r7, #16]
   return(result);
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d1e6      	bne.n	8006544 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2220      	movs	r2, #32
 800657a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f7ff fa0a 	bl	800599c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006588:	bf00      	nop
 800658a:	3720      	adds	r7, #32
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}

08006590 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b09c      	sub	sp, #112	@ 0x70
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800659e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80065a8:	2b22      	cmp	r3, #34	@ 0x22
 80065aa:	f040 80be 	bne.w	800672a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80065b4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80065b8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80065bc:	b2d9      	uxtb	r1, r3
 80065be:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80065c2:	b2da      	uxtb	r2, r3
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065c8:	400a      	ands	r2, r1
 80065ca:	b2d2      	uxtb	r2, r2
 80065cc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065d2:	1c5a      	adds	r2, r3, #1
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80065de:	b29b      	uxth	r3, r3
 80065e0:	3b01      	subs	r3, #1
 80065e2:	b29a      	uxth	r2, r3
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	f040 80a3 	bne.w	800673e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006600:	e853 3f00 	ldrex	r3, [r3]
 8006604:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006606:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006608:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800660c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	461a      	mov	r2, r3
 8006614:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006616:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006618:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800661a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800661c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800661e:	e841 2300 	strex	r3, r2, [r1]
 8006622:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006624:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006626:	2b00      	cmp	r3, #0
 8006628:	d1e6      	bne.n	80065f8 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	3308      	adds	r3, #8
 8006630:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006634:	e853 3f00 	ldrex	r3, [r3]
 8006638:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800663a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800663c:	f023 0301 	bic.w	r3, r3, #1
 8006640:	667b      	str	r3, [r7, #100]	@ 0x64
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	3308      	adds	r3, #8
 8006648:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800664a:	647a      	str	r2, [r7, #68]	@ 0x44
 800664c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800664e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006650:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006652:	e841 2300 	strex	r3, r2, [r1]
 8006656:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006658:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800665a:	2b00      	cmp	r3, #0
 800665c:	d1e5      	bne.n	800662a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2220      	movs	r2, #32
 8006662:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2200      	movs	r2, #0
 8006670:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a34      	ldr	r2, [pc, #208]	@ (8006748 <UART_RxISR_8BIT+0x1b8>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d01f      	beq.n	80066bc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006686:	2b00      	cmp	r3, #0
 8006688:	d018      	beq.n	80066bc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006692:	e853 3f00 	ldrex	r3, [r3]
 8006696:	623b      	str	r3, [r7, #32]
   return(result);
 8006698:	6a3b      	ldr	r3, [r7, #32]
 800669a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800669e:	663b      	str	r3, [r7, #96]	@ 0x60
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	461a      	mov	r2, r3
 80066a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80066a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80066aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066b0:	e841 2300 	strex	r3, r2, [r1]
 80066b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d1e6      	bne.n	800668a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d12e      	bne.n	8006722 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	e853 3f00 	ldrex	r3, [r3]
 80066d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f023 0310 	bic.w	r3, r3, #16
 80066de:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	461a      	mov	r2, r3
 80066e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80066e8:	61fb      	str	r3, [r7, #28]
 80066ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ec:	69b9      	ldr	r1, [r7, #24]
 80066ee:	69fa      	ldr	r2, [r7, #28]
 80066f0:	e841 2300 	strex	r3, r2, [r1]
 80066f4:	617b      	str	r3, [r7, #20]
   return(result);
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d1e6      	bne.n	80066ca <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	69db      	ldr	r3, [r3, #28]
 8006702:	f003 0310 	and.w	r3, r3, #16
 8006706:	2b10      	cmp	r3, #16
 8006708:	d103      	bne.n	8006712 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	2210      	movs	r2, #16
 8006710:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006718:	4619      	mov	r1, r3
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f7ff f952 	bl	80059c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006720:	e00d      	b.n	800673e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f7fa fbc8 	bl	8000eb8 <HAL_UART_RxCpltCallback>
}
 8006728:	e009      	b.n	800673e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	8b1b      	ldrh	r3, [r3, #24]
 8006730:	b29a      	uxth	r2, r3
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f042 0208 	orr.w	r2, r2, #8
 800673a:	b292      	uxth	r2, r2
 800673c:	831a      	strh	r2, [r3, #24]
}
 800673e:	bf00      	nop
 8006740:	3770      	adds	r7, #112	@ 0x70
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
 8006746:	bf00      	nop
 8006748:	40008000 	.word	0x40008000

0800674c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b09c      	sub	sp, #112	@ 0x70
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800675a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006764:	2b22      	cmp	r3, #34	@ 0x22
 8006766:	f040 80be 	bne.w	80068e6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006770:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006778:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800677a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800677e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006782:	4013      	ands	r3, r2
 8006784:	b29a      	uxth	r2, r3
 8006786:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006788:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800678e:	1c9a      	adds	r2, r3, #2
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800679a:	b29b      	uxth	r3, r3
 800679c:	3b01      	subs	r3, #1
 800679e:	b29a      	uxth	r2, r3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	f040 80a3 	bne.w	80068fa <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067bc:	e853 3f00 	ldrex	r3, [r3]
 80067c0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80067c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067c8:	667b      	str	r3, [r7, #100]	@ 0x64
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	461a      	mov	r2, r3
 80067d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80067d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80067d4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80067d8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80067da:	e841 2300 	strex	r3, r2, [r1]
 80067de:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80067e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d1e6      	bne.n	80067b4 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	3308      	adds	r3, #8
 80067ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067f0:	e853 3f00 	ldrex	r3, [r3]
 80067f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80067f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067f8:	f023 0301 	bic.w	r3, r3, #1
 80067fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	3308      	adds	r3, #8
 8006804:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006806:	643a      	str	r2, [r7, #64]	@ 0x40
 8006808:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800680a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800680c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800680e:	e841 2300 	strex	r3, r2, [r1]
 8006812:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006816:	2b00      	cmp	r3, #0
 8006818:	d1e5      	bne.n	80067e6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2220      	movs	r2, #32
 800681e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2200      	movs	r2, #0
 8006826:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2200      	movs	r2, #0
 800682c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a34      	ldr	r2, [pc, #208]	@ (8006904 <UART_RxISR_16BIT+0x1b8>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d01f      	beq.n	8006878 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006842:	2b00      	cmp	r3, #0
 8006844:	d018      	beq.n	8006878 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800684c:	6a3b      	ldr	r3, [r7, #32]
 800684e:	e853 3f00 	ldrex	r3, [r3]
 8006852:	61fb      	str	r3, [r7, #28]
   return(result);
 8006854:	69fb      	ldr	r3, [r7, #28]
 8006856:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800685a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	461a      	mov	r2, r3
 8006862:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006864:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006866:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006868:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800686a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800686c:	e841 2300 	strex	r3, r2, [r1]
 8006870:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006874:	2b00      	cmp	r3, #0
 8006876:	d1e6      	bne.n	8006846 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800687c:	2b01      	cmp	r3, #1
 800687e:	d12e      	bne.n	80068de <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2200      	movs	r2, #0
 8006884:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	e853 3f00 	ldrex	r3, [r3]
 8006892:	60bb      	str	r3, [r7, #8]
   return(result);
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	f023 0310 	bic.w	r3, r3, #16
 800689a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	461a      	mov	r2, r3
 80068a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80068a4:	61bb      	str	r3, [r7, #24]
 80068a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a8:	6979      	ldr	r1, [r7, #20]
 80068aa:	69ba      	ldr	r2, [r7, #24]
 80068ac:	e841 2300 	strex	r3, r2, [r1]
 80068b0:	613b      	str	r3, [r7, #16]
   return(result);
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d1e6      	bne.n	8006886 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	69db      	ldr	r3, [r3, #28]
 80068be:	f003 0310 	and.w	r3, r3, #16
 80068c2:	2b10      	cmp	r3, #16
 80068c4:	d103      	bne.n	80068ce <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	2210      	movs	r2, #16
 80068cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80068d4:	4619      	mov	r1, r3
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f7ff f874 	bl	80059c4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80068dc:	e00d      	b.n	80068fa <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f7fa faea 	bl	8000eb8 <HAL_UART_RxCpltCallback>
}
 80068e4:	e009      	b.n	80068fa <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	8b1b      	ldrh	r3, [r3, #24]
 80068ec:	b29a      	uxth	r2, r3
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f042 0208 	orr.w	r2, r2, #8
 80068f6:	b292      	uxth	r2, r2
 80068f8:	831a      	strh	r2, [r3, #24]
}
 80068fa:	bf00      	nop
 80068fc:	3770      	adds	r7, #112	@ 0x70
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}
 8006902:	bf00      	nop
 8006904:	40008000 	.word	0x40008000

08006908 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006908:	b480      	push	{r7}
 800690a:	b083      	sub	sp, #12
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006910:	bf00      	nop
 8006912:	370c      	adds	r7, #12
 8006914:	46bd      	mov	sp, r7
 8006916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691a:	4770      	bx	lr

0800691c <atoi>:
 800691c:	220a      	movs	r2, #10
 800691e:	2100      	movs	r1, #0
 8006920:	f000 b87a 	b.w	8006a18 <strtol>

08006924 <_strtol_l.constprop.0>:
 8006924:	2b24      	cmp	r3, #36	@ 0x24
 8006926:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800692a:	4686      	mov	lr, r0
 800692c:	4690      	mov	r8, r2
 800692e:	d801      	bhi.n	8006934 <_strtol_l.constprop.0+0x10>
 8006930:	2b01      	cmp	r3, #1
 8006932:	d106      	bne.n	8006942 <_strtol_l.constprop.0+0x1e>
 8006934:	f000 fe86 	bl	8007644 <__errno>
 8006938:	2316      	movs	r3, #22
 800693a:	6003      	str	r3, [r0, #0]
 800693c:	2000      	movs	r0, #0
 800693e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006942:	4834      	ldr	r0, [pc, #208]	@ (8006a14 <_strtol_l.constprop.0+0xf0>)
 8006944:	460d      	mov	r5, r1
 8006946:	462a      	mov	r2, r5
 8006948:	f815 4b01 	ldrb.w	r4, [r5], #1
 800694c:	5d06      	ldrb	r6, [r0, r4]
 800694e:	f016 0608 	ands.w	r6, r6, #8
 8006952:	d1f8      	bne.n	8006946 <_strtol_l.constprop.0+0x22>
 8006954:	2c2d      	cmp	r4, #45	@ 0x2d
 8006956:	d12d      	bne.n	80069b4 <_strtol_l.constprop.0+0x90>
 8006958:	782c      	ldrb	r4, [r5, #0]
 800695a:	2601      	movs	r6, #1
 800695c:	1c95      	adds	r5, r2, #2
 800695e:	f033 0210 	bics.w	r2, r3, #16
 8006962:	d109      	bne.n	8006978 <_strtol_l.constprop.0+0x54>
 8006964:	2c30      	cmp	r4, #48	@ 0x30
 8006966:	d12a      	bne.n	80069be <_strtol_l.constprop.0+0x9a>
 8006968:	782a      	ldrb	r2, [r5, #0]
 800696a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800696e:	2a58      	cmp	r2, #88	@ 0x58
 8006970:	d125      	bne.n	80069be <_strtol_l.constprop.0+0x9a>
 8006972:	786c      	ldrb	r4, [r5, #1]
 8006974:	2310      	movs	r3, #16
 8006976:	3502      	adds	r5, #2
 8006978:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800697c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006980:	2200      	movs	r2, #0
 8006982:	fbbc f9f3 	udiv	r9, ip, r3
 8006986:	4610      	mov	r0, r2
 8006988:	fb03 ca19 	mls	sl, r3, r9, ip
 800698c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006990:	2f09      	cmp	r7, #9
 8006992:	d81b      	bhi.n	80069cc <_strtol_l.constprop.0+0xa8>
 8006994:	463c      	mov	r4, r7
 8006996:	42a3      	cmp	r3, r4
 8006998:	dd27      	ble.n	80069ea <_strtol_l.constprop.0+0xc6>
 800699a:	1c57      	adds	r7, r2, #1
 800699c:	d007      	beq.n	80069ae <_strtol_l.constprop.0+0x8a>
 800699e:	4581      	cmp	r9, r0
 80069a0:	d320      	bcc.n	80069e4 <_strtol_l.constprop.0+0xc0>
 80069a2:	d101      	bne.n	80069a8 <_strtol_l.constprop.0+0x84>
 80069a4:	45a2      	cmp	sl, r4
 80069a6:	db1d      	blt.n	80069e4 <_strtol_l.constprop.0+0xc0>
 80069a8:	fb00 4003 	mla	r0, r0, r3, r4
 80069ac:	2201      	movs	r2, #1
 80069ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80069b2:	e7eb      	b.n	800698c <_strtol_l.constprop.0+0x68>
 80069b4:	2c2b      	cmp	r4, #43	@ 0x2b
 80069b6:	bf04      	itt	eq
 80069b8:	782c      	ldrbeq	r4, [r5, #0]
 80069ba:	1c95      	addeq	r5, r2, #2
 80069bc:	e7cf      	b.n	800695e <_strtol_l.constprop.0+0x3a>
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d1da      	bne.n	8006978 <_strtol_l.constprop.0+0x54>
 80069c2:	2c30      	cmp	r4, #48	@ 0x30
 80069c4:	bf0c      	ite	eq
 80069c6:	2308      	moveq	r3, #8
 80069c8:	230a      	movne	r3, #10
 80069ca:	e7d5      	b.n	8006978 <_strtol_l.constprop.0+0x54>
 80069cc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80069d0:	2f19      	cmp	r7, #25
 80069d2:	d801      	bhi.n	80069d8 <_strtol_l.constprop.0+0xb4>
 80069d4:	3c37      	subs	r4, #55	@ 0x37
 80069d6:	e7de      	b.n	8006996 <_strtol_l.constprop.0+0x72>
 80069d8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80069dc:	2f19      	cmp	r7, #25
 80069de:	d804      	bhi.n	80069ea <_strtol_l.constprop.0+0xc6>
 80069e0:	3c57      	subs	r4, #87	@ 0x57
 80069e2:	e7d8      	b.n	8006996 <_strtol_l.constprop.0+0x72>
 80069e4:	f04f 32ff 	mov.w	r2, #4294967295
 80069e8:	e7e1      	b.n	80069ae <_strtol_l.constprop.0+0x8a>
 80069ea:	1c53      	adds	r3, r2, #1
 80069ec:	d108      	bne.n	8006a00 <_strtol_l.constprop.0+0xdc>
 80069ee:	2322      	movs	r3, #34	@ 0x22
 80069f0:	f8ce 3000 	str.w	r3, [lr]
 80069f4:	4660      	mov	r0, ip
 80069f6:	f1b8 0f00 	cmp.w	r8, #0
 80069fa:	d0a0      	beq.n	800693e <_strtol_l.constprop.0+0x1a>
 80069fc:	1e69      	subs	r1, r5, #1
 80069fe:	e006      	b.n	8006a0e <_strtol_l.constprop.0+0xea>
 8006a00:	b106      	cbz	r6, 8006a04 <_strtol_l.constprop.0+0xe0>
 8006a02:	4240      	negs	r0, r0
 8006a04:	f1b8 0f00 	cmp.w	r8, #0
 8006a08:	d099      	beq.n	800693e <_strtol_l.constprop.0+0x1a>
 8006a0a:	2a00      	cmp	r2, #0
 8006a0c:	d1f6      	bne.n	80069fc <_strtol_l.constprop.0+0xd8>
 8006a0e:	f8c8 1000 	str.w	r1, [r8]
 8006a12:	e794      	b.n	800693e <_strtol_l.constprop.0+0x1a>
 8006a14:	080094d5 	.word	0x080094d5

08006a18 <strtol>:
 8006a18:	4613      	mov	r3, r2
 8006a1a:	460a      	mov	r2, r1
 8006a1c:	4601      	mov	r1, r0
 8006a1e:	4802      	ldr	r0, [pc, #8]	@ (8006a28 <strtol+0x10>)
 8006a20:	6800      	ldr	r0, [r0, #0]
 8006a22:	f7ff bf7f 	b.w	8006924 <_strtol_l.constprop.0>
 8006a26:	bf00      	nop
 8006a28:	20000164 	.word	0x20000164

08006a2c <__cvt>:
 8006a2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a30:	ec57 6b10 	vmov	r6, r7, d0
 8006a34:	2f00      	cmp	r7, #0
 8006a36:	460c      	mov	r4, r1
 8006a38:	4619      	mov	r1, r3
 8006a3a:	463b      	mov	r3, r7
 8006a3c:	bfbb      	ittet	lt
 8006a3e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006a42:	461f      	movlt	r7, r3
 8006a44:	2300      	movge	r3, #0
 8006a46:	232d      	movlt	r3, #45	@ 0x2d
 8006a48:	700b      	strb	r3, [r1, #0]
 8006a4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a4c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006a50:	4691      	mov	r9, r2
 8006a52:	f023 0820 	bic.w	r8, r3, #32
 8006a56:	bfbc      	itt	lt
 8006a58:	4632      	movlt	r2, r6
 8006a5a:	4616      	movlt	r6, r2
 8006a5c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006a60:	d005      	beq.n	8006a6e <__cvt+0x42>
 8006a62:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006a66:	d100      	bne.n	8006a6a <__cvt+0x3e>
 8006a68:	3401      	adds	r4, #1
 8006a6a:	2102      	movs	r1, #2
 8006a6c:	e000      	b.n	8006a70 <__cvt+0x44>
 8006a6e:	2103      	movs	r1, #3
 8006a70:	ab03      	add	r3, sp, #12
 8006a72:	9301      	str	r3, [sp, #4]
 8006a74:	ab02      	add	r3, sp, #8
 8006a76:	9300      	str	r3, [sp, #0]
 8006a78:	ec47 6b10 	vmov	d0, r6, r7
 8006a7c:	4653      	mov	r3, sl
 8006a7e:	4622      	mov	r2, r4
 8006a80:	f000 feb6 	bl	80077f0 <_dtoa_r>
 8006a84:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006a88:	4605      	mov	r5, r0
 8006a8a:	d119      	bne.n	8006ac0 <__cvt+0x94>
 8006a8c:	f019 0f01 	tst.w	r9, #1
 8006a90:	d00e      	beq.n	8006ab0 <__cvt+0x84>
 8006a92:	eb00 0904 	add.w	r9, r0, r4
 8006a96:	2200      	movs	r2, #0
 8006a98:	2300      	movs	r3, #0
 8006a9a:	4630      	mov	r0, r6
 8006a9c:	4639      	mov	r1, r7
 8006a9e:	f7fa f823 	bl	8000ae8 <__aeabi_dcmpeq>
 8006aa2:	b108      	cbz	r0, 8006aa8 <__cvt+0x7c>
 8006aa4:	f8cd 900c 	str.w	r9, [sp, #12]
 8006aa8:	2230      	movs	r2, #48	@ 0x30
 8006aaa:	9b03      	ldr	r3, [sp, #12]
 8006aac:	454b      	cmp	r3, r9
 8006aae:	d31e      	bcc.n	8006aee <__cvt+0xc2>
 8006ab0:	9b03      	ldr	r3, [sp, #12]
 8006ab2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006ab4:	1b5b      	subs	r3, r3, r5
 8006ab6:	4628      	mov	r0, r5
 8006ab8:	6013      	str	r3, [r2, #0]
 8006aba:	b004      	add	sp, #16
 8006abc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ac0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006ac4:	eb00 0904 	add.w	r9, r0, r4
 8006ac8:	d1e5      	bne.n	8006a96 <__cvt+0x6a>
 8006aca:	7803      	ldrb	r3, [r0, #0]
 8006acc:	2b30      	cmp	r3, #48	@ 0x30
 8006ace:	d10a      	bne.n	8006ae6 <__cvt+0xba>
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	4630      	mov	r0, r6
 8006ad6:	4639      	mov	r1, r7
 8006ad8:	f7fa f806 	bl	8000ae8 <__aeabi_dcmpeq>
 8006adc:	b918      	cbnz	r0, 8006ae6 <__cvt+0xba>
 8006ade:	f1c4 0401 	rsb	r4, r4, #1
 8006ae2:	f8ca 4000 	str.w	r4, [sl]
 8006ae6:	f8da 3000 	ldr.w	r3, [sl]
 8006aea:	4499      	add	r9, r3
 8006aec:	e7d3      	b.n	8006a96 <__cvt+0x6a>
 8006aee:	1c59      	adds	r1, r3, #1
 8006af0:	9103      	str	r1, [sp, #12]
 8006af2:	701a      	strb	r2, [r3, #0]
 8006af4:	e7d9      	b.n	8006aaa <__cvt+0x7e>

08006af6 <__exponent>:
 8006af6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006af8:	2900      	cmp	r1, #0
 8006afa:	bfba      	itte	lt
 8006afc:	4249      	neglt	r1, r1
 8006afe:	232d      	movlt	r3, #45	@ 0x2d
 8006b00:	232b      	movge	r3, #43	@ 0x2b
 8006b02:	2909      	cmp	r1, #9
 8006b04:	7002      	strb	r2, [r0, #0]
 8006b06:	7043      	strb	r3, [r0, #1]
 8006b08:	dd29      	ble.n	8006b5e <__exponent+0x68>
 8006b0a:	f10d 0307 	add.w	r3, sp, #7
 8006b0e:	461d      	mov	r5, r3
 8006b10:	270a      	movs	r7, #10
 8006b12:	461a      	mov	r2, r3
 8006b14:	fbb1 f6f7 	udiv	r6, r1, r7
 8006b18:	fb07 1416 	mls	r4, r7, r6, r1
 8006b1c:	3430      	adds	r4, #48	@ 0x30
 8006b1e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006b22:	460c      	mov	r4, r1
 8006b24:	2c63      	cmp	r4, #99	@ 0x63
 8006b26:	f103 33ff 	add.w	r3, r3, #4294967295
 8006b2a:	4631      	mov	r1, r6
 8006b2c:	dcf1      	bgt.n	8006b12 <__exponent+0x1c>
 8006b2e:	3130      	adds	r1, #48	@ 0x30
 8006b30:	1e94      	subs	r4, r2, #2
 8006b32:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006b36:	1c41      	adds	r1, r0, #1
 8006b38:	4623      	mov	r3, r4
 8006b3a:	42ab      	cmp	r3, r5
 8006b3c:	d30a      	bcc.n	8006b54 <__exponent+0x5e>
 8006b3e:	f10d 0309 	add.w	r3, sp, #9
 8006b42:	1a9b      	subs	r3, r3, r2
 8006b44:	42ac      	cmp	r4, r5
 8006b46:	bf88      	it	hi
 8006b48:	2300      	movhi	r3, #0
 8006b4a:	3302      	adds	r3, #2
 8006b4c:	4403      	add	r3, r0
 8006b4e:	1a18      	subs	r0, r3, r0
 8006b50:	b003      	add	sp, #12
 8006b52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b54:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006b58:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006b5c:	e7ed      	b.n	8006b3a <__exponent+0x44>
 8006b5e:	2330      	movs	r3, #48	@ 0x30
 8006b60:	3130      	adds	r1, #48	@ 0x30
 8006b62:	7083      	strb	r3, [r0, #2]
 8006b64:	70c1      	strb	r1, [r0, #3]
 8006b66:	1d03      	adds	r3, r0, #4
 8006b68:	e7f1      	b.n	8006b4e <__exponent+0x58>
	...

08006b6c <_printf_float>:
 8006b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b70:	b08d      	sub	sp, #52	@ 0x34
 8006b72:	460c      	mov	r4, r1
 8006b74:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006b78:	4616      	mov	r6, r2
 8006b7a:	461f      	mov	r7, r3
 8006b7c:	4605      	mov	r5, r0
 8006b7e:	f000 fd17 	bl	80075b0 <_localeconv_r>
 8006b82:	6803      	ldr	r3, [r0, #0]
 8006b84:	9304      	str	r3, [sp, #16]
 8006b86:	4618      	mov	r0, r3
 8006b88:	f7f9 fb82 	bl	8000290 <strlen>
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b90:	f8d8 3000 	ldr.w	r3, [r8]
 8006b94:	9005      	str	r0, [sp, #20]
 8006b96:	3307      	adds	r3, #7
 8006b98:	f023 0307 	bic.w	r3, r3, #7
 8006b9c:	f103 0208 	add.w	r2, r3, #8
 8006ba0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006ba4:	f8d4 b000 	ldr.w	fp, [r4]
 8006ba8:	f8c8 2000 	str.w	r2, [r8]
 8006bac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006bb0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006bb4:	9307      	str	r3, [sp, #28]
 8006bb6:	f8cd 8018 	str.w	r8, [sp, #24]
 8006bba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006bbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006bc2:	4b9c      	ldr	r3, [pc, #624]	@ (8006e34 <_printf_float+0x2c8>)
 8006bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8006bc8:	f7f9 ffc0 	bl	8000b4c <__aeabi_dcmpun>
 8006bcc:	bb70      	cbnz	r0, 8006c2c <_printf_float+0xc0>
 8006bce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006bd2:	4b98      	ldr	r3, [pc, #608]	@ (8006e34 <_printf_float+0x2c8>)
 8006bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8006bd8:	f7f9 ff9a 	bl	8000b10 <__aeabi_dcmple>
 8006bdc:	bb30      	cbnz	r0, 8006c2c <_printf_float+0xc0>
 8006bde:	2200      	movs	r2, #0
 8006be0:	2300      	movs	r3, #0
 8006be2:	4640      	mov	r0, r8
 8006be4:	4649      	mov	r1, r9
 8006be6:	f7f9 ff89 	bl	8000afc <__aeabi_dcmplt>
 8006bea:	b110      	cbz	r0, 8006bf2 <_printf_float+0x86>
 8006bec:	232d      	movs	r3, #45	@ 0x2d
 8006bee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bf2:	4a91      	ldr	r2, [pc, #580]	@ (8006e38 <_printf_float+0x2cc>)
 8006bf4:	4b91      	ldr	r3, [pc, #580]	@ (8006e3c <_printf_float+0x2d0>)
 8006bf6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006bfa:	bf94      	ite	ls
 8006bfc:	4690      	movls	r8, r2
 8006bfe:	4698      	movhi	r8, r3
 8006c00:	2303      	movs	r3, #3
 8006c02:	6123      	str	r3, [r4, #16]
 8006c04:	f02b 0304 	bic.w	r3, fp, #4
 8006c08:	6023      	str	r3, [r4, #0]
 8006c0a:	f04f 0900 	mov.w	r9, #0
 8006c0e:	9700      	str	r7, [sp, #0]
 8006c10:	4633      	mov	r3, r6
 8006c12:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006c14:	4621      	mov	r1, r4
 8006c16:	4628      	mov	r0, r5
 8006c18:	f000 f9d2 	bl	8006fc0 <_printf_common>
 8006c1c:	3001      	adds	r0, #1
 8006c1e:	f040 808d 	bne.w	8006d3c <_printf_float+0x1d0>
 8006c22:	f04f 30ff 	mov.w	r0, #4294967295
 8006c26:	b00d      	add	sp, #52	@ 0x34
 8006c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c2c:	4642      	mov	r2, r8
 8006c2e:	464b      	mov	r3, r9
 8006c30:	4640      	mov	r0, r8
 8006c32:	4649      	mov	r1, r9
 8006c34:	f7f9 ff8a 	bl	8000b4c <__aeabi_dcmpun>
 8006c38:	b140      	cbz	r0, 8006c4c <_printf_float+0xe0>
 8006c3a:	464b      	mov	r3, r9
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	bfbc      	itt	lt
 8006c40:	232d      	movlt	r3, #45	@ 0x2d
 8006c42:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006c46:	4a7e      	ldr	r2, [pc, #504]	@ (8006e40 <_printf_float+0x2d4>)
 8006c48:	4b7e      	ldr	r3, [pc, #504]	@ (8006e44 <_printf_float+0x2d8>)
 8006c4a:	e7d4      	b.n	8006bf6 <_printf_float+0x8a>
 8006c4c:	6863      	ldr	r3, [r4, #4]
 8006c4e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006c52:	9206      	str	r2, [sp, #24]
 8006c54:	1c5a      	adds	r2, r3, #1
 8006c56:	d13b      	bne.n	8006cd0 <_printf_float+0x164>
 8006c58:	2306      	movs	r3, #6
 8006c5a:	6063      	str	r3, [r4, #4]
 8006c5c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006c60:	2300      	movs	r3, #0
 8006c62:	6022      	str	r2, [r4, #0]
 8006c64:	9303      	str	r3, [sp, #12]
 8006c66:	ab0a      	add	r3, sp, #40	@ 0x28
 8006c68:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006c6c:	ab09      	add	r3, sp, #36	@ 0x24
 8006c6e:	9300      	str	r3, [sp, #0]
 8006c70:	6861      	ldr	r1, [r4, #4]
 8006c72:	ec49 8b10 	vmov	d0, r8, r9
 8006c76:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006c7a:	4628      	mov	r0, r5
 8006c7c:	f7ff fed6 	bl	8006a2c <__cvt>
 8006c80:	9b06      	ldr	r3, [sp, #24]
 8006c82:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c84:	2b47      	cmp	r3, #71	@ 0x47
 8006c86:	4680      	mov	r8, r0
 8006c88:	d129      	bne.n	8006cde <_printf_float+0x172>
 8006c8a:	1cc8      	adds	r0, r1, #3
 8006c8c:	db02      	blt.n	8006c94 <_printf_float+0x128>
 8006c8e:	6863      	ldr	r3, [r4, #4]
 8006c90:	4299      	cmp	r1, r3
 8006c92:	dd41      	ble.n	8006d18 <_printf_float+0x1ac>
 8006c94:	f1aa 0a02 	sub.w	sl, sl, #2
 8006c98:	fa5f fa8a 	uxtb.w	sl, sl
 8006c9c:	3901      	subs	r1, #1
 8006c9e:	4652      	mov	r2, sl
 8006ca0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006ca4:	9109      	str	r1, [sp, #36]	@ 0x24
 8006ca6:	f7ff ff26 	bl	8006af6 <__exponent>
 8006caa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006cac:	1813      	adds	r3, r2, r0
 8006cae:	2a01      	cmp	r2, #1
 8006cb0:	4681      	mov	r9, r0
 8006cb2:	6123      	str	r3, [r4, #16]
 8006cb4:	dc02      	bgt.n	8006cbc <_printf_float+0x150>
 8006cb6:	6822      	ldr	r2, [r4, #0]
 8006cb8:	07d2      	lsls	r2, r2, #31
 8006cba:	d501      	bpl.n	8006cc0 <_printf_float+0x154>
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	6123      	str	r3, [r4, #16]
 8006cc0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d0a2      	beq.n	8006c0e <_printf_float+0xa2>
 8006cc8:	232d      	movs	r3, #45	@ 0x2d
 8006cca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cce:	e79e      	b.n	8006c0e <_printf_float+0xa2>
 8006cd0:	9a06      	ldr	r2, [sp, #24]
 8006cd2:	2a47      	cmp	r2, #71	@ 0x47
 8006cd4:	d1c2      	bne.n	8006c5c <_printf_float+0xf0>
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d1c0      	bne.n	8006c5c <_printf_float+0xf0>
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e7bd      	b.n	8006c5a <_printf_float+0xee>
 8006cde:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006ce2:	d9db      	bls.n	8006c9c <_printf_float+0x130>
 8006ce4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006ce8:	d118      	bne.n	8006d1c <_printf_float+0x1b0>
 8006cea:	2900      	cmp	r1, #0
 8006cec:	6863      	ldr	r3, [r4, #4]
 8006cee:	dd0b      	ble.n	8006d08 <_printf_float+0x19c>
 8006cf0:	6121      	str	r1, [r4, #16]
 8006cf2:	b913      	cbnz	r3, 8006cfa <_printf_float+0x18e>
 8006cf4:	6822      	ldr	r2, [r4, #0]
 8006cf6:	07d0      	lsls	r0, r2, #31
 8006cf8:	d502      	bpl.n	8006d00 <_printf_float+0x194>
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	440b      	add	r3, r1
 8006cfe:	6123      	str	r3, [r4, #16]
 8006d00:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006d02:	f04f 0900 	mov.w	r9, #0
 8006d06:	e7db      	b.n	8006cc0 <_printf_float+0x154>
 8006d08:	b913      	cbnz	r3, 8006d10 <_printf_float+0x1a4>
 8006d0a:	6822      	ldr	r2, [r4, #0]
 8006d0c:	07d2      	lsls	r2, r2, #31
 8006d0e:	d501      	bpl.n	8006d14 <_printf_float+0x1a8>
 8006d10:	3302      	adds	r3, #2
 8006d12:	e7f4      	b.n	8006cfe <_printf_float+0x192>
 8006d14:	2301      	movs	r3, #1
 8006d16:	e7f2      	b.n	8006cfe <_printf_float+0x192>
 8006d18:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006d1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d1e:	4299      	cmp	r1, r3
 8006d20:	db05      	blt.n	8006d2e <_printf_float+0x1c2>
 8006d22:	6823      	ldr	r3, [r4, #0]
 8006d24:	6121      	str	r1, [r4, #16]
 8006d26:	07d8      	lsls	r0, r3, #31
 8006d28:	d5ea      	bpl.n	8006d00 <_printf_float+0x194>
 8006d2a:	1c4b      	adds	r3, r1, #1
 8006d2c:	e7e7      	b.n	8006cfe <_printf_float+0x192>
 8006d2e:	2900      	cmp	r1, #0
 8006d30:	bfd4      	ite	le
 8006d32:	f1c1 0202 	rsble	r2, r1, #2
 8006d36:	2201      	movgt	r2, #1
 8006d38:	4413      	add	r3, r2
 8006d3a:	e7e0      	b.n	8006cfe <_printf_float+0x192>
 8006d3c:	6823      	ldr	r3, [r4, #0]
 8006d3e:	055a      	lsls	r2, r3, #21
 8006d40:	d407      	bmi.n	8006d52 <_printf_float+0x1e6>
 8006d42:	6923      	ldr	r3, [r4, #16]
 8006d44:	4642      	mov	r2, r8
 8006d46:	4631      	mov	r1, r6
 8006d48:	4628      	mov	r0, r5
 8006d4a:	47b8      	blx	r7
 8006d4c:	3001      	adds	r0, #1
 8006d4e:	d12b      	bne.n	8006da8 <_printf_float+0x23c>
 8006d50:	e767      	b.n	8006c22 <_printf_float+0xb6>
 8006d52:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006d56:	f240 80dd 	bls.w	8006f14 <_printf_float+0x3a8>
 8006d5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006d5e:	2200      	movs	r2, #0
 8006d60:	2300      	movs	r3, #0
 8006d62:	f7f9 fec1 	bl	8000ae8 <__aeabi_dcmpeq>
 8006d66:	2800      	cmp	r0, #0
 8006d68:	d033      	beq.n	8006dd2 <_printf_float+0x266>
 8006d6a:	4a37      	ldr	r2, [pc, #220]	@ (8006e48 <_printf_float+0x2dc>)
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	4631      	mov	r1, r6
 8006d70:	4628      	mov	r0, r5
 8006d72:	47b8      	blx	r7
 8006d74:	3001      	adds	r0, #1
 8006d76:	f43f af54 	beq.w	8006c22 <_printf_float+0xb6>
 8006d7a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006d7e:	4543      	cmp	r3, r8
 8006d80:	db02      	blt.n	8006d88 <_printf_float+0x21c>
 8006d82:	6823      	ldr	r3, [r4, #0]
 8006d84:	07d8      	lsls	r0, r3, #31
 8006d86:	d50f      	bpl.n	8006da8 <_printf_float+0x23c>
 8006d88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d8c:	4631      	mov	r1, r6
 8006d8e:	4628      	mov	r0, r5
 8006d90:	47b8      	blx	r7
 8006d92:	3001      	adds	r0, #1
 8006d94:	f43f af45 	beq.w	8006c22 <_printf_float+0xb6>
 8006d98:	f04f 0900 	mov.w	r9, #0
 8006d9c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006da0:	f104 0a1a 	add.w	sl, r4, #26
 8006da4:	45c8      	cmp	r8, r9
 8006da6:	dc09      	bgt.n	8006dbc <_printf_float+0x250>
 8006da8:	6823      	ldr	r3, [r4, #0]
 8006daa:	079b      	lsls	r3, r3, #30
 8006dac:	f100 8103 	bmi.w	8006fb6 <_printf_float+0x44a>
 8006db0:	68e0      	ldr	r0, [r4, #12]
 8006db2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006db4:	4298      	cmp	r0, r3
 8006db6:	bfb8      	it	lt
 8006db8:	4618      	movlt	r0, r3
 8006dba:	e734      	b.n	8006c26 <_printf_float+0xba>
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	4652      	mov	r2, sl
 8006dc0:	4631      	mov	r1, r6
 8006dc2:	4628      	mov	r0, r5
 8006dc4:	47b8      	blx	r7
 8006dc6:	3001      	adds	r0, #1
 8006dc8:	f43f af2b 	beq.w	8006c22 <_printf_float+0xb6>
 8006dcc:	f109 0901 	add.w	r9, r9, #1
 8006dd0:	e7e8      	b.n	8006da4 <_printf_float+0x238>
 8006dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	dc39      	bgt.n	8006e4c <_printf_float+0x2e0>
 8006dd8:	4a1b      	ldr	r2, [pc, #108]	@ (8006e48 <_printf_float+0x2dc>)
 8006dda:	2301      	movs	r3, #1
 8006ddc:	4631      	mov	r1, r6
 8006dde:	4628      	mov	r0, r5
 8006de0:	47b8      	blx	r7
 8006de2:	3001      	adds	r0, #1
 8006de4:	f43f af1d 	beq.w	8006c22 <_printf_float+0xb6>
 8006de8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006dec:	ea59 0303 	orrs.w	r3, r9, r3
 8006df0:	d102      	bne.n	8006df8 <_printf_float+0x28c>
 8006df2:	6823      	ldr	r3, [r4, #0]
 8006df4:	07d9      	lsls	r1, r3, #31
 8006df6:	d5d7      	bpl.n	8006da8 <_printf_float+0x23c>
 8006df8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006dfc:	4631      	mov	r1, r6
 8006dfe:	4628      	mov	r0, r5
 8006e00:	47b8      	blx	r7
 8006e02:	3001      	adds	r0, #1
 8006e04:	f43f af0d 	beq.w	8006c22 <_printf_float+0xb6>
 8006e08:	f04f 0a00 	mov.w	sl, #0
 8006e0c:	f104 0b1a 	add.w	fp, r4, #26
 8006e10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e12:	425b      	negs	r3, r3
 8006e14:	4553      	cmp	r3, sl
 8006e16:	dc01      	bgt.n	8006e1c <_printf_float+0x2b0>
 8006e18:	464b      	mov	r3, r9
 8006e1a:	e793      	b.n	8006d44 <_printf_float+0x1d8>
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	465a      	mov	r2, fp
 8006e20:	4631      	mov	r1, r6
 8006e22:	4628      	mov	r0, r5
 8006e24:	47b8      	blx	r7
 8006e26:	3001      	adds	r0, #1
 8006e28:	f43f aefb 	beq.w	8006c22 <_printf_float+0xb6>
 8006e2c:	f10a 0a01 	add.w	sl, sl, #1
 8006e30:	e7ee      	b.n	8006e10 <_printf_float+0x2a4>
 8006e32:	bf00      	nop
 8006e34:	7fefffff 	.word	0x7fefffff
 8006e38:	080095d5 	.word	0x080095d5
 8006e3c:	080095d9 	.word	0x080095d9
 8006e40:	080095dd 	.word	0x080095dd
 8006e44:	080095e1 	.word	0x080095e1
 8006e48:	080095e5 	.word	0x080095e5
 8006e4c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006e4e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006e52:	4553      	cmp	r3, sl
 8006e54:	bfa8      	it	ge
 8006e56:	4653      	movge	r3, sl
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	4699      	mov	r9, r3
 8006e5c:	dc36      	bgt.n	8006ecc <_printf_float+0x360>
 8006e5e:	f04f 0b00 	mov.w	fp, #0
 8006e62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e66:	f104 021a 	add.w	r2, r4, #26
 8006e6a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006e6c:	9306      	str	r3, [sp, #24]
 8006e6e:	eba3 0309 	sub.w	r3, r3, r9
 8006e72:	455b      	cmp	r3, fp
 8006e74:	dc31      	bgt.n	8006eda <_printf_float+0x36e>
 8006e76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e78:	459a      	cmp	sl, r3
 8006e7a:	dc3a      	bgt.n	8006ef2 <_printf_float+0x386>
 8006e7c:	6823      	ldr	r3, [r4, #0]
 8006e7e:	07da      	lsls	r2, r3, #31
 8006e80:	d437      	bmi.n	8006ef2 <_printf_float+0x386>
 8006e82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e84:	ebaa 0903 	sub.w	r9, sl, r3
 8006e88:	9b06      	ldr	r3, [sp, #24]
 8006e8a:	ebaa 0303 	sub.w	r3, sl, r3
 8006e8e:	4599      	cmp	r9, r3
 8006e90:	bfa8      	it	ge
 8006e92:	4699      	movge	r9, r3
 8006e94:	f1b9 0f00 	cmp.w	r9, #0
 8006e98:	dc33      	bgt.n	8006f02 <_printf_float+0x396>
 8006e9a:	f04f 0800 	mov.w	r8, #0
 8006e9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ea2:	f104 0b1a 	add.w	fp, r4, #26
 8006ea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ea8:	ebaa 0303 	sub.w	r3, sl, r3
 8006eac:	eba3 0309 	sub.w	r3, r3, r9
 8006eb0:	4543      	cmp	r3, r8
 8006eb2:	f77f af79 	ble.w	8006da8 <_printf_float+0x23c>
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	465a      	mov	r2, fp
 8006eba:	4631      	mov	r1, r6
 8006ebc:	4628      	mov	r0, r5
 8006ebe:	47b8      	blx	r7
 8006ec0:	3001      	adds	r0, #1
 8006ec2:	f43f aeae 	beq.w	8006c22 <_printf_float+0xb6>
 8006ec6:	f108 0801 	add.w	r8, r8, #1
 8006eca:	e7ec      	b.n	8006ea6 <_printf_float+0x33a>
 8006ecc:	4642      	mov	r2, r8
 8006ece:	4631      	mov	r1, r6
 8006ed0:	4628      	mov	r0, r5
 8006ed2:	47b8      	blx	r7
 8006ed4:	3001      	adds	r0, #1
 8006ed6:	d1c2      	bne.n	8006e5e <_printf_float+0x2f2>
 8006ed8:	e6a3      	b.n	8006c22 <_printf_float+0xb6>
 8006eda:	2301      	movs	r3, #1
 8006edc:	4631      	mov	r1, r6
 8006ede:	4628      	mov	r0, r5
 8006ee0:	9206      	str	r2, [sp, #24]
 8006ee2:	47b8      	blx	r7
 8006ee4:	3001      	adds	r0, #1
 8006ee6:	f43f ae9c 	beq.w	8006c22 <_printf_float+0xb6>
 8006eea:	9a06      	ldr	r2, [sp, #24]
 8006eec:	f10b 0b01 	add.w	fp, fp, #1
 8006ef0:	e7bb      	b.n	8006e6a <_printf_float+0x2fe>
 8006ef2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ef6:	4631      	mov	r1, r6
 8006ef8:	4628      	mov	r0, r5
 8006efa:	47b8      	blx	r7
 8006efc:	3001      	adds	r0, #1
 8006efe:	d1c0      	bne.n	8006e82 <_printf_float+0x316>
 8006f00:	e68f      	b.n	8006c22 <_printf_float+0xb6>
 8006f02:	9a06      	ldr	r2, [sp, #24]
 8006f04:	464b      	mov	r3, r9
 8006f06:	4442      	add	r2, r8
 8006f08:	4631      	mov	r1, r6
 8006f0a:	4628      	mov	r0, r5
 8006f0c:	47b8      	blx	r7
 8006f0e:	3001      	adds	r0, #1
 8006f10:	d1c3      	bne.n	8006e9a <_printf_float+0x32e>
 8006f12:	e686      	b.n	8006c22 <_printf_float+0xb6>
 8006f14:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006f18:	f1ba 0f01 	cmp.w	sl, #1
 8006f1c:	dc01      	bgt.n	8006f22 <_printf_float+0x3b6>
 8006f1e:	07db      	lsls	r3, r3, #31
 8006f20:	d536      	bpl.n	8006f90 <_printf_float+0x424>
 8006f22:	2301      	movs	r3, #1
 8006f24:	4642      	mov	r2, r8
 8006f26:	4631      	mov	r1, r6
 8006f28:	4628      	mov	r0, r5
 8006f2a:	47b8      	blx	r7
 8006f2c:	3001      	adds	r0, #1
 8006f2e:	f43f ae78 	beq.w	8006c22 <_printf_float+0xb6>
 8006f32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f36:	4631      	mov	r1, r6
 8006f38:	4628      	mov	r0, r5
 8006f3a:	47b8      	blx	r7
 8006f3c:	3001      	adds	r0, #1
 8006f3e:	f43f ae70 	beq.w	8006c22 <_printf_float+0xb6>
 8006f42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006f46:	2200      	movs	r2, #0
 8006f48:	2300      	movs	r3, #0
 8006f4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f4e:	f7f9 fdcb 	bl	8000ae8 <__aeabi_dcmpeq>
 8006f52:	b9c0      	cbnz	r0, 8006f86 <_printf_float+0x41a>
 8006f54:	4653      	mov	r3, sl
 8006f56:	f108 0201 	add.w	r2, r8, #1
 8006f5a:	4631      	mov	r1, r6
 8006f5c:	4628      	mov	r0, r5
 8006f5e:	47b8      	blx	r7
 8006f60:	3001      	adds	r0, #1
 8006f62:	d10c      	bne.n	8006f7e <_printf_float+0x412>
 8006f64:	e65d      	b.n	8006c22 <_printf_float+0xb6>
 8006f66:	2301      	movs	r3, #1
 8006f68:	465a      	mov	r2, fp
 8006f6a:	4631      	mov	r1, r6
 8006f6c:	4628      	mov	r0, r5
 8006f6e:	47b8      	blx	r7
 8006f70:	3001      	adds	r0, #1
 8006f72:	f43f ae56 	beq.w	8006c22 <_printf_float+0xb6>
 8006f76:	f108 0801 	add.w	r8, r8, #1
 8006f7a:	45d0      	cmp	r8, sl
 8006f7c:	dbf3      	blt.n	8006f66 <_printf_float+0x3fa>
 8006f7e:	464b      	mov	r3, r9
 8006f80:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006f84:	e6df      	b.n	8006d46 <_printf_float+0x1da>
 8006f86:	f04f 0800 	mov.w	r8, #0
 8006f8a:	f104 0b1a 	add.w	fp, r4, #26
 8006f8e:	e7f4      	b.n	8006f7a <_printf_float+0x40e>
 8006f90:	2301      	movs	r3, #1
 8006f92:	4642      	mov	r2, r8
 8006f94:	e7e1      	b.n	8006f5a <_printf_float+0x3ee>
 8006f96:	2301      	movs	r3, #1
 8006f98:	464a      	mov	r2, r9
 8006f9a:	4631      	mov	r1, r6
 8006f9c:	4628      	mov	r0, r5
 8006f9e:	47b8      	blx	r7
 8006fa0:	3001      	adds	r0, #1
 8006fa2:	f43f ae3e 	beq.w	8006c22 <_printf_float+0xb6>
 8006fa6:	f108 0801 	add.w	r8, r8, #1
 8006faa:	68e3      	ldr	r3, [r4, #12]
 8006fac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006fae:	1a5b      	subs	r3, r3, r1
 8006fb0:	4543      	cmp	r3, r8
 8006fb2:	dcf0      	bgt.n	8006f96 <_printf_float+0x42a>
 8006fb4:	e6fc      	b.n	8006db0 <_printf_float+0x244>
 8006fb6:	f04f 0800 	mov.w	r8, #0
 8006fba:	f104 0919 	add.w	r9, r4, #25
 8006fbe:	e7f4      	b.n	8006faa <_printf_float+0x43e>

08006fc0 <_printf_common>:
 8006fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fc4:	4616      	mov	r6, r2
 8006fc6:	4698      	mov	r8, r3
 8006fc8:	688a      	ldr	r2, [r1, #8]
 8006fca:	690b      	ldr	r3, [r1, #16]
 8006fcc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	bfb8      	it	lt
 8006fd4:	4613      	movlt	r3, r2
 8006fd6:	6033      	str	r3, [r6, #0]
 8006fd8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006fdc:	4607      	mov	r7, r0
 8006fde:	460c      	mov	r4, r1
 8006fe0:	b10a      	cbz	r2, 8006fe6 <_printf_common+0x26>
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	6033      	str	r3, [r6, #0]
 8006fe6:	6823      	ldr	r3, [r4, #0]
 8006fe8:	0699      	lsls	r1, r3, #26
 8006fea:	bf42      	ittt	mi
 8006fec:	6833      	ldrmi	r3, [r6, #0]
 8006fee:	3302      	addmi	r3, #2
 8006ff0:	6033      	strmi	r3, [r6, #0]
 8006ff2:	6825      	ldr	r5, [r4, #0]
 8006ff4:	f015 0506 	ands.w	r5, r5, #6
 8006ff8:	d106      	bne.n	8007008 <_printf_common+0x48>
 8006ffa:	f104 0a19 	add.w	sl, r4, #25
 8006ffe:	68e3      	ldr	r3, [r4, #12]
 8007000:	6832      	ldr	r2, [r6, #0]
 8007002:	1a9b      	subs	r3, r3, r2
 8007004:	42ab      	cmp	r3, r5
 8007006:	dc26      	bgt.n	8007056 <_printf_common+0x96>
 8007008:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800700c:	6822      	ldr	r2, [r4, #0]
 800700e:	3b00      	subs	r3, #0
 8007010:	bf18      	it	ne
 8007012:	2301      	movne	r3, #1
 8007014:	0692      	lsls	r2, r2, #26
 8007016:	d42b      	bmi.n	8007070 <_printf_common+0xb0>
 8007018:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800701c:	4641      	mov	r1, r8
 800701e:	4638      	mov	r0, r7
 8007020:	47c8      	blx	r9
 8007022:	3001      	adds	r0, #1
 8007024:	d01e      	beq.n	8007064 <_printf_common+0xa4>
 8007026:	6823      	ldr	r3, [r4, #0]
 8007028:	6922      	ldr	r2, [r4, #16]
 800702a:	f003 0306 	and.w	r3, r3, #6
 800702e:	2b04      	cmp	r3, #4
 8007030:	bf02      	ittt	eq
 8007032:	68e5      	ldreq	r5, [r4, #12]
 8007034:	6833      	ldreq	r3, [r6, #0]
 8007036:	1aed      	subeq	r5, r5, r3
 8007038:	68a3      	ldr	r3, [r4, #8]
 800703a:	bf0c      	ite	eq
 800703c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007040:	2500      	movne	r5, #0
 8007042:	4293      	cmp	r3, r2
 8007044:	bfc4      	itt	gt
 8007046:	1a9b      	subgt	r3, r3, r2
 8007048:	18ed      	addgt	r5, r5, r3
 800704a:	2600      	movs	r6, #0
 800704c:	341a      	adds	r4, #26
 800704e:	42b5      	cmp	r5, r6
 8007050:	d11a      	bne.n	8007088 <_printf_common+0xc8>
 8007052:	2000      	movs	r0, #0
 8007054:	e008      	b.n	8007068 <_printf_common+0xa8>
 8007056:	2301      	movs	r3, #1
 8007058:	4652      	mov	r2, sl
 800705a:	4641      	mov	r1, r8
 800705c:	4638      	mov	r0, r7
 800705e:	47c8      	blx	r9
 8007060:	3001      	adds	r0, #1
 8007062:	d103      	bne.n	800706c <_printf_common+0xac>
 8007064:	f04f 30ff 	mov.w	r0, #4294967295
 8007068:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800706c:	3501      	adds	r5, #1
 800706e:	e7c6      	b.n	8006ffe <_printf_common+0x3e>
 8007070:	18e1      	adds	r1, r4, r3
 8007072:	1c5a      	adds	r2, r3, #1
 8007074:	2030      	movs	r0, #48	@ 0x30
 8007076:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800707a:	4422      	add	r2, r4
 800707c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007080:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007084:	3302      	adds	r3, #2
 8007086:	e7c7      	b.n	8007018 <_printf_common+0x58>
 8007088:	2301      	movs	r3, #1
 800708a:	4622      	mov	r2, r4
 800708c:	4641      	mov	r1, r8
 800708e:	4638      	mov	r0, r7
 8007090:	47c8      	blx	r9
 8007092:	3001      	adds	r0, #1
 8007094:	d0e6      	beq.n	8007064 <_printf_common+0xa4>
 8007096:	3601      	adds	r6, #1
 8007098:	e7d9      	b.n	800704e <_printf_common+0x8e>
	...

0800709c <_printf_i>:
 800709c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070a0:	7e0f      	ldrb	r7, [r1, #24]
 80070a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80070a4:	2f78      	cmp	r7, #120	@ 0x78
 80070a6:	4691      	mov	r9, r2
 80070a8:	4680      	mov	r8, r0
 80070aa:	460c      	mov	r4, r1
 80070ac:	469a      	mov	sl, r3
 80070ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80070b2:	d807      	bhi.n	80070c4 <_printf_i+0x28>
 80070b4:	2f62      	cmp	r7, #98	@ 0x62
 80070b6:	d80a      	bhi.n	80070ce <_printf_i+0x32>
 80070b8:	2f00      	cmp	r7, #0
 80070ba:	f000 80d2 	beq.w	8007262 <_printf_i+0x1c6>
 80070be:	2f58      	cmp	r7, #88	@ 0x58
 80070c0:	f000 80b9 	beq.w	8007236 <_printf_i+0x19a>
 80070c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80070c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80070cc:	e03a      	b.n	8007144 <_printf_i+0xa8>
 80070ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80070d2:	2b15      	cmp	r3, #21
 80070d4:	d8f6      	bhi.n	80070c4 <_printf_i+0x28>
 80070d6:	a101      	add	r1, pc, #4	@ (adr r1, 80070dc <_printf_i+0x40>)
 80070d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80070dc:	08007135 	.word	0x08007135
 80070e0:	08007149 	.word	0x08007149
 80070e4:	080070c5 	.word	0x080070c5
 80070e8:	080070c5 	.word	0x080070c5
 80070ec:	080070c5 	.word	0x080070c5
 80070f0:	080070c5 	.word	0x080070c5
 80070f4:	08007149 	.word	0x08007149
 80070f8:	080070c5 	.word	0x080070c5
 80070fc:	080070c5 	.word	0x080070c5
 8007100:	080070c5 	.word	0x080070c5
 8007104:	080070c5 	.word	0x080070c5
 8007108:	08007249 	.word	0x08007249
 800710c:	08007173 	.word	0x08007173
 8007110:	08007203 	.word	0x08007203
 8007114:	080070c5 	.word	0x080070c5
 8007118:	080070c5 	.word	0x080070c5
 800711c:	0800726b 	.word	0x0800726b
 8007120:	080070c5 	.word	0x080070c5
 8007124:	08007173 	.word	0x08007173
 8007128:	080070c5 	.word	0x080070c5
 800712c:	080070c5 	.word	0x080070c5
 8007130:	0800720b 	.word	0x0800720b
 8007134:	6833      	ldr	r3, [r6, #0]
 8007136:	1d1a      	adds	r2, r3, #4
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	6032      	str	r2, [r6, #0]
 800713c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007140:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007144:	2301      	movs	r3, #1
 8007146:	e09d      	b.n	8007284 <_printf_i+0x1e8>
 8007148:	6833      	ldr	r3, [r6, #0]
 800714a:	6820      	ldr	r0, [r4, #0]
 800714c:	1d19      	adds	r1, r3, #4
 800714e:	6031      	str	r1, [r6, #0]
 8007150:	0606      	lsls	r6, r0, #24
 8007152:	d501      	bpl.n	8007158 <_printf_i+0xbc>
 8007154:	681d      	ldr	r5, [r3, #0]
 8007156:	e003      	b.n	8007160 <_printf_i+0xc4>
 8007158:	0645      	lsls	r5, r0, #25
 800715a:	d5fb      	bpl.n	8007154 <_printf_i+0xb8>
 800715c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007160:	2d00      	cmp	r5, #0
 8007162:	da03      	bge.n	800716c <_printf_i+0xd0>
 8007164:	232d      	movs	r3, #45	@ 0x2d
 8007166:	426d      	negs	r5, r5
 8007168:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800716c:	4859      	ldr	r0, [pc, #356]	@ (80072d4 <_printf_i+0x238>)
 800716e:	230a      	movs	r3, #10
 8007170:	e011      	b.n	8007196 <_printf_i+0xfa>
 8007172:	6821      	ldr	r1, [r4, #0]
 8007174:	6833      	ldr	r3, [r6, #0]
 8007176:	0608      	lsls	r0, r1, #24
 8007178:	f853 5b04 	ldr.w	r5, [r3], #4
 800717c:	d402      	bmi.n	8007184 <_printf_i+0xe8>
 800717e:	0649      	lsls	r1, r1, #25
 8007180:	bf48      	it	mi
 8007182:	b2ad      	uxthmi	r5, r5
 8007184:	2f6f      	cmp	r7, #111	@ 0x6f
 8007186:	4853      	ldr	r0, [pc, #332]	@ (80072d4 <_printf_i+0x238>)
 8007188:	6033      	str	r3, [r6, #0]
 800718a:	bf14      	ite	ne
 800718c:	230a      	movne	r3, #10
 800718e:	2308      	moveq	r3, #8
 8007190:	2100      	movs	r1, #0
 8007192:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007196:	6866      	ldr	r6, [r4, #4]
 8007198:	60a6      	str	r6, [r4, #8]
 800719a:	2e00      	cmp	r6, #0
 800719c:	bfa2      	ittt	ge
 800719e:	6821      	ldrge	r1, [r4, #0]
 80071a0:	f021 0104 	bicge.w	r1, r1, #4
 80071a4:	6021      	strge	r1, [r4, #0]
 80071a6:	b90d      	cbnz	r5, 80071ac <_printf_i+0x110>
 80071a8:	2e00      	cmp	r6, #0
 80071aa:	d04b      	beq.n	8007244 <_printf_i+0x1a8>
 80071ac:	4616      	mov	r6, r2
 80071ae:	fbb5 f1f3 	udiv	r1, r5, r3
 80071b2:	fb03 5711 	mls	r7, r3, r1, r5
 80071b6:	5dc7      	ldrb	r7, [r0, r7]
 80071b8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80071bc:	462f      	mov	r7, r5
 80071be:	42bb      	cmp	r3, r7
 80071c0:	460d      	mov	r5, r1
 80071c2:	d9f4      	bls.n	80071ae <_printf_i+0x112>
 80071c4:	2b08      	cmp	r3, #8
 80071c6:	d10b      	bne.n	80071e0 <_printf_i+0x144>
 80071c8:	6823      	ldr	r3, [r4, #0]
 80071ca:	07df      	lsls	r7, r3, #31
 80071cc:	d508      	bpl.n	80071e0 <_printf_i+0x144>
 80071ce:	6923      	ldr	r3, [r4, #16]
 80071d0:	6861      	ldr	r1, [r4, #4]
 80071d2:	4299      	cmp	r1, r3
 80071d4:	bfde      	ittt	le
 80071d6:	2330      	movle	r3, #48	@ 0x30
 80071d8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80071dc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80071e0:	1b92      	subs	r2, r2, r6
 80071e2:	6122      	str	r2, [r4, #16]
 80071e4:	f8cd a000 	str.w	sl, [sp]
 80071e8:	464b      	mov	r3, r9
 80071ea:	aa03      	add	r2, sp, #12
 80071ec:	4621      	mov	r1, r4
 80071ee:	4640      	mov	r0, r8
 80071f0:	f7ff fee6 	bl	8006fc0 <_printf_common>
 80071f4:	3001      	adds	r0, #1
 80071f6:	d14a      	bne.n	800728e <_printf_i+0x1f2>
 80071f8:	f04f 30ff 	mov.w	r0, #4294967295
 80071fc:	b004      	add	sp, #16
 80071fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007202:	6823      	ldr	r3, [r4, #0]
 8007204:	f043 0320 	orr.w	r3, r3, #32
 8007208:	6023      	str	r3, [r4, #0]
 800720a:	4833      	ldr	r0, [pc, #204]	@ (80072d8 <_printf_i+0x23c>)
 800720c:	2778      	movs	r7, #120	@ 0x78
 800720e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007212:	6823      	ldr	r3, [r4, #0]
 8007214:	6831      	ldr	r1, [r6, #0]
 8007216:	061f      	lsls	r7, r3, #24
 8007218:	f851 5b04 	ldr.w	r5, [r1], #4
 800721c:	d402      	bmi.n	8007224 <_printf_i+0x188>
 800721e:	065f      	lsls	r7, r3, #25
 8007220:	bf48      	it	mi
 8007222:	b2ad      	uxthmi	r5, r5
 8007224:	6031      	str	r1, [r6, #0]
 8007226:	07d9      	lsls	r1, r3, #31
 8007228:	bf44      	itt	mi
 800722a:	f043 0320 	orrmi.w	r3, r3, #32
 800722e:	6023      	strmi	r3, [r4, #0]
 8007230:	b11d      	cbz	r5, 800723a <_printf_i+0x19e>
 8007232:	2310      	movs	r3, #16
 8007234:	e7ac      	b.n	8007190 <_printf_i+0xf4>
 8007236:	4827      	ldr	r0, [pc, #156]	@ (80072d4 <_printf_i+0x238>)
 8007238:	e7e9      	b.n	800720e <_printf_i+0x172>
 800723a:	6823      	ldr	r3, [r4, #0]
 800723c:	f023 0320 	bic.w	r3, r3, #32
 8007240:	6023      	str	r3, [r4, #0]
 8007242:	e7f6      	b.n	8007232 <_printf_i+0x196>
 8007244:	4616      	mov	r6, r2
 8007246:	e7bd      	b.n	80071c4 <_printf_i+0x128>
 8007248:	6833      	ldr	r3, [r6, #0]
 800724a:	6825      	ldr	r5, [r4, #0]
 800724c:	6961      	ldr	r1, [r4, #20]
 800724e:	1d18      	adds	r0, r3, #4
 8007250:	6030      	str	r0, [r6, #0]
 8007252:	062e      	lsls	r6, r5, #24
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	d501      	bpl.n	800725c <_printf_i+0x1c0>
 8007258:	6019      	str	r1, [r3, #0]
 800725a:	e002      	b.n	8007262 <_printf_i+0x1c6>
 800725c:	0668      	lsls	r0, r5, #25
 800725e:	d5fb      	bpl.n	8007258 <_printf_i+0x1bc>
 8007260:	8019      	strh	r1, [r3, #0]
 8007262:	2300      	movs	r3, #0
 8007264:	6123      	str	r3, [r4, #16]
 8007266:	4616      	mov	r6, r2
 8007268:	e7bc      	b.n	80071e4 <_printf_i+0x148>
 800726a:	6833      	ldr	r3, [r6, #0]
 800726c:	1d1a      	adds	r2, r3, #4
 800726e:	6032      	str	r2, [r6, #0]
 8007270:	681e      	ldr	r6, [r3, #0]
 8007272:	6862      	ldr	r2, [r4, #4]
 8007274:	2100      	movs	r1, #0
 8007276:	4630      	mov	r0, r6
 8007278:	f7f8 ffba 	bl	80001f0 <memchr>
 800727c:	b108      	cbz	r0, 8007282 <_printf_i+0x1e6>
 800727e:	1b80      	subs	r0, r0, r6
 8007280:	6060      	str	r0, [r4, #4]
 8007282:	6863      	ldr	r3, [r4, #4]
 8007284:	6123      	str	r3, [r4, #16]
 8007286:	2300      	movs	r3, #0
 8007288:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800728c:	e7aa      	b.n	80071e4 <_printf_i+0x148>
 800728e:	6923      	ldr	r3, [r4, #16]
 8007290:	4632      	mov	r2, r6
 8007292:	4649      	mov	r1, r9
 8007294:	4640      	mov	r0, r8
 8007296:	47d0      	blx	sl
 8007298:	3001      	adds	r0, #1
 800729a:	d0ad      	beq.n	80071f8 <_printf_i+0x15c>
 800729c:	6823      	ldr	r3, [r4, #0]
 800729e:	079b      	lsls	r3, r3, #30
 80072a0:	d413      	bmi.n	80072ca <_printf_i+0x22e>
 80072a2:	68e0      	ldr	r0, [r4, #12]
 80072a4:	9b03      	ldr	r3, [sp, #12]
 80072a6:	4298      	cmp	r0, r3
 80072a8:	bfb8      	it	lt
 80072aa:	4618      	movlt	r0, r3
 80072ac:	e7a6      	b.n	80071fc <_printf_i+0x160>
 80072ae:	2301      	movs	r3, #1
 80072b0:	4632      	mov	r2, r6
 80072b2:	4649      	mov	r1, r9
 80072b4:	4640      	mov	r0, r8
 80072b6:	47d0      	blx	sl
 80072b8:	3001      	adds	r0, #1
 80072ba:	d09d      	beq.n	80071f8 <_printf_i+0x15c>
 80072bc:	3501      	adds	r5, #1
 80072be:	68e3      	ldr	r3, [r4, #12]
 80072c0:	9903      	ldr	r1, [sp, #12]
 80072c2:	1a5b      	subs	r3, r3, r1
 80072c4:	42ab      	cmp	r3, r5
 80072c6:	dcf2      	bgt.n	80072ae <_printf_i+0x212>
 80072c8:	e7eb      	b.n	80072a2 <_printf_i+0x206>
 80072ca:	2500      	movs	r5, #0
 80072cc:	f104 0619 	add.w	r6, r4, #25
 80072d0:	e7f5      	b.n	80072be <_printf_i+0x222>
 80072d2:	bf00      	nop
 80072d4:	080095e7 	.word	0x080095e7
 80072d8:	080095f8 	.word	0x080095f8

080072dc <std>:
 80072dc:	2300      	movs	r3, #0
 80072de:	b510      	push	{r4, lr}
 80072e0:	4604      	mov	r4, r0
 80072e2:	e9c0 3300 	strd	r3, r3, [r0]
 80072e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80072ea:	6083      	str	r3, [r0, #8]
 80072ec:	8181      	strh	r1, [r0, #12]
 80072ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80072f0:	81c2      	strh	r2, [r0, #14]
 80072f2:	6183      	str	r3, [r0, #24]
 80072f4:	4619      	mov	r1, r3
 80072f6:	2208      	movs	r2, #8
 80072f8:	305c      	adds	r0, #92	@ 0x5c
 80072fa:	f000 f8f4 	bl	80074e6 <memset>
 80072fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007334 <std+0x58>)
 8007300:	6263      	str	r3, [r4, #36]	@ 0x24
 8007302:	4b0d      	ldr	r3, [pc, #52]	@ (8007338 <std+0x5c>)
 8007304:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007306:	4b0d      	ldr	r3, [pc, #52]	@ (800733c <std+0x60>)
 8007308:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800730a:	4b0d      	ldr	r3, [pc, #52]	@ (8007340 <std+0x64>)
 800730c:	6323      	str	r3, [r4, #48]	@ 0x30
 800730e:	4b0d      	ldr	r3, [pc, #52]	@ (8007344 <std+0x68>)
 8007310:	6224      	str	r4, [r4, #32]
 8007312:	429c      	cmp	r4, r3
 8007314:	d006      	beq.n	8007324 <std+0x48>
 8007316:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800731a:	4294      	cmp	r4, r2
 800731c:	d002      	beq.n	8007324 <std+0x48>
 800731e:	33d0      	adds	r3, #208	@ 0xd0
 8007320:	429c      	cmp	r4, r3
 8007322:	d105      	bne.n	8007330 <std+0x54>
 8007324:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800732c:	f000 b9b4 	b.w	8007698 <__retarget_lock_init_recursive>
 8007330:	bd10      	pop	{r4, pc}
 8007332:	bf00      	nop
 8007334:	08007461 	.word	0x08007461
 8007338:	08007483 	.word	0x08007483
 800733c:	080074bb 	.word	0x080074bb
 8007340:	080074df 	.word	0x080074df
 8007344:	20000558 	.word	0x20000558

08007348 <stdio_exit_handler>:
 8007348:	4a02      	ldr	r2, [pc, #8]	@ (8007354 <stdio_exit_handler+0xc>)
 800734a:	4903      	ldr	r1, [pc, #12]	@ (8007358 <stdio_exit_handler+0x10>)
 800734c:	4803      	ldr	r0, [pc, #12]	@ (800735c <stdio_exit_handler+0x14>)
 800734e:	f000 b869 	b.w	8007424 <_fwalk_sglue>
 8007352:	bf00      	nop
 8007354:	20000158 	.word	0x20000158
 8007358:	08008d85 	.word	0x08008d85
 800735c:	20000168 	.word	0x20000168

08007360 <cleanup_stdio>:
 8007360:	6841      	ldr	r1, [r0, #4]
 8007362:	4b0c      	ldr	r3, [pc, #48]	@ (8007394 <cleanup_stdio+0x34>)
 8007364:	4299      	cmp	r1, r3
 8007366:	b510      	push	{r4, lr}
 8007368:	4604      	mov	r4, r0
 800736a:	d001      	beq.n	8007370 <cleanup_stdio+0x10>
 800736c:	f001 fd0a 	bl	8008d84 <_fflush_r>
 8007370:	68a1      	ldr	r1, [r4, #8]
 8007372:	4b09      	ldr	r3, [pc, #36]	@ (8007398 <cleanup_stdio+0x38>)
 8007374:	4299      	cmp	r1, r3
 8007376:	d002      	beq.n	800737e <cleanup_stdio+0x1e>
 8007378:	4620      	mov	r0, r4
 800737a:	f001 fd03 	bl	8008d84 <_fflush_r>
 800737e:	68e1      	ldr	r1, [r4, #12]
 8007380:	4b06      	ldr	r3, [pc, #24]	@ (800739c <cleanup_stdio+0x3c>)
 8007382:	4299      	cmp	r1, r3
 8007384:	d004      	beq.n	8007390 <cleanup_stdio+0x30>
 8007386:	4620      	mov	r0, r4
 8007388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800738c:	f001 bcfa 	b.w	8008d84 <_fflush_r>
 8007390:	bd10      	pop	{r4, pc}
 8007392:	bf00      	nop
 8007394:	20000558 	.word	0x20000558
 8007398:	200005c0 	.word	0x200005c0
 800739c:	20000628 	.word	0x20000628

080073a0 <global_stdio_init.part.0>:
 80073a0:	b510      	push	{r4, lr}
 80073a2:	4b0b      	ldr	r3, [pc, #44]	@ (80073d0 <global_stdio_init.part.0+0x30>)
 80073a4:	4c0b      	ldr	r4, [pc, #44]	@ (80073d4 <global_stdio_init.part.0+0x34>)
 80073a6:	4a0c      	ldr	r2, [pc, #48]	@ (80073d8 <global_stdio_init.part.0+0x38>)
 80073a8:	601a      	str	r2, [r3, #0]
 80073aa:	4620      	mov	r0, r4
 80073ac:	2200      	movs	r2, #0
 80073ae:	2104      	movs	r1, #4
 80073b0:	f7ff ff94 	bl	80072dc <std>
 80073b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80073b8:	2201      	movs	r2, #1
 80073ba:	2109      	movs	r1, #9
 80073bc:	f7ff ff8e 	bl	80072dc <std>
 80073c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80073c4:	2202      	movs	r2, #2
 80073c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073ca:	2112      	movs	r1, #18
 80073cc:	f7ff bf86 	b.w	80072dc <std>
 80073d0:	20000690 	.word	0x20000690
 80073d4:	20000558 	.word	0x20000558
 80073d8:	08007349 	.word	0x08007349

080073dc <__sfp_lock_acquire>:
 80073dc:	4801      	ldr	r0, [pc, #4]	@ (80073e4 <__sfp_lock_acquire+0x8>)
 80073de:	f000 b95c 	b.w	800769a <__retarget_lock_acquire_recursive>
 80073e2:	bf00      	nop
 80073e4:	20000699 	.word	0x20000699

080073e8 <__sfp_lock_release>:
 80073e8:	4801      	ldr	r0, [pc, #4]	@ (80073f0 <__sfp_lock_release+0x8>)
 80073ea:	f000 b957 	b.w	800769c <__retarget_lock_release_recursive>
 80073ee:	bf00      	nop
 80073f0:	20000699 	.word	0x20000699

080073f4 <__sinit>:
 80073f4:	b510      	push	{r4, lr}
 80073f6:	4604      	mov	r4, r0
 80073f8:	f7ff fff0 	bl	80073dc <__sfp_lock_acquire>
 80073fc:	6a23      	ldr	r3, [r4, #32]
 80073fe:	b11b      	cbz	r3, 8007408 <__sinit+0x14>
 8007400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007404:	f7ff bff0 	b.w	80073e8 <__sfp_lock_release>
 8007408:	4b04      	ldr	r3, [pc, #16]	@ (800741c <__sinit+0x28>)
 800740a:	6223      	str	r3, [r4, #32]
 800740c:	4b04      	ldr	r3, [pc, #16]	@ (8007420 <__sinit+0x2c>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d1f5      	bne.n	8007400 <__sinit+0xc>
 8007414:	f7ff ffc4 	bl	80073a0 <global_stdio_init.part.0>
 8007418:	e7f2      	b.n	8007400 <__sinit+0xc>
 800741a:	bf00      	nop
 800741c:	08007361 	.word	0x08007361
 8007420:	20000690 	.word	0x20000690

08007424 <_fwalk_sglue>:
 8007424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007428:	4607      	mov	r7, r0
 800742a:	4688      	mov	r8, r1
 800742c:	4614      	mov	r4, r2
 800742e:	2600      	movs	r6, #0
 8007430:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007434:	f1b9 0901 	subs.w	r9, r9, #1
 8007438:	d505      	bpl.n	8007446 <_fwalk_sglue+0x22>
 800743a:	6824      	ldr	r4, [r4, #0]
 800743c:	2c00      	cmp	r4, #0
 800743e:	d1f7      	bne.n	8007430 <_fwalk_sglue+0xc>
 8007440:	4630      	mov	r0, r6
 8007442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007446:	89ab      	ldrh	r3, [r5, #12]
 8007448:	2b01      	cmp	r3, #1
 800744a:	d907      	bls.n	800745c <_fwalk_sglue+0x38>
 800744c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007450:	3301      	adds	r3, #1
 8007452:	d003      	beq.n	800745c <_fwalk_sglue+0x38>
 8007454:	4629      	mov	r1, r5
 8007456:	4638      	mov	r0, r7
 8007458:	47c0      	blx	r8
 800745a:	4306      	orrs	r6, r0
 800745c:	3568      	adds	r5, #104	@ 0x68
 800745e:	e7e9      	b.n	8007434 <_fwalk_sglue+0x10>

08007460 <__sread>:
 8007460:	b510      	push	{r4, lr}
 8007462:	460c      	mov	r4, r1
 8007464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007468:	f000 f8c8 	bl	80075fc <_read_r>
 800746c:	2800      	cmp	r0, #0
 800746e:	bfab      	itete	ge
 8007470:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007472:	89a3      	ldrhlt	r3, [r4, #12]
 8007474:	181b      	addge	r3, r3, r0
 8007476:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800747a:	bfac      	ite	ge
 800747c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800747e:	81a3      	strhlt	r3, [r4, #12]
 8007480:	bd10      	pop	{r4, pc}

08007482 <__swrite>:
 8007482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007486:	461f      	mov	r7, r3
 8007488:	898b      	ldrh	r3, [r1, #12]
 800748a:	05db      	lsls	r3, r3, #23
 800748c:	4605      	mov	r5, r0
 800748e:	460c      	mov	r4, r1
 8007490:	4616      	mov	r6, r2
 8007492:	d505      	bpl.n	80074a0 <__swrite+0x1e>
 8007494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007498:	2302      	movs	r3, #2
 800749a:	2200      	movs	r2, #0
 800749c:	f000 f89c 	bl	80075d8 <_lseek_r>
 80074a0:	89a3      	ldrh	r3, [r4, #12]
 80074a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80074aa:	81a3      	strh	r3, [r4, #12]
 80074ac:	4632      	mov	r2, r6
 80074ae:	463b      	mov	r3, r7
 80074b0:	4628      	mov	r0, r5
 80074b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074b6:	f000 b8b3 	b.w	8007620 <_write_r>

080074ba <__sseek>:
 80074ba:	b510      	push	{r4, lr}
 80074bc:	460c      	mov	r4, r1
 80074be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074c2:	f000 f889 	bl	80075d8 <_lseek_r>
 80074c6:	1c43      	adds	r3, r0, #1
 80074c8:	89a3      	ldrh	r3, [r4, #12]
 80074ca:	bf15      	itete	ne
 80074cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80074ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80074d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80074d6:	81a3      	strheq	r3, [r4, #12]
 80074d8:	bf18      	it	ne
 80074da:	81a3      	strhne	r3, [r4, #12]
 80074dc:	bd10      	pop	{r4, pc}

080074de <__sclose>:
 80074de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074e2:	f000 b869 	b.w	80075b8 <_close_r>

080074e6 <memset>:
 80074e6:	4402      	add	r2, r0
 80074e8:	4603      	mov	r3, r0
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d100      	bne.n	80074f0 <memset+0xa>
 80074ee:	4770      	bx	lr
 80074f0:	f803 1b01 	strb.w	r1, [r3], #1
 80074f4:	e7f9      	b.n	80074ea <memset+0x4>
	...

080074f8 <strtok>:
 80074f8:	4b16      	ldr	r3, [pc, #88]	@ (8007554 <strtok+0x5c>)
 80074fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074fe:	681f      	ldr	r7, [r3, #0]
 8007500:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8007502:	4605      	mov	r5, r0
 8007504:	460e      	mov	r6, r1
 8007506:	b9ec      	cbnz	r4, 8007544 <strtok+0x4c>
 8007508:	2050      	movs	r0, #80	@ 0x50
 800750a:	f000 ff7f 	bl	800840c <malloc>
 800750e:	4602      	mov	r2, r0
 8007510:	6478      	str	r0, [r7, #68]	@ 0x44
 8007512:	b920      	cbnz	r0, 800751e <strtok+0x26>
 8007514:	4b10      	ldr	r3, [pc, #64]	@ (8007558 <strtok+0x60>)
 8007516:	4811      	ldr	r0, [pc, #68]	@ (800755c <strtok+0x64>)
 8007518:	215b      	movs	r1, #91	@ 0x5b
 800751a:	f000 f8c1 	bl	80076a0 <__assert_func>
 800751e:	e9c0 4400 	strd	r4, r4, [r0]
 8007522:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007526:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800752a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800752e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8007532:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8007536:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800753a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800753e:	6184      	str	r4, [r0, #24]
 8007540:	7704      	strb	r4, [r0, #28]
 8007542:	6244      	str	r4, [r0, #36]	@ 0x24
 8007544:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007546:	4631      	mov	r1, r6
 8007548:	4628      	mov	r0, r5
 800754a:	2301      	movs	r3, #1
 800754c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007550:	f000 b806 	b.w	8007560 <__strtok_r>
 8007554:	20000164 	.word	0x20000164
 8007558:	08009609 	.word	0x08009609
 800755c:	08009620 	.word	0x08009620

08007560 <__strtok_r>:
 8007560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007562:	4604      	mov	r4, r0
 8007564:	b908      	cbnz	r0, 800756a <__strtok_r+0xa>
 8007566:	6814      	ldr	r4, [r2, #0]
 8007568:	b144      	cbz	r4, 800757c <__strtok_r+0x1c>
 800756a:	4620      	mov	r0, r4
 800756c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007570:	460f      	mov	r7, r1
 8007572:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007576:	b91e      	cbnz	r6, 8007580 <__strtok_r+0x20>
 8007578:	b965      	cbnz	r5, 8007594 <__strtok_r+0x34>
 800757a:	6015      	str	r5, [r2, #0]
 800757c:	2000      	movs	r0, #0
 800757e:	e005      	b.n	800758c <__strtok_r+0x2c>
 8007580:	42b5      	cmp	r5, r6
 8007582:	d1f6      	bne.n	8007572 <__strtok_r+0x12>
 8007584:	2b00      	cmp	r3, #0
 8007586:	d1f0      	bne.n	800756a <__strtok_r+0xa>
 8007588:	6014      	str	r4, [r2, #0]
 800758a:	7003      	strb	r3, [r0, #0]
 800758c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800758e:	461c      	mov	r4, r3
 8007590:	e00c      	b.n	80075ac <__strtok_r+0x4c>
 8007592:	b915      	cbnz	r5, 800759a <__strtok_r+0x3a>
 8007594:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007598:	460e      	mov	r6, r1
 800759a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800759e:	42ab      	cmp	r3, r5
 80075a0:	d1f7      	bne.n	8007592 <__strtok_r+0x32>
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d0f3      	beq.n	800758e <__strtok_r+0x2e>
 80075a6:	2300      	movs	r3, #0
 80075a8:	f804 3c01 	strb.w	r3, [r4, #-1]
 80075ac:	6014      	str	r4, [r2, #0]
 80075ae:	e7ed      	b.n	800758c <__strtok_r+0x2c>

080075b0 <_localeconv_r>:
 80075b0:	4800      	ldr	r0, [pc, #0]	@ (80075b4 <_localeconv_r+0x4>)
 80075b2:	4770      	bx	lr
 80075b4:	200002a4 	.word	0x200002a4

080075b8 <_close_r>:
 80075b8:	b538      	push	{r3, r4, r5, lr}
 80075ba:	4d06      	ldr	r5, [pc, #24]	@ (80075d4 <_close_r+0x1c>)
 80075bc:	2300      	movs	r3, #0
 80075be:	4604      	mov	r4, r0
 80075c0:	4608      	mov	r0, r1
 80075c2:	602b      	str	r3, [r5, #0]
 80075c4:	f7fa fc8a 	bl	8001edc <_close>
 80075c8:	1c43      	adds	r3, r0, #1
 80075ca:	d102      	bne.n	80075d2 <_close_r+0x1a>
 80075cc:	682b      	ldr	r3, [r5, #0]
 80075ce:	b103      	cbz	r3, 80075d2 <_close_r+0x1a>
 80075d0:	6023      	str	r3, [r4, #0]
 80075d2:	bd38      	pop	{r3, r4, r5, pc}
 80075d4:	20000694 	.word	0x20000694

080075d8 <_lseek_r>:
 80075d8:	b538      	push	{r3, r4, r5, lr}
 80075da:	4d07      	ldr	r5, [pc, #28]	@ (80075f8 <_lseek_r+0x20>)
 80075dc:	4604      	mov	r4, r0
 80075de:	4608      	mov	r0, r1
 80075e0:	4611      	mov	r1, r2
 80075e2:	2200      	movs	r2, #0
 80075e4:	602a      	str	r2, [r5, #0]
 80075e6:	461a      	mov	r2, r3
 80075e8:	f7fa fc9f 	bl	8001f2a <_lseek>
 80075ec:	1c43      	adds	r3, r0, #1
 80075ee:	d102      	bne.n	80075f6 <_lseek_r+0x1e>
 80075f0:	682b      	ldr	r3, [r5, #0]
 80075f2:	b103      	cbz	r3, 80075f6 <_lseek_r+0x1e>
 80075f4:	6023      	str	r3, [r4, #0]
 80075f6:	bd38      	pop	{r3, r4, r5, pc}
 80075f8:	20000694 	.word	0x20000694

080075fc <_read_r>:
 80075fc:	b538      	push	{r3, r4, r5, lr}
 80075fe:	4d07      	ldr	r5, [pc, #28]	@ (800761c <_read_r+0x20>)
 8007600:	4604      	mov	r4, r0
 8007602:	4608      	mov	r0, r1
 8007604:	4611      	mov	r1, r2
 8007606:	2200      	movs	r2, #0
 8007608:	602a      	str	r2, [r5, #0]
 800760a:	461a      	mov	r2, r3
 800760c:	f7fa fc2d 	bl	8001e6a <_read>
 8007610:	1c43      	adds	r3, r0, #1
 8007612:	d102      	bne.n	800761a <_read_r+0x1e>
 8007614:	682b      	ldr	r3, [r5, #0]
 8007616:	b103      	cbz	r3, 800761a <_read_r+0x1e>
 8007618:	6023      	str	r3, [r4, #0]
 800761a:	bd38      	pop	{r3, r4, r5, pc}
 800761c:	20000694 	.word	0x20000694

08007620 <_write_r>:
 8007620:	b538      	push	{r3, r4, r5, lr}
 8007622:	4d07      	ldr	r5, [pc, #28]	@ (8007640 <_write_r+0x20>)
 8007624:	4604      	mov	r4, r0
 8007626:	4608      	mov	r0, r1
 8007628:	4611      	mov	r1, r2
 800762a:	2200      	movs	r2, #0
 800762c:	602a      	str	r2, [r5, #0]
 800762e:	461a      	mov	r2, r3
 8007630:	f7fa fc38 	bl	8001ea4 <_write>
 8007634:	1c43      	adds	r3, r0, #1
 8007636:	d102      	bne.n	800763e <_write_r+0x1e>
 8007638:	682b      	ldr	r3, [r5, #0]
 800763a:	b103      	cbz	r3, 800763e <_write_r+0x1e>
 800763c:	6023      	str	r3, [r4, #0]
 800763e:	bd38      	pop	{r3, r4, r5, pc}
 8007640:	20000694 	.word	0x20000694

08007644 <__errno>:
 8007644:	4b01      	ldr	r3, [pc, #4]	@ (800764c <__errno+0x8>)
 8007646:	6818      	ldr	r0, [r3, #0]
 8007648:	4770      	bx	lr
 800764a:	bf00      	nop
 800764c:	20000164 	.word	0x20000164

08007650 <__libc_init_array>:
 8007650:	b570      	push	{r4, r5, r6, lr}
 8007652:	4d0d      	ldr	r5, [pc, #52]	@ (8007688 <__libc_init_array+0x38>)
 8007654:	4c0d      	ldr	r4, [pc, #52]	@ (800768c <__libc_init_array+0x3c>)
 8007656:	1b64      	subs	r4, r4, r5
 8007658:	10a4      	asrs	r4, r4, #2
 800765a:	2600      	movs	r6, #0
 800765c:	42a6      	cmp	r6, r4
 800765e:	d109      	bne.n	8007674 <__libc_init_array+0x24>
 8007660:	4d0b      	ldr	r5, [pc, #44]	@ (8007690 <__libc_init_array+0x40>)
 8007662:	4c0c      	ldr	r4, [pc, #48]	@ (8007694 <__libc_init_array+0x44>)
 8007664:	f001 febe 	bl	80093e4 <_init>
 8007668:	1b64      	subs	r4, r4, r5
 800766a:	10a4      	asrs	r4, r4, #2
 800766c:	2600      	movs	r6, #0
 800766e:	42a6      	cmp	r6, r4
 8007670:	d105      	bne.n	800767e <__libc_init_array+0x2e>
 8007672:	bd70      	pop	{r4, r5, r6, pc}
 8007674:	f855 3b04 	ldr.w	r3, [r5], #4
 8007678:	4798      	blx	r3
 800767a:	3601      	adds	r6, #1
 800767c:	e7ee      	b.n	800765c <__libc_init_array+0xc>
 800767e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007682:	4798      	blx	r3
 8007684:	3601      	adds	r6, #1
 8007686:	e7f2      	b.n	800766e <__libc_init_array+0x1e>
 8007688:	080098ac 	.word	0x080098ac
 800768c:	080098ac 	.word	0x080098ac
 8007690:	080098ac 	.word	0x080098ac
 8007694:	080098b0 	.word	0x080098b0

08007698 <__retarget_lock_init_recursive>:
 8007698:	4770      	bx	lr

0800769a <__retarget_lock_acquire_recursive>:
 800769a:	4770      	bx	lr

0800769c <__retarget_lock_release_recursive>:
 800769c:	4770      	bx	lr
	...

080076a0 <__assert_func>:
 80076a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80076a2:	4614      	mov	r4, r2
 80076a4:	461a      	mov	r2, r3
 80076a6:	4b09      	ldr	r3, [pc, #36]	@ (80076cc <__assert_func+0x2c>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4605      	mov	r5, r0
 80076ac:	68d8      	ldr	r0, [r3, #12]
 80076ae:	b954      	cbnz	r4, 80076c6 <__assert_func+0x26>
 80076b0:	4b07      	ldr	r3, [pc, #28]	@ (80076d0 <__assert_func+0x30>)
 80076b2:	461c      	mov	r4, r3
 80076b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80076b8:	9100      	str	r1, [sp, #0]
 80076ba:	462b      	mov	r3, r5
 80076bc:	4905      	ldr	r1, [pc, #20]	@ (80076d4 <__assert_func+0x34>)
 80076be:	f001 fb89 	bl	8008dd4 <fiprintf>
 80076c2:	f001 fbb7 	bl	8008e34 <abort>
 80076c6:	4b04      	ldr	r3, [pc, #16]	@ (80076d8 <__assert_func+0x38>)
 80076c8:	e7f4      	b.n	80076b4 <__assert_func+0x14>
 80076ca:	bf00      	nop
 80076cc:	20000164 	.word	0x20000164
 80076d0:	080096b5 	.word	0x080096b5
 80076d4:	08009687 	.word	0x08009687
 80076d8:	0800967a 	.word	0x0800967a

080076dc <quorem>:
 80076dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076e0:	6903      	ldr	r3, [r0, #16]
 80076e2:	690c      	ldr	r4, [r1, #16]
 80076e4:	42a3      	cmp	r3, r4
 80076e6:	4607      	mov	r7, r0
 80076e8:	db7e      	blt.n	80077e8 <quorem+0x10c>
 80076ea:	3c01      	subs	r4, #1
 80076ec:	f101 0814 	add.w	r8, r1, #20
 80076f0:	00a3      	lsls	r3, r4, #2
 80076f2:	f100 0514 	add.w	r5, r0, #20
 80076f6:	9300      	str	r3, [sp, #0]
 80076f8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80076fc:	9301      	str	r3, [sp, #4]
 80076fe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007702:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007706:	3301      	adds	r3, #1
 8007708:	429a      	cmp	r2, r3
 800770a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800770e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007712:	d32e      	bcc.n	8007772 <quorem+0x96>
 8007714:	f04f 0a00 	mov.w	sl, #0
 8007718:	46c4      	mov	ip, r8
 800771a:	46ae      	mov	lr, r5
 800771c:	46d3      	mov	fp, sl
 800771e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007722:	b298      	uxth	r0, r3
 8007724:	fb06 a000 	mla	r0, r6, r0, sl
 8007728:	0c02      	lsrs	r2, r0, #16
 800772a:	0c1b      	lsrs	r3, r3, #16
 800772c:	fb06 2303 	mla	r3, r6, r3, r2
 8007730:	f8de 2000 	ldr.w	r2, [lr]
 8007734:	b280      	uxth	r0, r0
 8007736:	b292      	uxth	r2, r2
 8007738:	1a12      	subs	r2, r2, r0
 800773a:	445a      	add	r2, fp
 800773c:	f8de 0000 	ldr.w	r0, [lr]
 8007740:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007744:	b29b      	uxth	r3, r3
 8007746:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800774a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800774e:	b292      	uxth	r2, r2
 8007750:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007754:	45e1      	cmp	r9, ip
 8007756:	f84e 2b04 	str.w	r2, [lr], #4
 800775a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800775e:	d2de      	bcs.n	800771e <quorem+0x42>
 8007760:	9b00      	ldr	r3, [sp, #0]
 8007762:	58eb      	ldr	r3, [r5, r3]
 8007764:	b92b      	cbnz	r3, 8007772 <quorem+0x96>
 8007766:	9b01      	ldr	r3, [sp, #4]
 8007768:	3b04      	subs	r3, #4
 800776a:	429d      	cmp	r5, r3
 800776c:	461a      	mov	r2, r3
 800776e:	d32f      	bcc.n	80077d0 <quorem+0xf4>
 8007770:	613c      	str	r4, [r7, #16]
 8007772:	4638      	mov	r0, r7
 8007774:	f001 f97a 	bl	8008a6c <__mcmp>
 8007778:	2800      	cmp	r0, #0
 800777a:	db25      	blt.n	80077c8 <quorem+0xec>
 800777c:	4629      	mov	r1, r5
 800777e:	2000      	movs	r0, #0
 8007780:	f858 2b04 	ldr.w	r2, [r8], #4
 8007784:	f8d1 c000 	ldr.w	ip, [r1]
 8007788:	fa1f fe82 	uxth.w	lr, r2
 800778c:	fa1f f38c 	uxth.w	r3, ip
 8007790:	eba3 030e 	sub.w	r3, r3, lr
 8007794:	4403      	add	r3, r0
 8007796:	0c12      	lsrs	r2, r2, #16
 8007798:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800779c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80077a0:	b29b      	uxth	r3, r3
 80077a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80077a6:	45c1      	cmp	r9, r8
 80077a8:	f841 3b04 	str.w	r3, [r1], #4
 80077ac:	ea4f 4022 	mov.w	r0, r2, asr #16
 80077b0:	d2e6      	bcs.n	8007780 <quorem+0xa4>
 80077b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80077b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80077ba:	b922      	cbnz	r2, 80077c6 <quorem+0xea>
 80077bc:	3b04      	subs	r3, #4
 80077be:	429d      	cmp	r5, r3
 80077c0:	461a      	mov	r2, r3
 80077c2:	d30b      	bcc.n	80077dc <quorem+0x100>
 80077c4:	613c      	str	r4, [r7, #16]
 80077c6:	3601      	adds	r6, #1
 80077c8:	4630      	mov	r0, r6
 80077ca:	b003      	add	sp, #12
 80077cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077d0:	6812      	ldr	r2, [r2, #0]
 80077d2:	3b04      	subs	r3, #4
 80077d4:	2a00      	cmp	r2, #0
 80077d6:	d1cb      	bne.n	8007770 <quorem+0x94>
 80077d8:	3c01      	subs	r4, #1
 80077da:	e7c6      	b.n	800776a <quorem+0x8e>
 80077dc:	6812      	ldr	r2, [r2, #0]
 80077de:	3b04      	subs	r3, #4
 80077e0:	2a00      	cmp	r2, #0
 80077e2:	d1ef      	bne.n	80077c4 <quorem+0xe8>
 80077e4:	3c01      	subs	r4, #1
 80077e6:	e7ea      	b.n	80077be <quorem+0xe2>
 80077e8:	2000      	movs	r0, #0
 80077ea:	e7ee      	b.n	80077ca <quorem+0xee>
 80077ec:	0000      	movs	r0, r0
	...

080077f0 <_dtoa_r>:
 80077f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077f4:	69c7      	ldr	r7, [r0, #28]
 80077f6:	b099      	sub	sp, #100	@ 0x64
 80077f8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80077fc:	ec55 4b10 	vmov	r4, r5, d0
 8007800:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8007802:	9109      	str	r1, [sp, #36]	@ 0x24
 8007804:	4683      	mov	fp, r0
 8007806:	920e      	str	r2, [sp, #56]	@ 0x38
 8007808:	9313      	str	r3, [sp, #76]	@ 0x4c
 800780a:	b97f      	cbnz	r7, 800782c <_dtoa_r+0x3c>
 800780c:	2010      	movs	r0, #16
 800780e:	f000 fdfd 	bl	800840c <malloc>
 8007812:	4602      	mov	r2, r0
 8007814:	f8cb 001c 	str.w	r0, [fp, #28]
 8007818:	b920      	cbnz	r0, 8007824 <_dtoa_r+0x34>
 800781a:	4ba7      	ldr	r3, [pc, #668]	@ (8007ab8 <_dtoa_r+0x2c8>)
 800781c:	21ef      	movs	r1, #239	@ 0xef
 800781e:	48a7      	ldr	r0, [pc, #668]	@ (8007abc <_dtoa_r+0x2cc>)
 8007820:	f7ff ff3e 	bl	80076a0 <__assert_func>
 8007824:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007828:	6007      	str	r7, [r0, #0]
 800782a:	60c7      	str	r7, [r0, #12]
 800782c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007830:	6819      	ldr	r1, [r3, #0]
 8007832:	b159      	cbz	r1, 800784c <_dtoa_r+0x5c>
 8007834:	685a      	ldr	r2, [r3, #4]
 8007836:	604a      	str	r2, [r1, #4]
 8007838:	2301      	movs	r3, #1
 800783a:	4093      	lsls	r3, r2
 800783c:	608b      	str	r3, [r1, #8]
 800783e:	4658      	mov	r0, fp
 8007840:	f000 feda 	bl	80085f8 <_Bfree>
 8007844:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007848:	2200      	movs	r2, #0
 800784a:	601a      	str	r2, [r3, #0]
 800784c:	1e2b      	subs	r3, r5, #0
 800784e:	bfb9      	ittee	lt
 8007850:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007854:	9303      	strlt	r3, [sp, #12]
 8007856:	2300      	movge	r3, #0
 8007858:	6033      	strge	r3, [r6, #0]
 800785a:	9f03      	ldr	r7, [sp, #12]
 800785c:	4b98      	ldr	r3, [pc, #608]	@ (8007ac0 <_dtoa_r+0x2d0>)
 800785e:	bfbc      	itt	lt
 8007860:	2201      	movlt	r2, #1
 8007862:	6032      	strlt	r2, [r6, #0]
 8007864:	43bb      	bics	r3, r7
 8007866:	d112      	bne.n	800788e <_dtoa_r+0x9e>
 8007868:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800786a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800786e:	6013      	str	r3, [r2, #0]
 8007870:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007874:	4323      	orrs	r3, r4
 8007876:	f000 854d 	beq.w	8008314 <_dtoa_r+0xb24>
 800787a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800787c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007ad4 <_dtoa_r+0x2e4>
 8007880:	2b00      	cmp	r3, #0
 8007882:	f000 854f 	beq.w	8008324 <_dtoa_r+0xb34>
 8007886:	f10a 0303 	add.w	r3, sl, #3
 800788a:	f000 bd49 	b.w	8008320 <_dtoa_r+0xb30>
 800788e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007892:	2200      	movs	r2, #0
 8007894:	ec51 0b17 	vmov	r0, r1, d7
 8007898:	2300      	movs	r3, #0
 800789a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800789e:	f7f9 f923 	bl	8000ae8 <__aeabi_dcmpeq>
 80078a2:	4680      	mov	r8, r0
 80078a4:	b158      	cbz	r0, 80078be <_dtoa_r+0xce>
 80078a6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80078a8:	2301      	movs	r3, #1
 80078aa:	6013      	str	r3, [r2, #0]
 80078ac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80078ae:	b113      	cbz	r3, 80078b6 <_dtoa_r+0xc6>
 80078b0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80078b2:	4b84      	ldr	r3, [pc, #528]	@ (8007ac4 <_dtoa_r+0x2d4>)
 80078b4:	6013      	str	r3, [r2, #0]
 80078b6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007ad8 <_dtoa_r+0x2e8>
 80078ba:	f000 bd33 	b.w	8008324 <_dtoa_r+0xb34>
 80078be:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80078c2:	aa16      	add	r2, sp, #88	@ 0x58
 80078c4:	a917      	add	r1, sp, #92	@ 0x5c
 80078c6:	4658      	mov	r0, fp
 80078c8:	f001 f980 	bl	8008bcc <__d2b>
 80078cc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80078d0:	4681      	mov	r9, r0
 80078d2:	2e00      	cmp	r6, #0
 80078d4:	d077      	beq.n	80079c6 <_dtoa_r+0x1d6>
 80078d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80078d8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80078dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80078e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80078e4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80078e8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80078ec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80078f0:	4619      	mov	r1, r3
 80078f2:	2200      	movs	r2, #0
 80078f4:	4b74      	ldr	r3, [pc, #464]	@ (8007ac8 <_dtoa_r+0x2d8>)
 80078f6:	f7f8 fcd7 	bl	80002a8 <__aeabi_dsub>
 80078fa:	a369      	add	r3, pc, #420	@ (adr r3, 8007aa0 <_dtoa_r+0x2b0>)
 80078fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007900:	f7f8 fe8a 	bl	8000618 <__aeabi_dmul>
 8007904:	a368      	add	r3, pc, #416	@ (adr r3, 8007aa8 <_dtoa_r+0x2b8>)
 8007906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800790a:	f7f8 fccf 	bl	80002ac <__adddf3>
 800790e:	4604      	mov	r4, r0
 8007910:	4630      	mov	r0, r6
 8007912:	460d      	mov	r5, r1
 8007914:	f7f8 fe16 	bl	8000544 <__aeabi_i2d>
 8007918:	a365      	add	r3, pc, #404	@ (adr r3, 8007ab0 <_dtoa_r+0x2c0>)
 800791a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800791e:	f7f8 fe7b 	bl	8000618 <__aeabi_dmul>
 8007922:	4602      	mov	r2, r0
 8007924:	460b      	mov	r3, r1
 8007926:	4620      	mov	r0, r4
 8007928:	4629      	mov	r1, r5
 800792a:	f7f8 fcbf 	bl	80002ac <__adddf3>
 800792e:	4604      	mov	r4, r0
 8007930:	460d      	mov	r5, r1
 8007932:	f7f9 f921 	bl	8000b78 <__aeabi_d2iz>
 8007936:	2200      	movs	r2, #0
 8007938:	4607      	mov	r7, r0
 800793a:	2300      	movs	r3, #0
 800793c:	4620      	mov	r0, r4
 800793e:	4629      	mov	r1, r5
 8007940:	f7f9 f8dc 	bl	8000afc <__aeabi_dcmplt>
 8007944:	b140      	cbz	r0, 8007958 <_dtoa_r+0x168>
 8007946:	4638      	mov	r0, r7
 8007948:	f7f8 fdfc 	bl	8000544 <__aeabi_i2d>
 800794c:	4622      	mov	r2, r4
 800794e:	462b      	mov	r3, r5
 8007950:	f7f9 f8ca 	bl	8000ae8 <__aeabi_dcmpeq>
 8007954:	b900      	cbnz	r0, 8007958 <_dtoa_r+0x168>
 8007956:	3f01      	subs	r7, #1
 8007958:	2f16      	cmp	r7, #22
 800795a:	d851      	bhi.n	8007a00 <_dtoa_r+0x210>
 800795c:	4b5b      	ldr	r3, [pc, #364]	@ (8007acc <_dtoa_r+0x2dc>)
 800795e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007966:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800796a:	f7f9 f8c7 	bl	8000afc <__aeabi_dcmplt>
 800796e:	2800      	cmp	r0, #0
 8007970:	d048      	beq.n	8007a04 <_dtoa_r+0x214>
 8007972:	3f01      	subs	r7, #1
 8007974:	2300      	movs	r3, #0
 8007976:	9312      	str	r3, [sp, #72]	@ 0x48
 8007978:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800797a:	1b9b      	subs	r3, r3, r6
 800797c:	1e5a      	subs	r2, r3, #1
 800797e:	bf44      	itt	mi
 8007980:	f1c3 0801 	rsbmi	r8, r3, #1
 8007984:	2300      	movmi	r3, #0
 8007986:	9208      	str	r2, [sp, #32]
 8007988:	bf54      	ite	pl
 800798a:	f04f 0800 	movpl.w	r8, #0
 800798e:	9308      	strmi	r3, [sp, #32]
 8007990:	2f00      	cmp	r7, #0
 8007992:	db39      	blt.n	8007a08 <_dtoa_r+0x218>
 8007994:	9b08      	ldr	r3, [sp, #32]
 8007996:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007998:	443b      	add	r3, r7
 800799a:	9308      	str	r3, [sp, #32]
 800799c:	2300      	movs	r3, #0
 800799e:	930a      	str	r3, [sp, #40]	@ 0x28
 80079a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079a2:	2b09      	cmp	r3, #9
 80079a4:	d864      	bhi.n	8007a70 <_dtoa_r+0x280>
 80079a6:	2b05      	cmp	r3, #5
 80079a8:	bfc4      	itt	gt
 80079aa:	3b04      	subgt	r3, #4
 80079ac:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80079ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079b0:	f1a3 0302 	sub.w	r3, r3, #2
 80079b4:	bfcc      	ite	gt
 80079b6:	2400      	movgt	r4, #0
 80079b8:	2401      	movle	r4, #1
 80079ba:	2b03      	cmp	r3, #3
 80079bc:	d863      	bhi.n	8007a86 <_dtoa_r+0x296>
 80079be:	e8df f003 	tbb	[pc, r3]
 80079c2:	372a      	.short	0x372a
 80079c4:	5535      	.short	0x5535
 80079c6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80079ca:	441e      	add	r6, r3
 80079cc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80079d0:	2b20      	cmp	r3, #32
 80079d2:	bfc1      	itttt	gt
 80079d4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80079d8:	409f      	lslgt	r7, r3
 80079da:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80079de:	fa24 f303 	lsrgt.w	r3, r4, r3
 80079e2:	bfd6      	itet	le
 80079e4:	f1c3 0320 	rsble	r3, r3, #32
 80079e8:	ea47 0003 	orrgt.w	r0, r7, r3
 80079ec:	fa04 f003 	lslle.w	r0, r4, r3
 80079f0:	f7f8 fd98 	bl	8000524 <__aeabi_ui2d>
 80079f4:	2201      	movs	r2, #1
 80079f6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80079fa:	3e01      	subs	r6, #1
 80079fc:	9214      	str	r2, [sp, #80]	@ 0x50
 80079fe:	e777      	b.n	80078f0 <_dtoa_r+0x100>
 8007a00:	2301      	movs	r3, #1
 8007a02:	e7b8      	b.n	8007976 <_dtoa_r+0x186>
 8007a04:	9012      	str	r0, [sp, #72]	@ 0x48
 8007a06:	e7b7      	b.n	8007978 <_dtoa_r+0x188>
 8007a08:	427b      	negs	r3, r7
 8007a0a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	eba8 0807 	sub.w	r8, r8, r7
 8007a12:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007a14:	e7c4      	b.n	80079a0 <_dtoa_r+0x1b0>
 8007a16:	2300      	movs	r3, #0
 8007a18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	dc35      	bgt.n	8007a8c <_dtoa_r+0x29c>
 8007a20:	2301      	movs	r3, #1
 8007a22:	9300      	str	r3, [sp, #0]
 8007a24:	9307      	str	r3, [sp, #28]
 8007a26:	461a      	mov	r2, r3
 8007a28:	920e      	str	r2, [sp, #56]	@ 0x38
 8007a2a:	e00b      	b.n	8007a44 <_dtoa_r+0x254>
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	e7f3      	b.n	8007a18 <_dtoa_r+0x228>
 8007a30:	2300      	movs	r3, #0
 8007a32:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a36:	18fb      	adds	r3, r7, r3
 8007a38:	9300      	str	r3, [sp, #0]
 8007a3a:	3301      	adds	r3, #1
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	9307      	str	r3, [sp, #28]
 8007a40:	bfb8      	it	lt
 8007a42:	2301      	movlt	r3, #1
 8007a44:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007a48:	2100      	movs	r1, #0
 8007a4a:	2204      	movs	r2, #4
 8007a4c:	f102 0514 	add.w	r5, r2, #20
 8007a50:	429d      	cmp	r5, r3
 8007a52:	d91f      	bls.n	8007a94 <_dtoa_r+0x2a4>
 8007a54:	6041      	str	r1, [r0, #4]
 8007a56:	4658      	mov	r0, fp
 8007a58:	f000 fd8e 	bl	8008578 <_Balloc>
 8007a5c:	4682      	mov	sl, r0
 8007a5e:	2800      	cmp	r0, #0
 8007a60:	d13c      	bne.n	8007adc <_dtoa_r+0x2ec>
 8007a62:	4b1b      	ldr	r3, [pc, #108]	@ (8007ad0 <_dtoa_r+0x2e0>)
 8007a64:	4602      	mov	r2, r0
 8007a66:	f240 11af 	movw	r1, #431	@ 0x1af
 8007a6a:	e6d8      	b.n	800781e <_dtoa_r+0x2e>
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	e7e0      	b.n	8007a32 <_dtoa_r+0x242>
 8007a70:	2401      	movs	r4, #1
 8007a72:	2300      	movs	r3, #0
 8007a74:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a76:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007a78:	f04f 33ff 	mov.w	r3, #4294967295
 8007a7c:	9300      	str	r3, [sp, #0]
 8007a7e:	9307      	str	r3, [sp, #28]
 8007a80:	2200      	movs	r2, #0
 8007a82:	2312      	movs	r3, #18
 8007a84:	e7d0      	b.n	8007a28 <_dtoa_r+0x238>
 8007a86:	2301      	movs	r3, #1
 8007a88:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a8a:	e7f5      	b.n	8007a78 <_dtoa_r+0x288>
 8007a8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a8e:	9300      	str	r3, [sp, #0]
 8007a90:	9307      	str	r3, [sp, #28]
 8007a92:	e7d7      	b.n	8007a44 <_dtoa_r+0x254>
 8007a94:	3101      	adds	r1, #1
 8007a96:	0052      	lsls	r2, r2, #1
 8007a98:	e7d8      	b.n	8007a4c <_dtoa_r+0x25c>
 8007a9a:	bf00      	nop
 8007a9c:	f3af 8000 	nop.w
 8007aa0:	636f4361 	.word	0x636f4361
 8007aa4:	3fd287a7 	.word	0x3fd287a7
 8007aa8:	8b60c8b3 	.word	0x8b60c8b3
 8007aac:	3fc68a28 	.word	0x3fc68a28
 8007ab0:	509f79fb 	.word	0x509f79fb
 8007ab4:	3fd34413 	.word	0x3fd34413
 8007ab8:	08009609 	.word	0x08009609
 8007abc:	080096c3 	.word	0x080096c3
 8007ac0:	7ff00000 	.word	0x7ff00000
 8007ac4:	080095e6 	.word	0x080095e6
 8007ac8:	3ff80000 	.word	0x3ff80000
 8007acc:	080097c0 	.word	0x080097c0
 8007ad0:	0800971b 	.word	0x0800971b
 8007ad4:	080096bf 	.word	0x080096bf
 8007ad8:	080095e5 	.word	0x080095e5
 8007adc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007ae0:	6018      	str	r0, [r3, #0]
 8007ae2:	9b07      	ldr	r3, [sp, #28]
 8007ae4:	2b0e      	cmp	r3, #14
 8007ae6:	f200 80a4 	bhi.w	8007c32 <_dtoa_r+0x442>
 8007aea:	2c00      	cmp	r4, #0
 8007aec:	f000 80a1 	beq.w	8007c32 <_dtoa_r+0x442>
 8007af0:	2f00      	cmp	r7, #0
 8007af2:	dd33      	ble.n	8007b5c <_dtoa_r+0x36c>
 8007af4:	4bad      	ldr	r3, [pc, #692]	@ (8007dac <_dtoa_r+0x5bc>)
 8007af6:	f007 020f 	and.w	r2, r7, #15
 8007afa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007afe:	ed93 7b00 	vldr	d7, [r3]
 8007b02:	05f8      	lsls	r0, r7, #23
 8007b04:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007b08:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007b0c:	d516      	bpl.n	8007b3c <_dtoa_r+0x34c>
 8007b0e:	4ba8      	ldr	r3, [pc, #672]	@ (8007db0 <_dtoa_r+0x5c0>)
 8007b10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007b18:	f7f8 fea8 	bl	800086c <__aeabi_ddiv>
 8007b1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b20:	f004 040f 	and.w	r4, r4, #15
 8007b24:	2603      	movs	r6, #3
 8007b26:	4da2      	ldr	r5, [pc, #648]	@ (8007db0 <_dtoa_r+0x5c0>)
 8007b28:	b954      	cbnz	r4, 8007b40 <_dtoa_r+0x350>
 8007b2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b32:	f7f8 fe9b 	bl	800086c <__aeabi_ddiv>
 8007b36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b3a:	e028      	b.n	8007b8e <_dtoa_r+0x39e>
 8007b3c:	2602      	movs	r6, #2
 8007b3e:	e7f2      	b.n	8007b26 <_dtoa_r+0x336>
 8007b40:	07e1      	lsls	r1, r4, #31
 8007b42:	d508      	bpl.n	8007b56 <_dtoa_r+0x366>
 8007b44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b48:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007b4c:	f7f8 fd64 	bl	8000618 <__aeabi_dmul>
 8007b50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007b54:	3601      	adds	r6, #1
 8007b56:	1064      	asrs	r4, r4, #1
 8007b58:	3508      	adds	r5, #8
 8007b5a:	e7e5      	b.n	8007b28 <_dtoa_r+0x338>
 8007b5c:	f000 80d2 	beq.w	8007d04 <_dtoa_r+0x514>
 8007b60:	427c      	negs	r4, r7
 8007b62:	4b92      	ldr	r3, [pc, #584]	@ (8007dac <_dtoa_r+0x5bc>)
 8007b64:	4d92      	ldr	r5, [pc, #584]	@ (8007db0 <_dtoa_r+0x5c0>)
 8007b66:	f004 020f 	and.w	r2, r4, #15
 8007b6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b72:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b76:	f7f8 fd4f 	bl	8000618 <__aeabi_dmul>
 8007b7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b7e:	1124      	asrs	r4, r4, #4
 8007b80:	2300      	movs	r3, #0
 8007b82:	2602      	movs	r6, #2
 8007b84:	2c00      	cmp	r4, #0
 8007b86:	f040 80b2 	bne.w	8007cee <_dtoa_r+0x4fe>
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d1d3      	bne.n	8007b36 <_dtoa_r+0x346>
 8007b8e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007b90:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	f000 80b7 	beq.w	8007d08 <_dtoa_r+0x518>
 8007b9a:	4b86      	ldr	r3, [pc, #536]	@ (8007db4 <_dtoa_r+0x5c4>)
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	4620      	mov	r0, r4
 8007ba0:	4629      	mov	r1, r5
 8007ba2:	f7f8 ffab 	bl	8000afc <__aeabi_dcmplt>
 8007ba6:	2800      	cmp	r0, #0
 8007ba8:	f000 80ae 	beq.w	8007d08 <_dtoa_r+0x518>
 8007bac:	9b07      	ldr	r3, [sp, #28]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	f000 80aa 	beq.w	8007d08 <_dtoa_r+0x518>
 8007bb4:	9b00      	ldr	r3, [sp, #0]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	dd37      	ble.n	8007c2a <_dtoa_r+0x43a>
 8007bba:	1e7b      	subs	r3, r7, #1
 8007bbc:	9304      	str	r3, [sp, #16]
 8007bbe:	4620      	mov	r0, r4
 8007bc0:	4b7d      	ldr	r3, [pc, #500]	@ (8007db8 <_dtoa_r+0x5c8>)
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	4629      	mov	r1, r5
 8007bc6:	f7f8 fd27 	bl	8000618 <__aeabi_dmul>
 8007bca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bce:	9c00      	ldr	r4, [sp, #0]
 8007bd0:	3601      	adds	r6, #1
 8007bd2:	4630      	mov	r0, r6
 8007bd4:	f7f8 fcb6 	bl	8000544 <__aeabi_i2d>
 8007bd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007bdc:	f7f8 fd1c 	bl	8000618 <__aeabi_dmul>
 8007be0:	4b76      	ldr	r3, [pc, #472]	@ (8007dbc <_dtoa_r+0x5cc>)
 8007be2:	2200      	movs	r2, #0
 8007be4:	f7f8 fb62 	bl	80002ac <__adddf3>
 8007be8:	4605      	mov	r5, r0
 8007bea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007bee:	2c00      	cmp	r4, #0
 8007bf0:	f040 808d 	bne.w	8007d0e <_dtoa_r+0x51e>
 8007bf4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bf8:	4b71      	ldr	r3, [pc, #452]	@ (8007dc0 <_dtoa_r+0x5d0>)
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	f7f8 fb54 	bl	80002a8 <__aeabi_dsub>
 8007c00:	4602      	mov	r2, r0
 8007c02:	460b      	mov	r3, r1
 8007c04:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007c08:	462a      	mov	r2, r5
 8007c0a:	4633      	mov	r3, r6
 8007c0c:	f7f8 ff94 	bl	8000b38 <__aeabi_dcmpgt>
 8007c10:	2800      	cmp	r0, #0
 8007c12:	f040 828b 	bne.w	800812c <_dtoa_r+0x93c>
 8007c16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c1a:	462a      	mov	r2, r5
 8007c1c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007c20:	f7f8 ff6c 	bl	8000afc <__aeabi_dcmplt>
 8007c24:	2800      	cmp	r0, #0
 8007c26:	f040 8128 	bne.w	8007e7a <_dtoa_r+0x68a>
 8007c2a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007c2e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007c32:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	f2c0 815a 	blt.w	8007eee <_dtoa_r+0x6fe>
 8007c3a:	2f0e      	cmp	r7, #14
 8007c3c:	f300 8157 	bgt.w	8007eee <_dtoa_r+0x6fe>
 8007c40:	4b5a      	ldr	r3, [pc, #360]	@ (8007dac <_dtoa_r+0x5bc>)
 8007c42:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007c46:	ed93 7b00 	vldr	d7, [r3]
 8007c4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	ed8d 7b00 	vstr	d7, [sp]
 8007c52:	da03      	bge.n	8007c5c <_dtoa_r+0x46c>
 8007c54:	9b07      	ldr	r3, [sp, #28]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	f340 8101 	ble.w	8007e5e <_dtoa_r+0x66e>
 8007c5c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007c60:	4656      	mov	r6, sl
 8007c62:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c66:	4620      	mov	r0, r4
 8007c68:	4629      	mov	r1, r5
 8007c6a:	f7f8 fdff 	bl	800086c <__aeabi_ddiv>
 8007c6e:	f7f8 ff83 	bl	8000b78 <__aeabi_d2iz>
 8007c72:	4680      	mov	r8, r0
 8007c74:	f7f8 fc66 	bl	8000544 <__aeabi_i2d>
 8007c78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c7c:	f7f8 fccc 	bl	8000618 <__aeabi_dmul>
 8007c80:	4602      	mov	r2, r0
 8007c82:	460b      	mov	r3, r1
 8007c84:	4620      	mov	r0, r4
 8007c86:	4629      	mov	r1, r5
 8007c88:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007c8c:	f7f8 fb0c 	bl	80002a8 <__aeabi_dsub>
 8007c90:	f806 4b01 	strb.w	r4, [r6], #1
 8007c94:	9d07      	ldr	r5, [sp, #28]
 8007c96:	eba6 040a 	sub.w	r4, r6, sl
 8007c9a:	42a5      	cmp	r5, r4
 8007c9c:	4602      	mov	r2, r0
 8007c9e:	460b      	mov	r3, r1
 8007ca0:	f040 8117 	bne.w	8007ed2 <_dtoa_r+0x6e2>
 8007ca4:	f7f8 fb02 	bl	80002ac <__adddf3>
 8007ca8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007cac:	4604      	mov	r4, r0
 8007cae:	460d      	mov	r5, r1
 8007cb0:	f7f8 ff42 	bl	8000b38 <__aeabi_dcmpgt>
 8007cb4:	2800      	cmp	r0, #0
 8007cb6:	f040 80f9 	bne.w	8007eac <_dtoa_r+0x6bc>
 8007cba:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007cbe:	4620      	mov	r0, r4
 8007cc0:	4629      	mov	r1, r5
 8007cc2:	f7f8 ff11 	bl	8000ae8 <__aeabi_dcmpeq>
 8007cc6:	b118      	cbz	r0, 8007cd0 <_dtoa_r+0x4e0>
 8007cc8:	f018 0f01 	tst.w	r8, #1
 8007ccc:	f040 80ee 	bne.w	8007eac <_dtoa_r+0x6bc>
 8007cd0:	4649      	mov	r1, r9
 8007cd2:	4658      	mov	r0, fp
 8007cd4:	f000 fc90 	bl	80085f8 <_Bfree>
 8007cd8:	2300      	movs	r3, #0
 8007cda:	7033      	strb	r3, [r6, #0]
 8007cdc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007cde:	3701      	adds	r7, #1
 8007ce0:	601f      	str	r7, [r3, #0]
 8007ce2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	f000 831d 	beq.w	8008324 <_dtoa_r+0xb34>
 8007cea:	601e      	str	r6, [r3, #0]
 8007cec:	e31a      	b.n	8008324 <_dtoa_r+0xb34>
 8007cee:	07e2      	lsls	r2, r4, #31
 8007cf0:	d505      	bpl.n	8007cfe <_dtoa_r+0x50e>
 8007cf2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007cf6:	f7f8 fc8f 	bl	8000618 <__aeabi_dmul>
 8007cfa:	3601      	adds	r6, #1
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	1064      	asrs	r4, r4, #1
 8007d00:	3508      	adds	r5, #8
 8007d02:	e73f      	b.n	8007b84 <_dtoa_r+0x394>
 8007d04:	2602      	movs	r6, #2
 8007d06:	e742      	b.n	8007b8e <_dtoa_r+0x39e>
 8007d08:	9c07      	ldr	r4, [sp, #28]
 8007d0a:	9704      	str	r7, [sp, #16]
 8007d0c:	e761      	b.n	8007bd2 <_dtoa_r+0x3e2>
 8007d0e:	4b27      	ldr	r3, [pc, #156]	@ (8007dac <_dtoa_r+0x5bc>)
 8007d10:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007d12:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007d16:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007d1a:	4454      	add	r4, sl
 8007d1c:	2900      	cmp	r1, #0
 8007d1e:	d053      	beq.n	8007dc8 <_dtoa_r+0x5d8>
 8007d20:	4928      	ldr	r1, [pc, #160]	@ (8007dc4 <_dtoa_r+0x5d4>)
 8007d22:	2000      	movs	r0, #0
 8007d24:	f7f8 fda2 	bl	800086c <__aeabi_ddiv>
 8007d28:	4633      	mov	r3, r6
 8007d2a:	462a      	mov	r2, r5
 8007d2c:	f7f8 fabc 	bl	80002a8 <__aeabi_dsub>
 8007d30:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007d34:	4656      	mov	r6, sl
 8007d36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d3a:	f7f8 ff1d 	bl	8000b78 <__aeabi_d2iz>
 8007d3e:	4605      	mov	r5, r0
 8007d40:	f7f8 fc00 	bl	8000544 <__aeabi_i2d>
 8007d44:	4602      	mov	r2, r0
 8007d46:	460b      	mov	r3, r1
 8007d48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d4c:	f7f8 faac 	bl	80002a8 <__aeabi_dsub>
 8007d50:	3530      	adds	r5, #48	@ 0x30
 8007d52:	4602      	mov	r2, r0
 8007d54:	460b      	mov	r3, r1
 8007d56:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007d5a:	f806 5b01 	strb.w	r5, [r6], #1
 8007d5e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007d62:	f7f8 fecb 	bl	8000afc <__aeabi_dcmplt>
 8007d66:	2800      	cmp	r0, #0
 8007d68:	d171      	bne.n	8007e4e <_dtoa_r+0x65e>
 8007d6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d6e:	4911      	ldr	r1, [pc, #68]	@ (8007db4 <_dtoa_r+0x5c4>)
 8007d70:	2000      	movs	r0, #0
 8007d72:	f7f8 fa99 	bl	80002a8 <__aeabi_dsub>
 8007d76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007d7a:	f7f8 febf 	bl	8000afc <__aeabi_dcmplt>
 8007d7e:	2800      	cmp	r0, #0
 8007d80:	f040 8095 	bne.w	8007eae <_dtoa_r+0x6be>
 8007d84:	42a6      	cmp	r6, r4
 8007d86:	f43f af50 	beq.w	8007c2a <_dtoa_r+0x43a>
 8007d8a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007d8e:	4b0a      	ldr	r3, [pc, #40]	@ (8007db8 <_dtoa_r+0x5c8>)
 8007d90:	2200      	movs	r2, #0
 8007d92:	f7f8 fc41 	bl	8000618 <__aeabi_dmul>
 8007d96:	4b08      	ldr	r3, [pc, #32]	@ (8007db8 <_dtoa_r+0x5c8>)
 8007d98:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007da2:	f7f8 fc39 	bl	8000618 <__aeabi_dmul>
 8007da6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007daa:	e7c4      	b.n	8007d36 <_dtoa_r+0x546>
 8007dac:	080097c0 	.word	0x080097c0
 8007db0:	08009798 	.word	0x08009798
 8007db4:	3ff00000 	.word	0x3ff00000
 8007db8:	40240000 	.word	0x40240000
 8007dbc:	401c0000 	.word	0x401c0000
 8007dc0:	40140000 	.word	0x40140000
 8007dc4:	3fe00000 	.word	0x3fe00000
 8007dc8:	4631      	mov	r1, r6
 8007dca:	4628      	mov	r0, r5
 8007dcc:	f7f8 fc24 	bl	8000618 <__aeabi_dmul>
 8007dd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007dd4:	9415      	str	r4, [sp, #84]	@ 0x54
 8007dd6:	4656      	mov	r6, sl
 8007dd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ddc:	f7f8 fecc 	bl	8000b78 <__aeabi_d2iz>
 8007de0:	4605      	mov	r5, r0
 8007de2:	f7f8 fbaf 	bl	8000544 <__aeabi_i2d>
 8007de6:	4602      	mov	r2, r0
 8007de8:	460b      	mov	r3, r1
 8007dea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007dee:	f7f8 fa5b 	bl	80002a8 <__aeabi_dsub>
 8007df2:	3530      	adds	r5, #48	@ 0x30
 8007df4:	f806 5b01 	strb.w	r5, [r6], #1
 8007df8:	4602      	mov	r2, r0
 8007dfa:	460b      	mov	r3, r1
 8007dfc:	42a6      	cmp	r6, r4
 8007dfe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007e02:	f04f 0200 	mov.w	r2, #0
 8007e06:	d124      	bne.n	8007e52 <_dtoa_r+0x662>
 8007e08:	4bac      	ldr	r3, [pc, #688]	@ (80080bc <_dtoa_r+0x8cc>)
 8007e0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007e0e:	f7f8 fa4d 	bl	80002ac <__adddf3>
 8007e12:	4602      	mov	r2, r0
 8007e14:	460b      	mov	r3, r1
 8007e16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e1a:	f7f8 fe8d 	bl	8000b38 <__aeabi_dcmpgt>
 8007e1e:	2800      	cmp	r0, #0
 8007e20:	d145      	bne.n	8007eae <_dtoa_r+0x6be>
 8007e22:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007e26:	49a5      	ldr	r1, [pc, #660]	@ (80080bc <_dtoa_r+0x8cc>)
 8007e28:	2000      	movs	r0, #0
 8007e2a:	f7f8 fa3d 	bl	80002a8 <__aeabi_dsub>
 8007e2e:	4602      	mov	r2, r0
 8007e30:	460b      	mov	r3, r1
 8007e32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e36:	f7f8 fe61 	bl	8000afc <__aeabi_dcmplt>
 8007e3a:	2800      	cmp	r0, #0
 8007e3c:	f43f aef5 	beq.w	8007c2a <_dtoa_r+0x43a>
 8007e40:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007e42:	1e73      	subs	r3, r6, #1
 8007e44:	9315      	str	r3, [sp, #84]	@ 0x54
 8007e46:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007e4a:	2b30      	cmp	r3, #48	@ 0x30
 8007e4c:	d0f8      	beq.n	8007e40 <_dtoa_r+0x650>
 8007e4e:	9f04      	ldr	r7, [sp, #16]
 8007e50:	e73e      	b.n	8007cd0 <_dtoa_r+0x4e0>
 8007e52:	4b9b      	ldr	r3, [pc, #620]	@ (80080c0 <_dtoa_r+0x8d0>)
 8007e54:	f7f8 fbe0 	bl	8000618 <__aeabi_dmul>
 8007e58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e5c:	e7bc      	b.n	8007dd8 <_dtoa_r+0x5e8>
 8007e5e:	d10c      	bne.n	8007e7a <_dtoa_r+0x68a>
 8007e60:	4b98      	ldr	r3, [pc, #608]	@ (80080c4 <_dtoa_r+0x8d4>)
 8007e62:	2200      	movs	r2, #0
 8007e64:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e68:	f7f8 fbd6 	bl	8000618 <__aeabi_dmul>
 8007e6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e70:	f7f8 fe58 	bl	8000b24 <__aeabi_dcmpge>
 8007e74:	2800      	cmp	r0, #0
 8007e76:	f000 8157 	beq.w	8008128 <_dtoa_r+0x938>
 8007e7a:	2400      	movs	r4, #0
 8007e7c:	4625      	mov	r5, r4
 8007e7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007e80:	43db      	mvns	r3, r3
 8007e82:	9304      	str	r3, [sp, #16]
 8007e84:	4656      	mov	r6, sl
 8007e86:	2700      	movs	r7, #0
 8007e88:	4621      	mov	r1, r4
 8007e8a:	4658      	mov	r0, fp
 8007e8c:	f000 fbb4 	bl	80085f8 <_Bfree>
 8007e90:	2d00      	cmp	r5, #0
 8007e92:	d0dc      	beq.n	8007e4e <_dtoa_r+0x65e>
 8007e94:	b12f      	cbz	r7, 8007ea2 <_dtoa_r+0x6b2>
 8007e96:	42af      	cmp	r7, r5
 8007e98:	d003      	beq.n	8007ea2 <_dtoa_r+0x6b2>
 8007e9a:	4639      	mov	r1, r7
 8007e9c:	4658      	mov	r0, fp
 8007e9e:	f000 fbab 	bl	80085f8 <_Bfree>
 8007ea2:	4629      	mov	r1, r5
 8007ea4:	4658      	mov	r0, fp
 8007ea6:	f000 fba7 	bl	80085f8 <_Bfree>
 8007eaa:	e7d0      	b.n	8007e4e <_dtoa_r+0x65e>
 8007eac:	9704      	str	r7, [sp, #16]
 8007eae:	4633      	mov	r3, r6
 8007eb0:	461e      	mov	r6, r3
 8007eb2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007eb6:	2a39      	cmp	r2, #57	@ 0x39
 8007eb8:	d107      	bne.n	8007eca <_dtoa_r+0x6da>
 8007eba:	459a      	cmp	sl, r3
 8007ebc:	d1f8      	bne.n	8007eb0 <_dtoa_r+0x6c0>
 8007ebe:	9a04      	ldr	r2, [sp, #16]
 8007ec0:	3201      	adds	r2, #1
 8007ec2:	9204      	str	r2, [sp, #16]
 8007ec4:	2230      	movs	r2, #48	@ 0x30
 8007ec6:	f88a 2000 	strb.w	r2, [sl]
 8007eca:	781a      	ldrb	r2, [r3, #0]
 8007ecc:	3201      	adds	r2, #1
 8007ece:	701a      	strb	r2, [r3, #0]
 8007ed0:	e7bd      	b.n	8007e4e <_dtoa_r+0x65e>
 8007ed2:	4b7b      	ldr	r3, [pc, #492]	@ (80080c0 <_dtoa_r+0x8d0>)
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	f7f8 fb9f 	bl	8000618 <__aeabi_dmul>
 8007eda:	2200      	movs	r2, #0
 8007edc:	2300      	movs	r3, #0
 8007ede:	4604      	mov	r4, r0
 8007ee0:	460d      	mov	r5, r1
 8007ee2:	f7f8 fe01 	bl	8000ae8 <__aeabi_dcmpeq>
 8007ee6:	2800      	cmp	r0, #0
 8007ee8:	f43f aebb 	beq.w	8007c62 <_dtoa_r+0x472>
 8007eec:	e6f0      	b.n	8007cd0 <_dtoa_r+0x4e0>
 8007eee:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007ef0:	2a00      	cmp	r2, #0
 8007ef2:	f000 80db 	beq.w	80080ac <_dtoa_r+0x8bc>
 8007ef6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ef8:	2a01      	cmp	r2, #1
 8007efa:	f300 80bf 	bgt.w	800807c <_dtoa_r+0x88c>
 8007efe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007f00:	2a00      	cmp	r2, #0
 8007f02:	f000 80b7 	beq.w	8008074 <_dtoa_r+0x884>
 8007f06:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007f0a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007f0c:	4646      	mov	r6, r8
 8007f0e:	9a08      	ldr	r2, [sp, #32]
 8007f10:	2101      	movs	r1, #1
 8007f12:	441a      	add	r2, r3
 8007f14:	4658      	mov	r0, fp
 8007f16:	4498      	add	r8, r3
 8007f18:	9208      	str	r2, [sp, #32]
 8007f1a:	f000 fc21 	bl	8008760 <__i2b>
 8007f1e:	4605      	mov	r5, r0
 8007f20:	b15e      	cbz	r6, 8007f3a <_dtoa_r+0x74a>
 8007f22:	9b08      	ldr	r3, [sp, #32]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	dd08      	ble.n	8007f3a <_dtoa_r+0x74a>
 8007f28:	42b3      	cmp	r3, r6
 8007f2a:	9a08      	ldr	r2, [sp, #32]
 8007f2c:	bfa8      	it	ge
 8007f2e:	4633      	movge	r3, r6
 8007f30:	eba8 0803 	sub.w	r8, r8, r3
 8007f34:	1af6      	subs	r6, r6, r3
 8007f36:	1ad3      	subs	r3, r2, r3
 8007f38:	9308      	str	r3, [sp, #32]
 8007f3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f3c:	b1f3      	cbz	r3, 8007f7c <_dtoa_r+0x78c>
 8007f3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	f000 80b7 	beq.w	80080b4 <_dtoa_r+0x8c4>
 8007f46:	b18c      	cbz	r4, 8007f6c <_dtoa_r+0x77c>
 8007f48:	4629      	mov	r1, r5
 8007f4a:	4622      	mov	r2, r4
 8007f4c:	4658      	mov	r0, fp
 8007f4e:	f000 fcc7 	bl	80088e0 <__pow5mult>
 8007f52:	464a      	mov	r2, r9
 8007f54:	4601      	mov	r1, r0
 8007f56:	4605      	mov	r5, r0
 8007f58:	4658      	mov	r0, fp
 8007f5a:	f000 fc17 	bl	800878c <__multiply>
 8007f5e:	4649      	mov	r1, r9
 8007f60:	9004      	str	r0, [sp, #16]
 8007f62:	4658      	mov	r0, fp
 8007f64:	f000 fb48 	bl	80085f8 <_Bfree>
 8007f68:	9b04      	ldr	r3, [sp, #16]
 8007f6a:	4699      	mov	r9, r3
 8007f6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f6e:	1b1a      	subs	r2, r3, r4
 8007f70:	d004      	beq.n	8007f7c <_dtoa_r+0x78c>
 8007f72:	4649      	mov	r1, r9
 8007f74:	4658      	mov	r0, fp
 8007f76:	f000 fcb3 	bl	80088e0 <__pow5mult>
 8007f7a:	4681      	mov	r9, r0
 8007f7c:	2101      	movs	r1, #1
 8007f7e:	4658      	mov	r0, fp
 8007f80:	f000 fbee 	bl	8008760 <__i2b>
 8007f84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f86:	4604      	mov	r4, r0
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	f000 81cf 	beq.w	800832c <_dtoa_r+0xb3c>
 8007f8e:	461a      	mov	r2, r3
 8007f90:	4601      	mov	r1, r0
 8007f92:	4658      	mov	r0, fp
 8007f94:	f000 fca4 	bl	80088e0 <__pow5mult>
 8007f98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f9a:	2b01      	cmp	r3, #1
 8007f9c:	4604      	mov	r4, r0
 8007f9e:	f300 8095 	bgt.w	80080cc <_dtoa_r+0x8dc>
 8007fa2:	9b02      	ldr	r3, [sp, #8]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	f040 8087 	bne.w	80080b8 <_dtoa_r+0x8c8>
 8007faa:	9b03      	ldr	r3, [sp, #12]
 8007fac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	f040 8089 	bne.w	80080c8 <_dtoa_r+0x8d8>
 8007fb6:	9b03      	ldr	r3, [sp, #12]
 8007fb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007fbc:	0d1b      	lsrs	r3, r3, #20
 8007fbe:	051b      	lsls	r3, r3, #20
 8007fc0:	b12b      	cbz	r3, 8007fce <_dtoa_r+0x7de>
 8007fc2:	9b08      	ldr	r3, [sp, #32]
 8007fc4:	3301      	adds	r3, #1
 8007fc6:	9308      	str	r3, [sp, #32]
 8007fc8:	f108 0801 	add.w	r8, r8, #1
 8007fcc:	2301      	movs	r3, #1
 8007fce:	930a      	str	r3, [sp, #40]	@ 0x28
 8007fd0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	f000 81b0 	beq.w	8008338 <_dtoa_r+0xb48>
 8007fd8:	6923      	ldr	r3, [r4, #16]
 8007fda:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007fde:	6918      	ldr	r0, [r3, #16]
 8007fe0:	f000 fb72 	bl	80086c8 <__hi0bits>
 8007fe4:	f1c0 0020 	rsb	r0, r0, #32
 8007fe8:	9b08      	ldr	r3, [sp, #32]
 8007fea:	4418      	add	r0, r3
 8007fec:	f010 001f 	ands.w	r0, r0, #31
 8007ff0:	d077      	beq.n	80080e2 <_dtoa_r+0x8f2>
 8007ff2:	f1c0 0320 	rsb	r3, r0, #32
 8007ff6:	2b04      	cmp	r3, #4
 8007ff8:	dd6b      	ble.n	80080d2 <_dtoa_r+0x8e2>
 8007ffa:	9b08      	ldr	r3, [sp, #32]
 8007ffc:	f1c0 001c 	rsb	r0, r0, #28
 8008000:	4403      	add	r3, r0
 8008002:	4480      	add	r8, r0
 8008004:	4406      	add	r6, r0
 8008006:	9308      	str	r3, [sp, #32]
 8008008:	f1b8 0f00 	cmp.w	r8, #0
 800800c:	dd05      	ble.n	800801a <_dtoa_r+0x82a>
 800800e:	4649      	mov	r1, r9
 8008010:	4642      	mov	r2, r8
 8008012:	4658      	mov	r0, fp
 8008014:	f000 fcbe 	bl	8008994 <__lshift>
 8008018:	4681      	mov	r9, r0
 800801a:	9b08      	ldr	r3, [sp, #32]
 800801c:	2b00      	cmp	r3, #0
 800801e:	dd05      	ble.n	800802c <_dtoa_r+0x83c>
 8008020:	4621      	mov	r1, r4
 8008022:	461a      	mov	r2, r3
 8008024:	4658      	mov	r0, fp
 8008026:	f000 fcb5 	bl	8008994 <__lshift>
 800802a:	4604      	mov	r4, r0
 800802c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800802e:	2b00      	cmp	r3, #0
 8008030:	d059      	beq.n	80080e6 <_dtoa_r+0x8f6>
 8008032:	4621      	mov	r1, r4
 8008034:	4648      	mov	r0, r9
 8008036:	f000 fd19 	bl	8008a6c <__mcmp>
 800803a:	2800      	cmp	r0, #0
 800803c:	da53      	bge.n	80080e6 <_dtoa_r+0x8f6>
 800803e:	1e7b      	subs	r3, r7, #1
 8008040:	9304      	str	r3, [sp, #16]
 8008042:	4649      	mov	r1, r9
 8008044:	2300      	movs	r3, #0
 8008046:	220a      	movs	r2, #10
 8008048:	4658      	mov	r0, fp
 800804a:	f000 faf7 	bl	800863c <__multadd>
 800804e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008050:	4681      	mov	r9, r0
 8008052:	2b00      	cmp	r3, #0
 8008054:	f000 8172 	beq.w	800833c <_dtoa_r+0xb4c>
 8008058:	2300      	movs	r3, #0
 800805a:	4629      	mov	r1, r5
 800805c:	220a      	movs	r2, #10
 800805e:	4658      	mov	r0, fp
 8008060:	f000 faec 	bl	800863c <__multadd>
 8008064:	9b00      	ldr	r3, [sp, #0]
 8008066:	2b00      	cmp	r3, #0
 8008068:	4605      	mov	r5, r0
 800806a:	dc67      	bgt.n	800813c <_dtoa_r+0x94c>
 800806c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800806e:	2b02      	cmp	r3, #2
 8008070:	dc41      	bgt.n	80080f6 <_dtoa_r+0x906>
 8008072:	e063      	b.n	800813c <_dtoa_r+0x94c>
 8008074:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008076:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800807a:	e746      	b.n	8007f0a <_dtoa_r+0x71a>
 800807c:	9b07      	ldr	r3, [sp, #28]
 800807e:	1e5c      	subs	r4, r3, #1
 8008080:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008082:	42a3      	cmp	r3, r4
 8008084:	bfbf      	itttt	lt
 8008086:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008088:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800808a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800808c:	1ae3      	sublt	r3, r4, r3
 800808e:	bfb4      	ite	lt
 8008090:	18d2      	addlt	r2, r2, r3
 8008092:	1b1c      	subge	r4, r3, r4
 8008094:	9b07      	ldr	r3, [sp, #28]
 8008096:	bfbc      	itt	lt
 8008098:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800809a:	2400      	movlt	r4, #0
 800809c:	2b00      	cmp	r3, #0
 800809e:	bfb5      	itete	lt
 80080a0:	eba8 0603 	sublt.w	r6, r8, r3
 80080a4:	9b07      	ldrge	r3, [sp, #28]
 80080a6:	2300      	movlt	r3, #0
 80080a8:	4646      	movge	r6, r8
 80080aa:	e730      	b.n	8007f0e <_dtoa_r+0x71e>
 80080ac:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80080ae:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80080b0:	4646      	mov	r6, r8
 80080b2:	e735      	b.n	8007f20 <_dtoa_r+0x730>
 80080b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80080b6:	e75c      	b.n	8007f72 <_dtoa_r+0x782>
 80080b8:	2300      	movs	r3, #0
 80080ba:	e788      	b.n	8007fce <_dtoa_r+0x7de>
 80080bc:	3fe00000 	.word	0x3fe00000
 80080c0:	40240000 	.word	0x40240000
 80080c4:	40140000 	.word	0x40140000
 80080c8:	9b02      	ldr	r3, [sp, #8]
 80080ca:	e780      	b.n	8007fce <_dtoa_r+0x7de>
 80080cc:	2300      	movs	r3, #0
 80080ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80080d0:	e782      	b.n	8007fd8 <_dtoa_r+0x7e8>
 80080d2:	d099      	beq.n	8008008 <_dtoa_r+0x818>
 80080d4:	9a08      	ldr	r2, [sp, #32]
 80080d6:	331c      	adds	r3, #28
 80080d8:	441a      	add	r2, r3
 80080da:	4498      	add	r8, r3
 80080dc:	441e      	add	r6, r3
 80080de:	9208      	str	r2, [sp, #32]
 80080e0:	e792      	b.n	8008008 <_dtoa_r+0x818>
 80080e2:	4603      	mov	r3, r0
 80080e4:	e7f6      	b.n	80080d4 <_dtoa_r+0x8e4>
 80080e6:	9b07      	ldr	r3, [sp, #28]
 80080e8:	9704      	str	r7, [sp, #16]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	dc20      	bgt.n	8008130 <_dtoa_r+0x940>
 80080ee:	9300      	str	r3, [sp, #0]
 80080f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080f2:	2b02      	cmp	r3, #2
 80080f4:	dd1e      	ble.n	8008134 <_dtoa_r+0x944>
 80080f6:	9b00      	ldr	r3, [sp, #0]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	f47f aec0 	bne.w	8007e7e <_dtoa_r+0x68e>
 80080fe:	4621      	mov	r1, r4
 8008100:	2205      	movs	r2, #5
 8008102:	4658      	mov	r0, fp
 8008104:	f000 fa9a 	bl	800863c <__multadd>
 8008108:	4601      	mov	r1, r0
 800810a:	4604      	mov	r4, r0
 800810c:	4648      	mov	r0, r9
 800810e:	f000 fcad 	bl	8008a6c <__mcmp>
 8008112:	2800      	cmp	r0, #0
 8008114:	f77f aeb3 	ble.w	8007e7e <_dtoa_r+0x68e>
 8008118:	4656      	mov	r6, sl
 800811a:	2331      	movs	r3, #49	@ 0x31
 800811c:	f806 3b01 	strb.w	r3, [r6], #1
 8008120:	9b04      	ldr	r3, [sp, #16]
 8008122:	3301      	adds	r3, #1
 8008124:	9304      	str	r3, [sp, #16]
 8008126:	e6ae      	b.n	8007e86 <_dtoa_r+0x696>
 8008128:	9c07      	ldr	r4, [sp, #28]
 800812a:	9704      	str	r7, [sp, #16]
 800812c:	4625      	mov	r5, r4
 800812e:	e7f3      	b.n	8008118 <_dtoa_r+0x928>
 8008130:	9b07      	ldr	r3, [sp, #28]
 8008132:	9300      	str	r3, [sp, #0]
 8008134:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008136:	2b00      	cmp	r3, #0
 8008138:	f000 8104 	beq.w	8008344 <_dtoa_r+0xb54>
 800813c:	2e00      	cmp	r6, #0
 800813e:	dd05      	ble.n	800814c <_dtoa_r+0x95c>
 8008140:	4629      	mov	r1, r5
 8008142:	4632      	mov	r2, r6
 8008144:	4658      	mov	r0, fp
 8008146:	f000 fc25 	bl	8008994 <__lshift>
 800814a:	4605      	mov	r5, r0
 800814c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800814e:	2b00      	cmp	r3, #0
 8008150:	d05a      	beq.n	8008208 <_dtoa_r+0xa18>
 8008152:	6869      	ldr	r1, [r5, #4]
 8008154:	4658      	mov	r0, fp
 8008156:	f000 fa0f 	bl	8008578 <_Balloc>
 800815a:	4606      	mov	r6, r0
 800815c:	b928      	cbnz	r0, 800816a <_dtoa_r+0x97a>
 800815e:	4b84      	ldr	r3, [pc, #528]	@ (8008370 <_dtoa_r+0xb80>)
 8008160:	4602      	mov	r2, r0
 8008162:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008166:	f7ff bb5a 	b.w	800781e <_dtoa_r+0x2e>
 800816a:	692a      	ldr	r2, [r5, #16]
 800816c:	3202      	adds	r2, #2
 800816e:	0092      	lsls	r2, r2, #2
 8008170:	f105 010c 	add.w	r1, r5, #12
 8008174:	300c      	adds	r0, #12
 8008176:	f000 fe4f 	bl	8008e18 <memcpy>
 800817a:	2201      	movs	r2, #1
 800817c:	4631      	mov	r1, r6
 800817e:	4658      	mov	r0, fp
 8008180:	f000 fc08 	bl	8008994 <__lshift>
 8008184:	f10a 0301 	add.w	r3, sl, #1
 8008188:	9307      	str	r3, [sp, #28]
 800818a:	9b00      	ldr	r3, [sp, #0]
 800818c:	4453      	add	r3, sl
 800818e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008190:	9b02      	ldr	r3, [sp, #8]
 8008192:	f003 0301 	and.w	r3, r3, #1
 8008196:	462f      	mov	r7, r5
 8008198:	930a      	str	r3, [sp, #40]	@ 0x28
 800819a:	4605      	mov	r5, r0
 800819c:	9b07      	ldr	r3, [sp, #28]
 800819e:	4621      	mov	r1, r4
 80081a0:	3b01      	subs	r3, #1
 80081a2:	4648      	mov	r0, r9
 80081a4:	9300      	str	r3, [sp, #0]
 80081a6:	f7ff fa99 	bl	80076dc <quorem>
 80081aa:	4639      	mov	r1, r7
 80081ac:	9002      	str	r0, [sp, #8]
 80081ae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80081b2:	4648      	mov	r0, r9
 80081b4:	f000 fc5a 	bl	8008a6c <__mcmp>
 80081b8:	462a      	mov	r2, r5
 80081ba:	9008      	str	r0, [sp, #32]
 80081bc:	4621      	mov	r1, r4
 80081be:	4658      	mov	r0, fp
 80081c0:	f000 fc70 	bl	8008aa4 <__mdiff>
 80081c4:	68c2      	ldr	r2, [r0, #12]
 80081c6:	4606      	mov	r6, r0
 80081c8:	bb02      	cbnz	r2, 800820c <_dtoa_r+0xa1c>
 80081ca:	4601      	mov	r1, r0
 80081cc:	4648      	mov	r0, r9
 80081ce:	f000 fc4d 	bl	8008a6c <__mcmp>
 80081d2:	4602      	mov	r2, r0
 80081d4:	4631      	mov	r1, r6
 80081d6:	4658      	mov	r0, fp
 80081d8:	920e      	str	r2, [sp, #56]	@ 0x38
 80081da:	f000 fa0d 	bl	80085f8 <_Bfree>
 80081de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80081e2:	9e07      	ldr	r6, [sp, #28]
 80081e4:	ea43 0102 	orr.w	r1, r3, r2
 80081e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081ea:	4319      	orrs	r1, r3
 80081ec:	d110      	bne.n	8008210 <_dtoa_r+0xa20>
 80081ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80081f2:	d029      	beq.n	8008248 <_dtoa_r+0xa58>
 80081f4:	9b08      	ldr	r3, [sp, #32]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	dd02      	ble.n	8008200 <_dtoa_r+0xa10>
 80081fa:	9b02      	ldr	r3, [sp, #8]
 80081fc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008200:	9b00      	ldr	r3, [sp, #0]
 8008202:	f883 8000 	strb.w	r8, [r3]
 8008206:	e63f      	b.n	8007e88 <_dtoa_r+0x698>
 8008208:	4628      	mov	r0, r5
 800820a:	e7bb      	b.n	8008184 <_dtoa_r+0x994>
 800820c:	2201      	movs	r2, #1
 800820e:	e7e1      	b.n	80081d4 <_dtoa_r+0x9e4>
 8008210:	9b08      	ldr	r3, [sp, #32]
 8008212:	2b00      	cmp	r3, #0
 8008214:	db04      	blt.n	8008220 <_dtoa_r+0xa30>
 8008216:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008218:	430b      	orrs	r3, r1
 800821a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800821c:	430b      	orrs	r3, r1
 800821e:	d120      	bne.n	8008262 <_dtoa_r+0xa72>
 8008220:	2a00      	cmp	r2, #0
 8008222:	dded      	ble.n	8008200 <_dtoa_r+0xa10>
 8008224:	4649      	mov	r1, r9
 8008226:	2201      	movs	r2, #1
 8008228:	4658      	mov	r0, fp
 800822a:	f000 fbb3 	bl	8008994 <__lshift>
 800822e:	4621      	mov	r1, r4
 8008230:	4681      	mov	r9, r0
 8008232:	f000 fc1b 	bl	8008a6c <__mcmp>
 8008236:	2800      	cmp	r0, #0
 8008238:	dc03      	bgt.n	8008242 <_dtoa_r+0xa52>
 800823a:	d1e1      	bne.n	8008200 <_dtoa_r+0xa10>
 800823c:	f018 0f01 	tst.w	r8, #1
 8008240:	d0de      	beq.n	8008200 <_dtoa_r+0xa10>
 8008242:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008246:	d1d8      	bne.n	80081fa <_dtoa_r+0xa0a>
 8008248:	9a00      	ldr	r2, [sp, #0]
 800824a:	2339      	movs	r3, #57	@ 0x39
 800824c:	7013      	strb	r3, [r2, #0]
 800824e:	4633      	mov	r3, r6
 8008250:	461e      	mov	r6, r3
 8008252:	3b01      	subs	r3, #1
 8008254:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008258:	2a39      	cmp	r2, #57	@ 0x39
 800825a:	d052      	beq.n	8008302 <_dtoa_r+0xb12>
 800825c:	3201      	adds	r2, #1
 800825e:	701a      	strb	r2, [r3, #0]
 8008260:	e612      	b.n	8007e88 <_dtoa_r+0x698>
 8008262:	2a00      	cmp	r2, #0
 8008264:	dd07      	ble.n	8008276 <_dtoa_r+0xa86>
 8008266:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800826a:	d0ed      	beq.n	8008248 <_dtoa_r+0xa58>
 800826c:	9a00      	ldr	r2, [sp, #0]
 800826e:	f108 0301 	add.w	r3, r8, #1
 8008272:	7013      	strb	r3, [r2, #0]
 8008274:	e608      	b.n	8007e88 <_dtoa_r+0x698>
 8008276:	9b07      	ldr	r3, [sp, #28]
 8008278:	9a07      	ldr	r2, [sp, #28]
 800827a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800827e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008280:	4293      	cmp	r3, r2
 8008282:	d028      	beq.n	80082d6 <_dtoa_r+0xae6>
 8008284:	4649      	mov	r1, r9
 8008286:	2300      	movs	r3, #0
 8008288:	220a      	movs	r2, #10
 800828a:	4658      	mov	r0, fp
 800828c:	f000 f9d6 	bl	800863c <__multadd>
 8008290:	42af      	cmp	r7, r5
 8008292:	4681      	mov	r9, r0
 8008294:	f04f 0300 	mov.w	r3, #0
 8008298:	f04f 020a 	mov.w	r2, #10
 800829c:	4639      	mov	r1, r7
 800829e:	4658      	mov	r0, fp
 80082a0:	d107      	bne.n	80082b2 <_dtoa_r+0xac2>
 80082a2:	f000 f9cb 	bl	800863c <__multadd>
 80082a6:	4607      	mov	r7, r0
 80082a8:	4605      	mov	r5, r0
 80082aa:	9b07      	ldr	r3, [sp, #28]
 80082ac:	3301      	adds	r3, #1
 80082ae:	9307      	str	r3, [sp, #28]
 80082b0:	e774      	b.n	800819c <_dtoa_r+0x9ac>
 80082b2:	f000 f9c3 	bl	800863c <__multadd>
 80082b6:	4629      	mov	r1, r5
 80082b8:	4607      	mov	r7, r0
 80082ba:	2300      	movs	r3, #0
 80082bc:	220a      	movs	r2, #10
 80082be:	4658      	mov	r0, fp
 80082c0:	f000 f9bc 	bl	800863c <__multadd>
 80082c4:	4605      	mov	r5, r0
 80082c6:	e7f0      	b.n	80082aa <_dtoa_r+0xaba>
 80082c8:	9b00      	ldr	r3, [sp, #0]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	bfcc      	ite	gt
 80082ce:	461e      	movgt	r6, r3
 80082d0:	2601      	movle	r6, #1
 80082d2:	4456      	add	r6, sl
 80082d4:	2700      	movs	r7, #0
 80082d6:	4649      	mov	r1, r9
 80082d8:	2201      	movs	r2, #1
 80082da:	4658      	mov	r0, fp
 80082dc:	f000 fb5a 	bl	8008994 <__lshift>
 80082e0:	4621      	mov	r1, r4
 80082e2:	4681      	mov	r9, r0
 80082e4:	f000 fbc2 	bl	8008a6c <__mcmp>
 80082e8:	2800      	cmp	r0, #0
 80082ea:	dcb0      	bgt.n	800824e <_dtoa_r+0xa5e>
 80082ec:	d102      	bne.n	80082f4 <_dtoa_r+0xb04>
 80082ee:	f018 0f01 	tst.w	r8, #1
 80082f2:	d1ac      	bne.n	800824e <_dtoa_r+0xa5e>
 80082f4:	4633      	mov	r3, r6
 80082f6:	461e      	mov	r6, r3
 80082f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80082fc:	2a30      	cmp	r2, #48	@ 0x30
 80082fe:	d0fa      	beq.n	80082f6 <_dtoa_r+0xb06>
 8008300:	e5c2      	b.n	8007e88 <_dtoa_r+0x698>
 8008302:	459a      	cmp	sl, r3
 8008304:	d1a4      	bne.n	8008250 <_dtoa_r+0xa60>
 8008306:	9b04      	ldr	r3, [sp, #16]
 8008308:	3301      	adds	r3, #1
 800830a:	9304      	str	r3, [sp, #16]
 800830c:	2331      	movs	r3, #49	@ 0x31
 800830e:	f88a 3000 	strb.w	r3, [sl]
 8008312:	e5b9      	b.n	8007e88 <_dtoa_r+0x698>
 8008314:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008316:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008374 <_dtoa_r+0xb84>
 800831a:	b11b      	cbz	r3, 8008324 <_dtoa_r+0xb34>
 800831c:	f10a 0308 	add.w	r3, sl, #8
 8008320:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008322:	6013      	str	r3, [r2, #0]
 8008324:	4650      	mov	r0, sl
 8008326:	b019      	add	sp, #100	@ 0x64
 8008328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800832c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800832e:	2b01      	cmp	r3, #1
 8008330:	f77f ae37 	ble.w	8007fa2 <_dtoa_r+0x7b2>
 8008334:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008336:	930a      	str	r3, [sp, #40]	@ 0x28
 8008338:	2001      	movs	r0, #1
 800833a:	e655      	b.n	8007fe8 <_dtoa_r+0x7f8>
 800833c:	9b00      	ldr	r3, [sp, #0]
 800833e:	2b00      	cmp	r3, #0
 8008340:	f77f aed6 	ble.w	80080f0 <_dtoa_r+0x900>
 8008344:	4656      	mov	r6, sl
 8008346:	4621      	mov	r1, r4
 8008348:	4648      	mov	r0, r9
 800834a:	f7ff f9c7 	bl	80076dc <quorem>
 800834e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008352:	f806 8b01 	strb.w	r8, [r6], #1
 8008356:	9b00      	ldr	r3, [sp, #0]
 8008358:	eba6 020a 	sub.w	r2, r6, sl
 800835c:	4293      	cmp	r3, r2
 800835e:	ddb3      	ble.n	80082c8 <_dtoa_r+0xad8>
 8008360:	4649      	mov	r1, r9
 8008362:	2300      	movs	r3, #0
 8008364:	220a      	movs	r2, #10
 8008366:	4658      	mov	r0, fp
 8008368:	f000 f968 	bl	800863c <__multadd>
 800836c:	4681      	mov	r9, r0
 800836e:	e7ea      	b.n	8008346 <_dtoa_r+0xb56>
 8008370:	0800971b 	.word	0x0800971b
 8008374:	080096b6 	.word	0x080096b6

08008378 <_free_r>:
 8008378:	b538      	push	{r3, r4, r5, lr}
 800837a:	4605      	mov	r5, r0
 800837c:	2900      	cmp	r1, #0
 800837e:	d041      	beq.n	8008404 <_free_r+0x8c>
 8008380:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008384:	1f0c      	subs	r4, r1, #4
 8008386:	2b00      	cmp	r3, #0
 8008388:	bfb8      	it	lt
 800838a:	18e4      	addlt	r4, r4, r3
 800838c:	f000 f8e8 	bl	8008560 <__malloc_lock>
 8008390:	4a1d      	ldr	r2, [pc, #116]	@ (8008408 <_free_r+0x90>)
 8008392:	6813      	ldr	r3, [r2, #0]
 8008394:	b933      	cbnz	r3, 80083a4 <_free_r+0x2c>
 8008396:	6063      	str	r3, [r4, #4]
 8008398:	6014      	str	r4, [r2, #0]
 800839a:	4628      	mov	r0, r5
 800839c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80083a0:	f000 b8e4 	b.w	800856c <__malloc_unlock>
 80083a4:	42a3      	cmp	r3, r4
 80083a6:	d908      	bls.n	80083ba <_free_r+0x42>
 80083a8:	6820      	ldr	r0, [r4, #0]
 80083aa:	1821      	adds	r1, r4, r0
 80083ac:	428b      	cmp	r3, r1
 80083ae:	bf01      	itttt	eq
 80083b0:	6819      	ldreq	r1, [r3, #0]
 80083b2:	685b      	ldreq	r3, [r3, #4]
 80083b4:	1809      	addeq	r1, r1, r0
 80083b6:	6021      	streq	r1, [r4, #0]
 80083b8:	e7ed      	b.n	8008396 <_free_r+0x1e>
 80083ba:	461a      	mov	r2, r3
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	b10b      	cbz	r3, 80083c4 <_free_r+0x4c>
 80083c0:	42a3      	cmp	r3, r4
 80083c2:	d9fa      	bls.n	80083ba <_free_r+0x42>
 80083c4:	6811      	ldr	r1, [r2, #0]
 80083c6:	1850      	adds	r0, r2, r1
 80083c8:	42a0      	cmp	r0, r4
 80083ca:	d10b      	bne.n	80083e4 <_free_r+0x6c>
 80083cc:	6820      	ldr	r0, [r4, #0]
 80083ce:	4401      	add	r1, r0
 80083d0:	1850      	adds	r0, r2, r1
 80083d2:	4283      	cmp	r3, r0
 80083d4:	6011      	str	r1, [r2, #0]
 80083d6:	d1e0      	bne.n	800839a <_free_r+0x22>
 80083d8:	6818      	ldr	r0, [r3, #0]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	6053      	str	r3, [r2, #4]
 80083de:	4408      	add	r0, r1
 80083e0:	6010      	str	r0, [r2, #0]
 80083e2:	e7da      	b.n	800839a <_free_r+0x22>
 80083e4:	d902      	bls.n	80083ec <_free_r+0x74>
 80083e6:	230c      	movs	r3, #12
 80083e8:	602b      	str	r3, [r5, #0]
 80083ea:	e7d6      	b.n	800839a <_free_r+0x22>
 80083ec:	6820      	ldr	r0, [r4, #0]
 80083ee:	1821      	adds	r1, r4, r0
 80083f0:	428b      	cmp	r3, r1
 80083f2:	bf04      	itt	eq
 80083f4:	6819      	ldreq	r1, [r3, #0]
 80083f6:	685b      	ldreq	r3, [r3, #4]
 80083f8:	6063      	str	r3, [r4, #4]
 80083fa:	bf04      	itt	eq
 80083fc:	1809      	addeq	r1, r1, r0
 80083fe:	6021      	streq	r1, [r4, #0]
 8008400:	6054      	str	r4, [r2, #4]
 8008402:	e7ca      	b.n	800839a <_free_r+0x22>
 8008404:	bd38      	pop	{r3, r4, r5, pc}
 8008406:	bf00      	nop
 8008408:	200006a0 	.word	0x200006a0

0800840c <malloc>:
 800840c:	4b02      	ldr	r3, [pc, #8]	@ (8008418 <malloc+0xc>)
 800840e:	4601      	mov	r1, r0
 8008410:	6818      	ldr	r0, [r3, #0]
 8008412:	f000 b825 	b.w	8008460 <_malloc_r>
 8008416:	bf00      	nop
 8008418:	20000164 	.word	0x20000164

0800841c <sbrk_aligned>:
 800841c:	b570      	push	{r4, r5, r6, lr}
 800841e:	4e0f      	ldr	r6, [pc, #60]	@ (800845c <sbrk_aligned+0x40>)
 8008420:	460c      	mov	r4, r1
 8008422:	6831      	ldr	r1, [r6, #0]
 8008424:	4605      	mov	r5, r0
 8008426:	b911      	cbnz	r1, 800842e <sbrk_aligned+0x12>
 8008428:	f000 fce6 	bl	8008df8 <_sbrk_r>
 800842c:	6030      	str	r0, [r6, #0]
 800842e:	4621      	mov	r1, r4
 8008430:	4628      	mov	r0, r5
 8008432:	f000 fce1 	bl	8008df8 <_sbrk_r>
 8008436:	1c43      	adds	r3, r0, #1
 8008438:	d103      	bne.n	8008442 <sbrk_aligned+0x26>
 800843a:	f04f 34ff 	mov.w	r4, #4294967295
 800843e:	4620      	mov	r0, r4
 8008440:	bd70      	pop	{r4, r5, r6, pc}
 8008442:	1cc4      	adds	r4, r0, #3
 8008444:	f024 0403 	bic.w	r4, r4, #3
 8008448:	42a0      	cmp	r0, r4
 800844a:	d0f8      	beq.n	800843e <sbrk_aligned+0x22>
 800844c:	1a21      	subs	r1, r4, r0
 800844e:	4628      	mov	r0, r5
 8008450:	f000 fcd2 	bl	8008df8 <_sbrk_r>
 8008454:	3001      	adds	r0, #1
 8008456:	d1f2      	bne.n	800843e <sbrk_aligned+0x22>
 8008458:	e7ef      	b.n	800843a <sbrk_aligned+0x1e>
 800845a:	bf00      	nop
 800845c:	2000069c 	.word	0x2000069c

08008460 <_malloc_r>:
 8008460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008464:	1ccd      	adds	r5, r1, #3
 8008466:	f025 0503 	bic.w	r5, r5, #3
 800846a:	3508      	adds	r5, #8
 800846c:	2d0c      	cmp	r5, #12
 800846e:	bf38      	it	cc
 8008470:	250c      	movcc	r5, #12
 8008472:	2d00      	cmp	r5, #0
 8008474:	4606      	mov	r6, r0
 8008476:	db01      	blt.n	800847c <_malloc_r+0x1c>
 8008478:	42a9      	cmp	r1, r5
 800847a:	d904      	bls.n	8008486 <_malloc_r+0x26>
 800847c:	230c      	movs	r3, #12
 800847e:	6033      	str	r3, [r6, #0]
 8008480:	2000      	movs	r0, #0
 8008482:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008486:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800855c <_malloc_r+0xfc>
 800848a:	f000 f869 	bl	8008560 <__malloc_lock>
 800848e:	f8d8 3000 	ldr.w	r3, [r8]
 8008492:	461c      	mov	r4, r3
 8008494:	bb44      	cbnz	r4, 80084e8 <_malloc_r+0x88>
 8008496:	4629      	mov	r1, r5
 8008498:	4630      	mov	r0, r6
 800849a:	f7ff ffbf 	bl	800841c <sbrk_aligned>
 800849e:	1c43      	adds	r3, r0, #1
 80084a0:	4604      	mov	r4, r0
 80084a2:	d158      	bne.n	8008556 <_malloc_r+0xf6>
 80084a4:	f8d8 4000 	ldr.w	r4, [r8]
 80084a8:	4627      	mov	r7, r4
 80084aa:	2f00      	cmp	r7, #0
 80084ac:	d143      	bne.n	8008536 <_malloc_r+0xd6>
 80084ae:	2c00      	cmp	r4, #0
 80084b0:	d04b      	beq.n	800854a <_malloc_r+0xea>
 80084b2:	6823      	ldr	r3, [r4, #0]
 80084b4:	4639      	mov	r1, r7
 80084b6:	4630      	mov	r0, r6
 80084b8:	eb04 0903 	add.w	r9, r4, r3
 80084bc:	f000 fc9c 	bl	8008df8 <_sbrk_r>
 80084c0:	4581      	cmp	r9, r0
 80084c2:	d142      	bne.n	800854a <_malloc_r+0xea>
 80084c4:	6821      	ldr	r1, [r4, #0]
 80084c6:	1a6d      	subs	r5, r5, r1
 80084c8:	4629      	mov	r1, r5
 80084ca:	4630      	mov	r0, r6
 80084cc:	f7ff ffa6 	bl	800841c <sbrk_aligned>
 80084d0:	3001      	adds	r0, #1
 80084d2:	d03a      	beq.n	800854a <_malloc_r+0xea>
 80084d4:	6823      	ldr	r3, [r4, #0]
 80084d6:	442b      	add	r3, r5
 80084d8:	6023      	str	r3, [r4, #0]
 80084da:	f8d8 3000 	ldr.w	r3, [r8]
 80084de:	685a      	ldr	r2, [r3, #4]
 80084e0:	bb62      	cbnz	r2, 800853c <_malloc_r+0xdc>
 80084e2:	f8c8 7000 	str.w	r7, [r8]
 80084e6:	e00f      	b.n	8008508 <_malloc_r+0xa8>
 80084e8:	6822      	ldr	r2, [r4, #0]
 80084ea:	1b52      	subs	r2, r2, r5
 80084ec:	d420      	bmi.n	8008530 <_malloc_r+0xd0>
 80084ee:	2a0b      	cmp	r2, #11
 80084f0:	d917      	bls.n	8008522 <_malloc_r+0xc2>
 80084f2:	1961      	adds	r1, r4, r5
 80084f4:	42a3      	cmp	r3, r4
 80084f6:	6025      	str	r5, [r4, #0]
 80084f8:	bf18      	it	ne
 80084fa:	6059      	strne	r1, [r3, #4]
 80084fc:	6863      	ldr	r3, [r4, #4]
 80084fe:	bf08      	it	eq
 8008500:	f8c8 1000 	streq.w	r1, [r8]
 8008504:	5162      	str	r2, [r4, r5]
 8008506:	604b      	str	r3, [r1, #4]
 8008508:	4630      	mov	r0, r6
 800850a:	f000 f82f 	bl	800856c <__malloc_unlock>
 800850e:	f104 000b 	add.w	r0, r4, #11
 8008512:	1d23      	adds	r3, r4, #4
 8008514:	f020 0007 	bic.w	r0, r0, #7
 8008518:	1ac2      	subs	r2, r0, r3
 800851a:	bf1c      	itt	ne
 800851c:	1a1b      	subne	r3, r3, r0
 800851e:	50a3      	strne	r3, [r4, r2]
 8008520:	e7af      	b.n	8008482 <_malloc_r+0x22>
 8008522:	6862      	ldr	r2, [r4, #4]
 8008524:	42a3      	cmp	r3, r4
 8008526:	bf0c      	ite	eq
 8008528:	f8c8 2000 	streq.w	r2, [r8]
 800852c:	605a      	strne	r2, [r3, #4]
 800852e:	e7eb      	b.n	8008508 <_malloc_r+0xa8>
 8008530:	4623      	mov	r3, r4
 8008532:	6864      	ldr	r4, [r4, #4]
 8008534:	e7ae      	b.n	8008494 <_malloc_r+0x34>
 8008536:	463c      	mov	r4, r7
 8008538:	687f      	ldr	r7, [r7, #4]
 800853a:	e7b6      	b.n	80084aa <_malloc_r+0x4a>
 800853c:	461a      	mov	r2, r3
 800853e:	685b      	ldr	r3, [r3, #4]
 8008540:	42a3      	cmp	r3, r4
 8008542:	d1fb      	bne.n	800853c <_malloc_r+0xdc>
 8008544:	2300      	movs	r3, #0
 8008546:	6053      	str	r3, [r2, #4]
 8008548:	e7de      	b.n	8008508 <_malloc_r+0xa8>
 800854a:	230c      	movs	r3, #12
 800854c:	6033      	str	r3, [r6, #0]
 800854e:	4630      	mov	r0, r6
 8008550:	f000 f80c 	bl	800856c <__malloc_unlock>
 8008554:	e794      	b.n	8008480 <_malloc_r+0x20>
 8008556:	6005      	str	r5, [r0, #0]
 8008558:	e7d6      	b.n	8008508 <_malloc_r+0xa8>
 800855a:	bf00      	nop
 800855c:	200006a0 	.word	0x200006a0

08008560 <__malloc_lock>:
 8008560:	4801      	ldr	r0, [pc, #4]	@ (8008568 <__malloc_lock+0x8>)
 8008562:	f7ff b89a 	b.w	800769a <__retarget_lock_acquire_recursive>
 8008566:	bf00      	nop
 8008568:	20000698 	.word	0x20000698

0800856c <__malloc_unlock>:
 800856c:	4801      	ldr	r0, [pc, #4]	@ (8008574 <__malloc_unlock+0x8>)
 800856e:	f7ff b895 	b.w	800769c <__retarget_lock_release_recursive>
 8008572:	bf00      	nop
 8008574:	20000698 	.word	0x20000698

08008578 <_Balloc>:
 8008578:	b570      	push	{r4, r5, r6, lr}
 800857a:	69c6      	ldr	r6, [r0, #28]
 800857c:	4604      	mov	r4, r0
 800857e:	460d      	mov	r5, r1
 8008580:	b976      	cbnz	r6, 80085a0 <_Balloc+0x28>
 8008582:	2010      	movs	r0, #16
 8008584:	f7ff ff42 	bl	800840c <malloc>
 8008588:	4602      	mov	r2, r0
 800858a:	61e0      	str	r0, [r4, #28]
 800858c:	b920      	cbnz	r0, 8008598 <_Balloc+0x20>
 800858e:	4b18      	ldr	r3, [pc, #96]	@ (80085f0 <_Balloc+0x78>)
 8008590:	4818      	ldr	r0, [pc, #96]	@ (80085f4 <_Balloc+0x7c>)
 8008592:	216b      	movs	r1, #107	@ 0x6b
 8008594:	f7ff f884 	bl	80076a0 <__assert_func>
 8008598:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800859c:	6006      	str	r6, [r0, #0]
 800859e:	60c6      	str	r6, [r0, #12]
 80085a0:	69e6      	ldr	r6, [r4, #28]
 80085a2:	68f3      	ldr	r3, [r6, #12]
 80085a4:	b183      	cbz	r3, 80085c8 <_Balloc+0x50>
 80085a6:	69e3      	ldr	r3, [r4, #28]
 80085a8:	68db      	ldr	r3, [r3, #12]
 80085aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80085ae:	b9b8      	cbnz	r0, 80085e0 <_Balloc+0x68>
 80085b0:	2101      	movs	r1, #1
 80085b2:	fa01 f605 	lsl.w	r6, r1, r5
 80085b6:	1d72      	adds	r2, r6, #5
 80085b8:	0092      	lsls	r2, r2, #2
 80085ba:	4620      	mov	r0, r4
 80085bc:	f000 fc41 	bl	8008e42 <_calloc_r>
 80085c0:	b160      	cbz	r0, 80085dc <_Balloc+0x64>
 80085c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80085c6:	e00e      	b.n	80085e6 <_Balloc+0x6e>
 80085c8:	2221      	movs	r2, #33	@ 0x21
 80085ca:	2104      	movs	r1, #4
 80085cc:	4620      	mov	r0, r4
 80085ce:	f000 fc38 	bl	8008e42 <_calloc_r>
 80085d2:	69e3      	ldr	r3, [r4, #28]
 80085d4:	60f0      	str	r0, [r6, #12]
 80085d6:	68db      	ldr	r3, [r3, #12]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d1e4      	bne.n	80085a6 <_Balloc+0x2e>
 80085dc:	2000      	movs	r0, #0
 80085de:	bd70      	pop	{r4, r5, r6, pc}
 80085e0:	6802      	ldr	r2, [r0, #0]
 80085e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80085e6:	2300      	movs	r3, #0
 80085e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80085ec:	e7f7      	b.n	80085de <_Balloc+0x66>
 80085ee:	bf00      	nop
 80085f0:	08009609 	.word	0x08009609
 80085f4:	0800972c 	.word	0x0800972c

080085f8 <_Bfree>:
 80085f8:	b570      	push	{r4, r5, r6, lr}
 80085fa:	69c6      	ldr	r6, [r0, #28]
 80085fc:	4605      	mov	r5, r0
 80085fe:	460c      	mov	r4, r1
 8008600:	b976      	cbnz	r6, 8008620 <_Bfree+0x28>
 8008602:	2010      	movs	r0, #16
 8008604:	f7ff ff02 	bl	800840c <malloc>
 8008608:	4602      	mov	r2, r0
 800860a:	61e8      	str	r0, [r5, #28]
 800860c:	b920      	cbnz	r0, 8008618 <_Bfree+0x20>
 800860e:	4b09      	ldr	r3, [pc, #36]	@ (8008634 <_Bfree+0x3c>)
 8008610:	4809      	ldr	r0, [pc, #36]	@ (8008638 <_Bfree+0x40>)
 8008612:	218f      	movs	r1, #143	@ 0x8f
 8008614:	f7ff f844 	bl	80076a0 <__assert_func>
 8008618:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800861c:	6006      	str	r6, [r0, #0]
 800861e:	60c6      	str	r6, [r0, #12]
 8008620:	b13c      	cbz	r4, 8008632 <_Bfree+0x3a>
 8008622:	69eb      	ldr	r3, [r5, #28]
 8008624:	6862      	ldr	r2, [r4, #4]
 8008626:	68db      	ldr	r3, [r3, #12]
 8008628:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800862c:	6021      	str	r1, [r4, #0]
 800862e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008632:	bd70      	pop	{r4, r5, r6, pc}
 8008634:	08009609 	.word	0x08009609
 8008638:	0800972c 	.word	0x0800972c

0800863c <__multadd>:
 800863c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008640:	690d      	ldr	r5, [r1, #16]
 8008642:	4607      	mov	r7, r0
 8008644:	460c      	mov	r4, r1
 8008646:	461e      	mov	r6, r3
 8008648:	f101 0c14 	add.w	ip, r1, #20
 800864c:	2000      	movs	r0, #0
 800864e:	f8dc 3000 	ldr.w	r3, [ip]
 8008652:	b299      	uxth	r1, r3
 8008654:	fb02 6101 	mla	r1, r2, r1, r6
 8008658:	0c1e      	lsrs	r6, r3, #16
 800865a:	0c0b      	lsrs	r3, r1, #16
 800865c:	fb02 3306 	mla	r3, r2, r6, r3
 8008660:	b289      	uxth	r1, r1
 8008662:	3001      	adds	r0, #1
 8008664:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008668:	4285      	cmp	r5, r0
 800866a:	f84c 1b04 	str.w	r1, [ip], #4
 800866e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008672:	dcec      	bgt.n	800864e <__multadd+0x12>
 8008674:	b30e      	cbz	r6, 80086ba <__multadd+0x7e>
 8008676:	68a3      	ldr	r3, [r4, #8]
 8008678:	42ab      	cmp	r3, r5
 800867a:	dc19      	bgt.n	80086b0 <__multadd+0x74>
 800867c:	6861      	ldr	r1, [r4, #4]
 800867e:	4638      	mov	r0, r7
 8008680:	3101      	adds	r1, #1
 8008682:	f7ff ff79 	bl	8008578 <_Balloc>
 8008686:	4680      	mov	r8, r0
 8008688:	b928      	cbnz	r0, 8008696 <__multadd+0x5a>
 800868a:	4602      	mov	r2, r0
 800868c:	4b0c      	ldr	r3, [pc, #48]	@ (80086c0 <__multadd+0x84>)
 800868e:	480d      	ldr	r0, [pc, #52]	@ (80086c4 <__multadd+0x88>)
 8008690:	21ba      	movs	r1, #186	@ 0xba
 8008692:	f7ff f805 	bl	80076a0 <__assert_func>
 8008696:	6922      	ldr	r2, [r4, #16]
 8008698:	3202      	adds	r2, #2
 800869a:	f104 010c 	add.w	r1, r4, #12
 800869e:	0092      	lsls	r2, r2, #2
 80086a0:	300c      	adds	r0, #12
 80086a2:	f000 fbb9 	bl	8008e18 <memcpy>
 80086a6:	4621      	mov	r1, r4
 80086a8:	4638      	mov	r0, r7
 80086aa:	f7ff ffa5 	bl	80085f8 <_Bfree>
 80086ae:	4644      	mov	r4, r8
 80086b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80086b4:	3501      	adds	r5, #1
 80086b6:	615e      	str	r6, [r3, #20]
 80086b8:	6125      	str	r5, [r4, #16]
 80086ba:	4620      	mov	r0, r4
 80086bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086c0:	0800971b 	.word	0x0800971b
 80086c4:	0800972c 	.word	0x0800972c

080086c8 <__hi0bits>:
 80086c8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80086cc:	4603      	mov	r3, r0
 80086ce:	bf36      	itet	cc
 80086d0:	0403      	lslcc	r3, r0, #16
 80086d2:	2000      	movcs	r0, #0
 80086d4:	2010      	movcc	r0, #16
 80086d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80086da:	bf3c      	itt	cc
 80086dc:	021b      	lslcc	r3, r3, #8
 80086de:	3008      	addcc	r0, #8
 80086e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80086e4:	bf3c      	itt	cc
 80086e6:	011b      	lslcc	r3, r3, #4
 80086e8:	3004      	addcc	r0, #4
 80086ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086ee:	bf3c      	itt	cc
 80086f0:	009b      	lslcc	r3, r3, #2
 80086f2:	3002      	addcc	r0, #2
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	db05      	blt.n	8008704 <__hi0bits+0x3c>
 80086f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80086fc:	f100 0001 	add.w	r0, r0, #1
 8008700:	bf08      	it	eq
 8008702:	2020      	moveq	r0, #32
 8008704:	4770      	bx	lr

08008706 <__lo0bits>:
 8008706:	6803      	ldr	r3, [r0, #0]
 8008708:	4602      	mov	r2, r0
 800870a:	f013 0007 	ands.w	r0, r3, #7
 800870e:	d00b      	beq.n	8008728 <__lo0bits+0x22>
 8008710:	07d9      	lsls	r1, r3, #31
 8008712:	d421      	bmi.n	8008758 <__lo0bits+0x52>
 8008714:	0798      	lsls	r0, r3, #30
 8008716:	bf49      	itett	mi
 8008718:	085b      	lsrmi	r3, r3, #1
 800871a:	089b      	lsrpl	r3, r3, #2
 800871c:	2001      	movmi	r0, #1
 800871e:	6013      	strmi	r3, [r2, #0]
 8008720:	bf5c      	itt	pl
 8008722:	6013      	strpl	r3, [r2, #0]
 8008724:	2002      	movpl	r0, #2
 8008726:	4770      	bx	lr
 8008728:	b299      	uxth	r1, r3
 800872a:	b909      	cbnz	r1, 8008730 <__lo0bits+0x2a>
 800872c:	0c1b      	lsrs	r3, r3, #16
 800872e:	2010      	movs	r0, #16
 8008730:	b2d9      	uxtb	r1, r3
 8008732:	b909      	cbnz	r1, 8008738 <__lo0bits+0x32>
 8008734:	3008      	adds	r0, #8
 8008736:	0a1b      	lsrs	r3, r3, #8
 8008738:	0719      	lsls	r1, r3, #28
 800873a:	bf04      	itt	eq
 800873c:	091b      	lsreq	r3, r3, #4
 800873e:	3004      	addeq	r0, #4
 8008740:	0799      	lsls	r1, r3, #30
 8008742:	bf04      	itt	eq
 8008744:	089b      	lsreq	r3, r3, #2
 8008746:	3002      	addeq	r0, #2
 8008748:	07d9      	lsls	r1, r3, #31
 800874a:	d403      	bmi.n	8008754 <__lo0bits+0x4e>
 800874c:	085b      	lsrs	r3, r3, #1
 800874e:	f100 0001 	add.w	r0, r0, #1
 8008752:	d003      	beq.n	800875c <__lo0bits+0x56>
 8008754:	6013      	str	r3, [r2, #0]
 8008756:	4770      	bx	lr
 8008758:	2000      	movs	r0, #0
 800875a:	4770      	bx	lr
 800875c:	2020      	movs	r0, #32
 800875e:	4770      	bx	lr

08008760 <__i2b>:
 8008760:	b510      	push	{r4, lr}
 8008762:	460c      	mov	r4, r1
 8008764:	2101      	movs	r1, #1
 8008766:	f7ff ff07 	bl	8008578 <_Balloc>
 800876a:	4602      	mov	r2, r0
 800876c:	b928      	cbnz	r0, 800877a <__i2b+0x1a>
 800876e:	4b05      	ldr	r3, [pc, #20]	@ (8008784 <__i2b+0x24>)
 8008770:	4805      	ldr	r0, [pc, #20]	@ (8008788 <__i2b+0x28>)
 8008772:	f240 1145 	movw	r1, #325	@ 0x145
 8008776:	f7fe ff93 	bl	80076a0 <__assert_func>
 800877a:	2301      	movs	r3, #1
 800877c:	6144      	str	r4, [r0, #20]
 800877e:	6103      	str	r3, [r0, #16]
 8008780:	bd10      	pop	{r4, pc}
 8008782:	bf00      	nop
 8008784:	0800971b 	.word	0x0800971b
 8008788:	0800972c 	.word	0x0800972c

0800878c <__multiply>:
 800878c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008790:	4614      	mov	r4, r2
 8008792:	690a      	ldr	r2, [r1, #16]
 8008794:	6923      	ldr	r3, [r4, #16]
 8008796:	429a      	cmp	r2, r3
 8008798:	bfa8      	it	ge
 800879a:	4623      	movge	r3, r4
 800879c:	460f      	mov	r7, r1
 800879e:	bfa4      	itt	ge
 80087a0:	460c      	movge	r4, r1
 80087a2:	461f      	movge	r7, r3
 80087a4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80087a8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80087ac:	68a3      	ldr	r3, [r4, #8]
 80087ae:	6861      	ldr	r1, [r4, #4]
 80087b0:	eb0a 0609 	add.w	r6, sl, r9
 80087b4:	42b3      	cmp	r3, r6
 80087b6:	b085      	sub	sp, #20
 80087b8:	bfb8      	it	lt
 80087ba:	3101      	addlt	r1, #1
 80087bc:	f7ff fedc 	bl	8008578 <_Balloc>
 80087c0:	b930      	cbnz	r0, 80087d0 <__multiply+0x44>
 80087c2:	4602      	mov	r2, r0
 80087c4:	4b44      	ldr	r3, [pc, #272]	@ (80088d8 <__multiply+0x14c>)
 80087c6:	4845      	ldr	r0, [pc, #276]	@ (80088dc <__multiply+0x150>)
 80087c8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80087cc:	f7fe ff68 	bl	80076a0 <__assert_func>
 80087d0:	f100 0514 	add.w	r5, r0, #20
 80087d4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80087d8:	462b      	mov	r3, r5
 80087da:	2200      	movs	r2, #0
 80087dc:	4543      	cmp	r3, r8
 80087de:	d321      	bcc.n	8008824 <__multiply+0x98>
 80087e0:	f107 0114 	add.w	r1, r7, #20
 80087e4:	f104 0214 	add.w	r2, r4, #20
 80087e8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80087ec:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80087f0:	9302      	str	r3, [sp, #8]
 80087f2:	1b13      	subs	r3, r2, r4
 80087f4:	3b15      	subs	r3, #21
 80087f6:	f023 0303 	bic.w	r3, r3, #3
 80087fa:	3304      	adds	r3, #4
 80087fc:	f104 0715 	add.w	r7, r4, #21
 8008800:	42ba      	cmp	r2, r7
 8008802:	bf38      	it	cc
 8008804:	2304      	movcc	r3, #4
 8008806:	9301      	str	r3, [sp, #4]
 8008808:	9b02      	ldr	r3, [sp, #8]
 800880a:	9103      	str	r1, [sp, #12]
 800880c:	428b      	cmp	r3, r1
 800880e:	d80c      	bhi.n	800882a <__multiply+0x9e>
 8008810:	2e00      	cmp	r6, #0
 8008812:	dd03      	ble.n	800881c <__multiply+0x90>
 8008814:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008818:	2b00      	cmp	r3, #0
 800881a:	d05b      	beq.n	80088d4 <__multiply+0x148>
 800881c:	6106      	str	r6, [r0, #16]
 800881e:	b005      	add	sp, #20
 8008820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008824:	f843 2b04 	str.w	r2, [r3], #4
 8008828:	e7d8      	b.n	80087dc <__multiply+0x50>
 800882a:	f8b1 a000 	ldrh.w	sl, [r1]
 800882e:	f1ba 0f00 	cmp.w	sl, #0
 8008832:	d024      	beq.n	800887e <__multiply+0xf2>
 8008834:	f104 0e14 	add.w	lr, r4, #20
 8008838:	46a9      	mov	r9, r5
 800883a:	f04f 0c00 	mov.w	ip, #0
 800883e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008842:	f8d9 3000 	ldr.w	r3, [r9]
 8008846:	fa1f fb87 	uxth.w	fp, r7
 800884a:	b29b      	uxth	r3, r3
 800884c:	fb0a 330b 	mla	r3, sl, fp, r3
 8008850:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008854:	f8d9 7000 	ldr.w	r7, [r9]
 8008858:	4463      	add	r3, ip
 800885a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800885e:	fb0a c70b 	mla	r7, sl, fp, ip
 8008862:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008866:	b29b      	uxth	r3, r3
 8008868:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800886c:	4572      	cmp	r2, lr
 800886e:	f849 3b04 	str.w	r3, [r9], #4
 8008872:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008876:	d8e2      	bhi.n	800883e <__multiply+0xb2>
 8008878:	9b01      	ldr	r3, [sp, #4]
 800887a:	f845 c003 	str.w	ip, [r5, r3]
 800887e:	9b03      	ldr	r3, [sp, #12]
 8008880:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008884:	3104      	adds	r1, #4
 8008886:	f1b9 0f00 	cmp.w	r9, #0
 800888a:	d021      	beq.n	80088d0 <__multiply+0x144>
 800888c:	682b      	ldr	r3, [r5, #0]
 800888e:	f104 0c14 	add.w	ip, r4, #20
 8008892:	46ae      	mov	lr, r5
 8008894:	f04f 0a00 	mov.w	sl, #0
 8008898:	f8bc b000 	ldrh.w	fp, [ip]
 800889c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80088a0:	fb09 770b 	mla	r7, r9, fp, r7
 80088a4:	4457      	add	r7, sl
 80088a6:	b29b      	uxth	r3, r3
 80088a8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80088ac:	f84e 3b04 	str.w	r3, [lr], #4
 80088b0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80088b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80088b8:	f8be 3000 	ldrh.w	r3, [lr]
 80088bc:	fb09 330a 	mla	r3, r9, sl, r3
 80088c0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80088c4:	4562      	cmp	r2, ip
 80088c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80088ca:	d8e5      	bhi.n	8008898 <__multiply+0x10c>
 80088cc:	9f01      	ldr	r7, [sp, #4]
 80088ce:	51eb      	str	r3, [r5, r7]
 80088d0:	3504      	adds	r5, #4
 80088d2:	e799      	b.n	8008808 <__multiply+0x7c>
 80088d4:	3e01      	subs	r6, #1
 80088d6:	e79b      	b.n	8008810 <__multiply+0x84>
 80088d8:	0800971b 	.word	0x0800971b
 80088dc:	0800972c 	.word	0x0800972c

080088e0 <__pow5mult>:
 80088e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088e4:	4615      	mov	r5, r2
 80088e6:	f012 0203 	ands.w	r2, r2, #3
 80088ea:	4607      	mov	r7, r0
 80088ec:	460e      	mov	r6, r1
 80088ee:	d007      	beq.n	8008900 <__pow5mult+0x20>
 80088f0:	4c25      	ldr	r4, [pc, #148]	@ (8008988 <__pow5mult+0xa8>)
 80088f2:	3a01      	subs	r2, #1
 80088f4:	2300      	movs	r3, #0
 80088f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80088fa:	f7ff fe9f 	bl	800863c <__multadd>
 80088fe:	4606      	mov	r6, r0
 8008900:	10ad      	asrs	r5, r5, #2
 8008902:	d03d      	beq.n	8008980 <__pow5mult+0xa0>
 8008904:	69fc      	ldr	r4, [r7, #28]
 8008906:	b97c      	cbnz	r4, 8008928 <__pow5mult+0x48>
 8008908:	2010      	movs	r0, #16
 800890a:	f7ff fd7f 	bl	800840c <malloc>
 800890e:	4602      	mov	r2, r0
 8008910:	61f8      	str	r0, [r7, #28]
 8008912:	b928      	cbnz	r0, 8008920 <__pow5mult+0x40>
 8008914:	4b1d      	ldr	r3, [pc, #116]	@ (800898c <__pow5mult+0xac>)
 8008916:	481e      	ldr	r0, [pc, #120]	@ (8008990 <__pow5mult+0xb0>)
 8008918:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800891c:	f7fe fec0 	bl	80076a0 <__assert_func>
 8008920:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008924:	6004      	str	r4, [r0, #0]
 8008926:	60c4      	str	r4, [r0, #12]
 8008928:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800892c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008930:	b94c      	cbnz	r4, 8008946 <__pow5mult+0x66>
 8008932:	f240 2171 	movw	r1, #625	@ 0x271
 8008936:	4638      	mov	r0, r7
 8008938:	f7ff ff12 	bl	8008760 <__i2b>
 800893c:	2300      	movs	r3, #0
 800893e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008942:	4604      	mov	r4, r0
 8008944:	6003      	str	r3, [r0, #0]
 8008946:	f04f 0900 	mov.w	r9, #0
 800894a:	07eb      	lsls	r3, r5, #31
 800894c:	d50a      	bpl.n	8008964 <__pow5mult+0x84>
 800894e:	4631      	mov	r1, r6
 8008950:	4622      	mov	r2, r4
 8008952:	4638      	mov	r0, r7
 8008954:	f7ff ff1a 	bl	800878c <__multiply>
 8008958:	4631      	mov	r1, r6
 800895a:	4680      	mov	r8, r0
 800895c:	4638      	mov	r0, r7
 800895e:	f7ff fe4b 	bl	80085f8 <_Bfree>
 8008962:	4646      	mov	r6, r8
 8008964:	106d      	asrs	r5, r5, #1
 8008966:	d00b      	beq.n	8008980 <__pow5mult+0xa0>
 8008968:	6820      	ldr	r0, [r4, #0]
 800896a:	b938      	cbnz	r0, 800897c <__pow5mult+0x9c>
 800896c:	4622      	mov	r2, r4
 800896e:	4621      	mov	r1, r4
 8008970:	4638      	mov	r0, r7
 8008972:	f7ff ff0b 	bl	800878c <__multiply>
 8008976:	6020      	str	r0, [r4, #0]
 8008978:	f8c0 9000 	str.w	r9, [r0]
 800897c:	4604      	mov	r4, r0
 800897e:	e7e4      	b.n	800894a <__pow5mult+0x6a>
 8008980:	4630      	mov	r0, r6
 8008982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008986:	bf00      	nop
 8008988:	08009788 	.word	0x08009788
 800898c:	08009609 	.word	0x08009609
 8008990:	0800972c 	.word	0x0800972c

08008994 <__lshift>:
 8008994:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008998:	460c      	mov	r4, r1
 800899a:	6849      	ldr	r1, [r1, #4]
 800899c:	6923      	ldr	r3, [r4, #16]
 800899e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80089a2:	68a3      	ldr	r3, [r4, #8]
 80089a4:	4607      	mov	r7, r0
 80089a6:	4691      	mov	r9, r2
 80089a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80089ac:	f108 0601 	add.w	r6, r8, #1
 80089b0:	42b3      	cmp	r3, r6
 80089b2:	db0b      	blt.n	80089cc <__lshift+0x38>
 80089b4:	4638      	mov	r0, r7
 80089b6:	f7ff fddf 	bl	8008578 <_Balloc>
 80089ba:	4605      	mov	r5, r0
 80089bc:	b948      	cbnz	r0, 80089d2 <__lshift+0x3e>
 80089be:	4602      	mov	r2, r0
 80089c0:	4b28      	ldr	r3, [pc, #160]	@ (8008a64 <__lshift+0xd0>)
 80089c2:	4829      	ldr	r0, [pc, #164]	@ (8008a68 <__lshift+0xd4>)
 80089c4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80089c8:	f7fe fe6a 	bl	80076a0 <__assert_func>
 80089cc:	3101      	adds	r1, #1
 80089ce:	005b      	lsls	r3, r3, #1
 80089d0:	e7ee      	b.n	80089b0 <__lshift+0x1c>
 80089d2:	2300      	movs	r3, #0
 80089d4:	f100 0114 	add.w	r1, r0, #20
 80089d8:	f100 0210 	add.w	r2, r0, #16
 80089dc:	4618      	mov	r0, r3
 80089de:	4553      	cmp	r3, sl
 80089e0:	db33      	blt.n	8008a4a <__lshift+0xb6>
 80089e2:	6920      	ldr	r0, [r4, #16]
 80089e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80089e8:	f104 0314 	add.w	r3, r4, #20
 80089ec:	f019 091f 	ands.w	r9, r9, #31
 80089f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80089f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80089f8:	d02b      	beq.n	8008a52 <__lshift+0xbe>
 80089fa:	f1c9 0e20 	rsb	lr, r9, #32
 80089fe:	468a      	mov	sl, r1
 8008a00:	2200      	movs	r2, #0
 8008a02:	6818      	ldr	r0, [r3, #0]
 8008a04:	fa00 f009 	lsl.w	r0, r0, r9
 8008a08:	4310      	orrs	r0, r2
 8008a0a:	f84a 0b04 	str.w	r0, [sl], #4
 8008a0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a12:	459c      	cmp	ip, r3
 8008a14:	fa22 f20e 	lsr.w	r2, r2, lr
 8008a18:	d8f3      	bhi.n	8008a02 <__lshift+0x6e>
 8008a1a:	ebac 0304 	sub.w	r3, ip, r4
 8008a1e:	3b15      	subs	r3, #21
 8008a20:	f023 0303 	bic.w	r3, r3, #3
 8008a24:	3304      	adds	r3, #4
 8008a26:	f104 0015 	add.w	r0, r4, #21
 8008a2a:	4584      	cmp	ip, r0
 8008a2c:	bf38      	it	cc
 8008a2e:	2304      	movcc	r3, #4
 8008a30:	50ca      	str	r2, [r1, r3]
 8008a32:	b10a      	cbz	r2, 8008a38 <__lshift+0xa4>
 8008a34:	f108 0602 	add.w	r6, r8, #2
 8008a38:	3e01      	subs	r6, #1
 8008a3a:	4638      	mov	r0, r7
 8008a3c:	612e      	str	r6, [r5, #16]
 8008a3e:	4621      	mov	r1, r4
 8008a40:	f7ff fdda 	bl	80085f8 <_Bfree>
 8008a44:	4628      	mov	r0, r5
 8008a46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a4a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008a4e:	3301      	adds	r3, #1
 8008a50:	e7c5      	b.n	80089de <__lshift+0x4a>
 8008a52:	3904      	subs	r1, #4
 8008a54:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a58:	f841 2f04 	str.w	r2, [r1, #4]!
 8008a5c:	459c      	cmp	ip, r3
 8008a5e:	d8f9      	bhi.n	8008a54 <__lshift+0xc0>
 8008a60:	e7ea      	b.n	8008a38 <__lshift+0xa4>
 8008a62:	bf00      	nop
 8008a64:	0800971b 	.word	0x0800971b
 8008a68:	0800972c 	.word	0x0800972c

08008a6c <__mcmp>:
 8008a6c:	690a      	ldr	r2, [r1, #16]
 8008a6e:	4603      	mov	r3, r0
 8008a70:	6900      	ldr	r0, [r0, #16]
 8008a72:	1a80      	subs	r0, r0, r2
 8008a74:	b530      	push	{r4, r5, lr}
 8008a76:	d10e      	bne.n	8008a96 <__mcmp+0x2a>
 8008a78:	3314      	adds	r3, #20
 8008a7a:	3114      	adds	r1, #20
 8008a7c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008a80:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008a84:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008a88:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008a8c:	4295      	cmp	r5, r2
 8008a8e:	d003      	beq.n	8008a98 <__mcmp+0x2c>
 8008a90:	d205      	bcs.n	8008a9e <__mcmp+0x32>
 8008a92:	f04f 30ff 	mov.w	r0, #4294967295
 8008a96:	bd30      	pop	{r4, r5, pc}
 8008a98:	42a3      	cmp	r3, r4
 8008a9a:	d3f3      	bcc.n	8008a84 <__mcmp+0x18>
 8008a9c:	e7fb      	b.n	8008a96 <__mcmp+0x2a>
 8008a9e:	2001      	movs	r0, #1
 8008aa0:	e7f9      	b.n	8008a96 <__mcmp+0x2a>
	...

08008aa4 <__mdiff>:
 8008aa4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aa8:	4689      	mov	r9, r1
 8008aaa:	4606      	mov	r6, r0
 8008aac:	4611      	mov	r1, r2
 8008aae:	4648      	mov	r0, r9
 8008ab0:	4614      	mov	r4, r2
 8008ab2:	f7ff ffdb 	bl	8008a6c <__mcmp>
 8008ab6:	1e05      	subs	r5, r0, #0
 8008ab8:	d112      	bne.n	8008ae0 <__mdiff+0x3c>
 8008aba:	4629      	mov	r1, r5
 8008abc:	4630      	mov	r0, r6
 8008abe:	f7ff fd5b 	bl	8008578 <_Balloc>
 8008ac2:	4602      	mov	r2, r0
 8008ac4:	b928      	cbnz	r0, 8008ad2 <__mdiff+0x2e>
 8008ac6:	4b3f      	ldr	r3, [pc, #252]	@ (8008bc4 <__mdiff+0x120>)
 8008ac8:	f240 2137 	movw	r1, #567	@ 0x237
 8008acc:	483e      	ldr	r0, [pc, #248]	@ (8008bc8 <__mdiff+0x124>)
 8008ace:	f7fe fde7 	bl	80076a0 <__assert_func>
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008ad8:	4610      	mov	r0, r2
 8008ada:	b003      	add	sp, #12
 8008adc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ae0:	bfbc      	itt	lt
 8008ae2:	464b      	movlt	r3, r9
 8008ae4:	46a1      	movlt	r9, r4
 8008ae6:	4630      	mov	r0, r6
 8008ae8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008aec:	bfba      	itte	lt
 8008aee:	461c      	movlt	r4, r3
 8008af0:	2501      	movlt	r5, #1
 8008af2:	2500      	movge	r5, #0
 8008af4:	f7ff fd40 	bl	8008578 <_Balloc>
 8008af8:	4602      	mov	r2, r0
 8008afa:	b918      	cbnz	r0, 8008b04 <__mdiff+0x60>
 8008afc:	4b31      	ldr	r3, [pc, #196]	@ (8008bc4 <__mdiff+0x120>)
 8008afe:	f240 2145 	movw	r1, #581	@ 0x245
 8008b02:	e7e3      	b.n	8008acc <__mdiff+0x28>
 8008b04:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008b08:	6926      	ldr	r6, [r4, #16]
 8008b0a:	60c5      	str	r5, [r0, #12]
 8008b0c:	f109 0310 	add.w	r3, r9, #16
 8008b10:	f109 0514 	add.w	r5, r9, #20
 8008b14:	f104 0e14 	add.w	lr, r4, #20
 8008b18:	f100 0b14 	add.w	fp, r0, #20
 8008b1c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008b20:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008b24:	9301      	str	r3, [sp, #4]
 8008b26:	46d9      	mov	r9, fp
 8008b28:	f04f 0c00 	mov.w	ip, #0
 8008b2c:	9b01      	ldr	r3, [sp, #4]
 8008b2e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008b32:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008b36:	9301      	str	r3, [sp, #4]
 8008b38:	fa1f f38a 	uxth.w	r3, sl
 8008b3c:	4619      	mov	r1, r3
 8008b3e:	b283      	uxth	r3, r0
 8008b40:	1acb      	subs	r3, r1, r3
 8008b42:	0c00      	lsrs	r0, r0, #16
 8008b44:	4463      	add	r3, ip
 8008b46:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008b4a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008b4e:	b29b      	uxth	r3, r3
 8008b50:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008b54:	4576      	cmp	r6, lr
 8008b56:	f849 3b04 	str.w	r3, [r9], #4
 8008b5a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008b5e:	d8e5      	bhi.n	8008b2c <__mdiff+0x88>
 8008b60:	1b33      	subs	r3, r6, r4
 8008b62:	3b15      	subs	r3, #21
 8008b64:	f023 0303 	bic.w	r3, r3, #3
 8008b68:	3415      	adds	r4, #21
 8008b6a:	3304      	adds	r3, #4
 8008b6c:	42a6      	cmp	r6, r4
 8008b6e:	bf38      	it	cc
 8008b70:	2304      	movcc	r3, #4
 8008b72:	441d      	add	r5, r3
 8008b74:	445b      	add	r3, fp
 8008b76:	461e      	mov	r6, r3
 8008b78:	462c      	mov	r4, r5
 8008b7a:	4544      	cmp	r4, r8
 8008b7c:	d30e      	bcc.n	8008b9c <__mdiff+0xf8>
 8008b7e:	f108 0103 	add.w	r1, r8, #3
 8008b82:	1b49      	subs	r1, r1, r5
 8008b84:	f021 0103 	bic.w	r1, r1, #3
 8008b88:	3d03      	subs	r5, #3
 8008b8a:	45a8      	cmp	r8, r5
 8008b8c:	bf38      	it	cc
 8008b8e:	2100      	movcc	r1, #0
 8008b90:	440b      	add	r3, r1
 8008b92:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008b96:	b191      	cbz	r1, 8008bbe <__mdiff+0x11a>
 8008b98:	6117      	str	r7, [r2, #16]
 8008b9a:	e79d      	b.n	8008ad8 <__mdiff+0x34>
 8008b9c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008ba0:	46e6      	mov	lr, ip
 8008ba2:	0c08      	lsrs	r0, r1, #16
 8008ba4:	fa1c fc81 	uxtah	ip, ip, r1
 8008ba8:	4471      	add	r1, lr
 8008baa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008bae:	b289      	uxth	r1, r1
 8008bb0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008bb4:	f846 1b04 	str.w	r1, [r6], #4
 8008bb8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008bbc:	e7dd      	b.n	8008b7a <__mdiff+0xd6>
 8008bbe:	3f01      	subs	r7, #1
 8008bc0:	e7e7      	b.n	8008b92 <__mdiff+0xee>
 8008bc2:	bf00      	nop
 8008bc4:	0800971b 	.word	0x0800971b
 8008bc8:	0800972c 	.word	0x0800972c

08008bcc <__d2b>:
 8008bcc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008bd0:	460f      	mov	r7, r1
 8008bd2:	2101      	movs	r1, #1
 8008bd4:	ec59 8b10 	vmov	r8, r9, d0
 8008bd8:	4616      	mov	r6, r2
 8008bda:	f7ff fccd 	bl	8008578 <_Balloc>
 8008bde:	4604      	mov	r4, r0
 8008be0:	b930      	cbnz	r0, 8008bf0 <__d2b+0x24>
 8008be2:	4602      	mov	r2, r0
 8008be4:	4b23      	ldr	r3, [pc, #140]	@ (8008c74 <__d2b+0xa8>)
 8008be6:	4824      	ldr	r0, [pc, #144]	@ (8008c78 <__d2b+0xac>)
 8008be8:	f240 310f 	movw	r1, #783	@ 0x30f
 8008bec:	f7fe fd58 	bl	80076a0 <__assert_func>
 8008bf0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008bf4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008bf8:	b10d      	cbz	r5, 8008bfe <__d2b+0x32>
 8008bfa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008bfe:	9301      	str	r3, [sp, #4]
 8008c00:	f1b8 0300 	subs.w	r3, r8, #0
 8008c04:	d023      	beq.n	8008c4e <__d2b+0x82>
 8008c06:	4668      	mov	r0, sp
 8008c08:	9300      	str	r3, [sp, #0]
 8008c0a:	f7ff fd7c 	bl	8008706 <__lo0bits>
 8008c0e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008c12:	b1d0      	cbz	r0, 8008c4a <__d2b+0x7e>
 8008c14:	f1c0 0320 	rsb	r3, r0, #32
 8008c18:	fa02 f303 	lsl.w	r3, r2, r3
 8008c1c:	430b      	orrs	r3, r1
 8008c1e:	40c2      	lsrs	r2, r0
 8008c20:	6163      	str	r3, [r4, #20]
 8008c22:	9201      	str	r2, [sp, #4]
 8008c24:	9b01      	ldr	r3, [sp, #4]
 8008c26:	61a3      	str	r3, [r4, #24]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	bf0c      	ite	eq
 8008c2c:	2201      	moveq	r2, #1
 8008c2e:	2202      	movne	r2, #2
 8008c30:	6122      	str	r2, [r4, #16]
 8008c32:	b1a5      	cbz	r5, 8008c5e <__d2b+0x92>
 8008c34:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008c38:	4405      	add	r5, r0
 8008c3a:	603d      	str	r5, [r7, #0]
 8008c3c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008c40:	6030      	str	r0, [r6, #0]
 8008c42:	4620      	mov	r0, r4
 8008c44:	b003      	add	sp, #12
 8008c46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c4a:	6161      	str	r1, [r4, #20]
 8008c4c:	e7ea      	b.n	8008c24 <__d2b+0x58>
 8008c4e:	a801      	add	r0, sp, #4
 8008c50:	f7ff fd59 	bl	8008706 <__lo0bits>
 8008c54:	9b01      	ldr	r3, [sp, #4]
 8008c56:	6163      	str	r3, [r4, #20]
 8008c58:	3020      	adds	r0, #32
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	e7e8      	b.n	8008c30 <__d2b+0x64>
 8008c5e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008c62:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008c66:	6038      	str	r0, [r7, #0]
 8008c68:	6918      	ldr	r0, [r3, #16]
 8008c6a:	f7ff fd2d 	bl	80086c8 <__hi0bits>
 8008c6e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008c72:	e7e5      	b.n	8008c40 <__d2b+0x74>
 8008c74:	0800971b 	.word	0x0800971b
 8008c78:	0800972c 	.word	0x0800972c

08008c7c <__sflush_r>:
 8008c7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c84:	0716      	lsls	r6, r2, #28
 8008c86:	4605      	mov	r5, r0
 8008c88:	460c      	mov	r4, r1
 8008c8a:	d454      	bmi.n	8008d36 <__sflush_r+0xba>
 8008c8c:	684b      	ldr	r3, [r1, #4]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	dc02      	bgt.n	8008c98 <__sflush_r+0x1c>
 8008c92:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	dd48      	ble.n	8008d2a <__sflush_r+0xae>
 8008c98:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c9a:	2e00      	cmp	r6, #0
 8008c9c:	d045      	beq.n	8008d2a <__sflush_r+0xae>
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008ca4:	682f      	ldr	r7, [r5, #0]
 8008ca6:	6a21      	ldr	r1, [r4, #32]
 8008ca8:	602b      	str	r3, [r5, #0]
 8008caa:	d030      	beq.n	8008d0e <__sflush_r+0x92>
 8008cac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008cae:	89a3      	ldrh	r3, [r4, #12]
 8008cb0:	0759      	lsls	r1, r3, #29
 8008cb2:	d505      	bpl.n	8008cc0 <__sflush_r+0x44>
 8008cb4:	6863      	ldr	r3, [r4, #4]
 8008cb6:	1ad2      	subs	r2, r2, r3
 8008cb8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008cba:	b10b      	cbz	r3, 8008cc0 <__sflush_r+0x44>
 8008cbc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008cbe:	1ad2      	subs	r2, r2, r3
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008cc4:	6a21      	ldr	r1, [r4, #32]
 8008cc6:	4628      	mov	r0, r5
 8008cc8:	47b0      	blx	r6
 8008cca:	1c43      	adds	r3, r0, #1
 8008ccc:	89a3      	ldrh	r3, [r4, #12]
 8008cce:	d106      	bne.n	8008cde <__sflush_r+0x62>
 8008cd0:	6829      	ldr	r1, [r5, #0]
 8008cd2:	291d      	cmp	r1, #29
 8008cd4:	d82b      	bhi.n	8008d2e <__sflush_r+0xb2>
 8008cd6:	4a2a      	ldr	r2, [pc, #168]	@ (8008d80 <__sflush_r+0x104>)
 8008cd8:	410a      	asrs	r2, r1
 8008cda:	07d6      	lsls	r6, r2, #31
 8008cdc:	d427      	bmi.n	8008d2e <__sflush_r+0xb2>
 8008cde:	2200      	movs	r2, #0
 8008ce0:	6062      	str	r2, [r4, #4]
 8008ce2:	04d9      	lsls	r1, r3, #19
 8008ce4:	6922      	ldr	r2, [r4, #16]
 8008ce6:	6022      	str	r2, [r4, #0]
 8008ce8:	d504      	bpl.n	8008cf4 <__sflush_r+0x78>
 8008cea:	1c42      	adds	r2, r0, #1
 8008cec:	d101      	bne.n	8008cf2 <__sflush_r+0x76>
 8008cee:	682b      	ldr	r3, [r5, #0]
 8008cf0:	b903      	cbnz	r3, 8008cf4 <__sflush_r+0x78>
 8008cf2:	6560      	str	r0, [r4, #84]	@ 0x54
 8008cf4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008cf6:	602f      	str	r7, [r5, #0]
 8008cf8:	b1b9      	cbz	r1, 8008d2a <__sflush_r+0xae>
 8008cfa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008cfe:	4299      	cmp	r1, r3
 8008d00:	d002      	beq.n	8008d08 <__sflush_r+0x8c>
 8008d02:	4628      	mov	r0, r5
 8008d04:	f7ff fb38 	bl	8008378 <_free_r>
 8008d08:	2300      	movs	r3, #0
 8008d0a:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d0c:	e00d      	b.n	8008d2a <__sflush_r+0xae>
 8008d0e:	2301      	movs	r3, #1
 8008d10:	4628      	mov	r0, r5
 8008d12:	47b0      	blx	r6
 8008d14:	4602      	mov	r2, r0
 8008d16:	1c50      	adds	r0, r2, #1
 8008d18:	d1c9      	bne.n	8008cae <__sflush_r+0x32>
 8008d1a:	682b      	ldr	r3, [r5, #0]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d0c6      	beq.n	8008cae <__sflush_r+0x32>
 8008d20:	2b1d      	cmp	r3, #29
 8008d22:	d001      	beq.n	8008d28 <__sflush_r+0xac>
 8008d24:	2b16      	cmp	r3, #22
 8008d26:	d11e      	bne.n	8008d66 <__sflush_r+0xea>
 8008d28:	602f      	str	r7, [r5, #0]
 8008d2a:	2000      	movs	r0, #0
 8008d2c:	e022      	b.n	8008d74 <__sflush_r+0xf8>
 8008d2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d32:	b21b      	sxth	r3, r3
 8008d34:	e01b      	b.n	8008d6e <__sflush_r+0xf2>
 8008d36:	690f      	ldr	r7, [r1, #16]
 8008d38:	2f00      	cmp	r7, #0
 8008d3a:	d0f6      	beq.n	8008d2a <__sflush_r+0xae>
 8008d3c:	0793      	lsls	r3, r2, #30
 8008d3e:	680e      	ldr	r6, [r1, #0]
 8008d40:	bf08      	it	eq
 8008d42:	694b      	ldreq	r3, [r1, #20]
 8008d44:	600f      	str	r7, [r1, #0]
 8008d46:	bf18      	it	ne
 8008d48:	2300      	movne	r3, #0
 8008d4a:	eba6 0807 	sub.w	r8, r6, r7
 8008d4e:	608b      	str	r3, [r1, #8]
 8008d50:	f1b8 0f00 	cmp.w	r8, #0
 8008d54:	dde9      	ble.n	8008d2a <__sflush_r+0xae>
 8008d56:	6a21      	ldr	r1, [r4, #32]
 8008d58:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008d5a:	4643      	mov	r3, r8
 8008d5c:	463a      	mov	r2, r7
 8008d5e:	4628      	mov	r0, r5
 8008d60:	47b0      	blx	r6
 8008d62:	2800      	cmp	r0, #0
 8008d64:	dc08      	bgt.n	8008d78 <__sflush_r+0xfc>
 8008d66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d6e:	81a3      	strh	r3, [r4, #12]
 8008d70:	f04f 30ff 	mov.w	r0, #4294967295
 8008d74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d78:	4407      	add	r7, r0
 8008d7a:	eba8 0800 	sub.w	r8, r8, r0
 8008d7e:	e7e7      	b.n	8008d50 <__sflush_r+0xd4>
 8008d80:	dfbffffe 	.word	0xdfbffffe

08008d84 <_fflush_r>:
 8008d84:	b538      	push	{r3, r4, r5, lr}
 8008d86:	690b      	ldr	r3, [r1, #16]
 8008d88:	4605      	mov	r5, r0
 8008d8a:	460c      	mov	r4, r1
 8008d8c:	b913      	cbnz	r3, 8008d94 <_fflush_r+0x10>
 8008d8e:	2500      	movs	r5, #0
 8008d90:	4628      	mov	r0, r5
 8008d92:	bd38      	pop	{r3, r4, r5, pc}
 8008d94:	b118      	cbz	r0, 8008d9e <_fflush_r+0x1a>
 8008d96:	6a03      	ldr	r3, [r0, #32]
 8008d98:	b90b      	cbnz	r3, 8008d9e <_fflush_r+0x1a>
 8008d9a:	f7fe fb2b 	bl	80073f4 <__sinit>
 8008d9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d0f3      	beq.n	8008d8e <_fflush_r+0xa>
 8008da6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008da8:	07d0      	lsls	r0, r2, #31
 8008daa:	d404      	bmi.n	8008db6 <_fflush_r+0x32>
 8008dac:	0599      	lsls	r1, r3, #22
 8008dae:	d402      	bmi.n	8008db6 <_fflush_r+0x32>
 8008db0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008db2:	f7fe fc72 	bl	800769a <__retarget_lock_acquire_recursive>
 8008db6:	4628      	mov	r0, r5
 8008db8:	4621      	mov	r1, r4
 8008dba:	f7ff ff5f 	bl	8008c7c <__sflush_r>
 8008dbe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008dc0:	07da      	lsls	r2, r3, #31
 8008dc2:	4605      	mov	r5, r0
 8008dc4:	d4e4      	bmi.n	8008d90 <_fflush_r+0xc>
 8008dc6:	89a3      	ldrh	r3, [r4, #12]
 8008dc8:	059b      	lsls	r3, r3, #22
 8008dca:	d4e1      	bmi.n	8008d90 <_fflush_r+0xc>
 8008dcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008dce:	f7fe fc65 	bl	800769c <__retarget_lock_release_recursive>
 8008dd2:	e7dd      	b.n	8008d90 <_fflush_r+0xc>

08008dd4 <fiprintf>:
 8008dd4:	b40e      	push	{r1, r2, r3}
 8008dd6:	b503      	push	{r0, r1, lr}
 8008dd8:	4601      	mov	r1, r0
 8008dda:	ab03      	add	r3, sp, #12
 8008ddc:	4805      	ldr	r0, [pc, #20]	@ (8008df4 <fiprintf+0x20>)
 8008dde:	f853 2b04 	ldr.w	r2, [r3], #4
 8008de2:	6800      	ldr	r0, [r0, #0]
 8008de4:	9301      	str	r3, [sp, #4]
 8008de6:	f000 f889 	bl	8008efc <_vfiprintf_r>
 8008dea:	b002      	add	sp, #8
 8008dec:	f85d eb04 	ldr.w	lr, [sp], #4
 8008df0:	b003      	add	sp, #12
 8008df2:	4770      	bx	lr
 8008df4:	20000164 	.word	0x20000164

08008df8 <_sbrk_r>:
 8008df8:	b538      	push	{r3, r4, r5, lr}
 8008dfa:	4d06      	ldr	r5, [pc, #24]	@ (8008e14 <_sbrk_r+0x1c>)
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	4604      	mov	r4, r0
 8008e00:	4608      	mov	r0, r1
 8008e02:	602b      	str	r3, [r5, #0]
 8008e04:	f7f9 f89e 	bl	8001f44 <_sbrk>
 8008e08:	1c43      	adds	r3, r0, #1
 8008e0a:	d102      	bne.n	8008e12 <_sbrk_r+0x1a>
 8008e0c:	682b      	ldr	r3, [r5, #0]
 8008e0e:	b103      	cbz	r3, 8008e12 <_sbrk_r+0x1a>
 8008e10:	6023      	str	r3, [r4, #0]
 8008e12:	bd38      	pop	{r3, r4, r5, pc}
 8008e14:	20000694 	.word	0x20000694

08008e18 <memcpy>:
 8008e18:	440a      	add	r2, r1
 8008e1a:	4291      	cmp	r1, r2
 8008e1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e20:	d100      	bne.n	8008e24 <memcpy+0xc>
 8008e22:	4770      	bx	lr
 8008e24:	b510      	push	{r4, lr}
 8008e26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e2e:	4291      	cmp	r1, r2
 8008e30:	d1f9      	bne.n	8008e26 <memcpy+0xe>
 8008e32:	bd10      	pop	{r4, pc}

08008e34 <abort>:
 8008e34:	b508      	push	{r3, lr}
 8008e36:	2006      	movs	r0, #6
 8008e38:	f000 fa34 	bl	80092a4 <raise>
 8008e3c:	2001      	movs	r0, #1
 8008e3e:	f7f9 f809 	bl	8001e54 <_exit>

08008e42 <_calloc_r>:
 8008e42:	b570      	push	{r4, r5, r6, lr}
 8008e44:	fba1 5402 	umull	r5, r4, r1, r2
 8008e48:	b93c      	cbnz	r4, 8008e5a <_calloc_r+0x18>
 8008e4a:	4629      	mov	r1, r5
 8008e4c:	f7ff fb08 	bl	8008460 <_malloc_r>
 8008e50:	4606      	mov	r6, r0
 8008e52:	b928      	cbnz	r0, 8008e60 <_calloc_r+0x1e>
 8008e54:	2600      	movs	r6, #0
 8008e56:	4630      	mov	r0, r6
 8008e58:	bd70      	pop	{r4, r5, r6, pc}
 8008e5a:	220c      	movs	r2, #12
 8008e5c:	6002      	str	r2, [r0, #0]
 8008e5e:	e7f9      	b.n	8008e54 <_calloc_r+0x12>
 8008e60:	462a      	mov	r2, r5
 8008e62:	4621      	mov	r1, r4
 8008e64:	f7fe fb3f 	bl	80074e6 <memset>
 8008e68:	e7f5      	b.n	8008e56 <_calloc_r+0x14>

08008e6a <__ascii_mbtowc>:
 8008e6a:	b082      	sub	sp, #8
 8008e6c:	b901      	cbnz	r1, 8008e70 <__ascii_mbtowc+0x6>
 8008e6e:	a901      	add	r1, sp, #4
 8008e70:	b142      	cbz	r2, 8008e84 <__ascii_mbtowc+0x1a>
 8008e72:	b14b      	cbz	r3, 8008e88 <__ascii_mbtowc+0x1e>
 8008e74:	7813      	ldrb	r3, [r2, #0]
 8008e76:	600b      	str	r3, [r1, #0]
 8008e78:	7812      	ldrb	r2, [r2, #0]
 8008e7a:	1e10      	subs	r0, r2, #0
 8008e7c:	bf18      	it	ne
 8008e7e:	2001      	movne	r0, #1
 8008e80:	b002      	add	sp, #8
 8008e82:	4770      	bx	lr
 8008e84:	4610      	mov	r0, r2
 8008e86:	e7fb      	b.n	8008e80 <__ascii_mbtowc+0x16>
 8008e88:	f06f 0001 	mvn.w	r0, #1
 8008e8c:	e7f8      	b.n	8008e80 <__ascii_mbtowc+0x16>

08008e8e <__ascii_wctomb>:
 8008e8e:	4603      	mov	r3, r0
 8008e90:	4608      	mov	r0, r1
 8008e92:	b141      	cbz	r1, 8008ea6 <__ascii_wctomb+0x18>
 8008e94:	2aff      	cmp	r2, #255	@ 0xff
 8008e96:	d904      	bls.n	8008ea2 <__ascii_wctomb+0x14>
 8008e98:	228a      	movs	r2, #138	@ 0x8a
 8008e9a:	601a      	str	r2, [r3, #0]
 8008e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008ea0:	4770      	bx	lr
 8008ea2:	700a      	strb	r2, [r1, #0]
 8008ea4:	2001      	movs	r0, #1
 8008ea6:	4770      	bx	lr

08008ea8 <__sfputc_r>:
 8008ea8:	6893      	ldr	r3, [r2, #8]
 8008eaa:	3b01      	subs	r3, #1
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	b410      	push	{r4}
 8008eb0:	6093      	str	r3, [r2, #8]
 8008eb2:	da08      	bge.n	8008ec6 <__sfputc_r+0x1e>
 8008eb4:	6994      	ldr	r4, [r2, #24]
 8008eb6:	42a3      	cmp	r3, r4
 8008eb8:	db01      	blt.n	8008ebe <__sfputc_r+0x16>
 8008eba:	290a      	cmp	r1, #10
 8008ebc:	d103      	bne.n	8008ec6 <__sfputc_r+0x1e>
 8008ebe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ec2:	f000 b933 	b.w	800912c <__swbuf_r>
 8008ec6:	6813      	ldr	r3, [r2, #0]
 8008ec8:	1c58      	adds	r0, r3, #1
 8008eca:	6010      	str	r0, [r2, #0]
 8008ecc:	7019      	strb	r1, [r3, #0]
 8008ece:	4608      	mov	r0, r1
 8008ed0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ed4:	4770      	bx	lr

08008ed6 <__sfputs_r>:
 8008ed6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ed8:	4606      	mov	r6, r0
 8008eda:	460f      	mov	r7, r1
 8008edc:	4614      	mov	r4, r2
 8008ede:	18d5      	adds	r5, r2, r3
 8008ee0:	42ac      	cmp	r4, r5
 8008ee2:	d101      	bne.n	8008ee8 <__sfputs_r+0x12>
 8008ee4:	2000      	movs	r0, #0
 8008ee6:	e007      	b.n	8008ef8 <__sfputs_r+0x22>
 8008ee8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eec:	463a      	mov	r2, r7
 8008eee:	4630      	mov	r0, r6
 8008ef0:	f7ff ffda 	bl	8008ea8 <__sfputc_r>
 8008ef4:	1c43      	adds	r3, r0, #1
 8008ef6:	d1f3      	bne.n	8008ee0 <__sfputs_r+0xa>
 8008ef8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008efc <_vfiprintf_r>:
 8008efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f00:	460d      	mov	r5, r1
 8008f02:	b09d      	sub	sp, #116	@ 0x74
 8008f04:	4614      	mov	r4, r2
 8008f06:	4698      	mov	r8, r3
 8008f08:	4606      	mov	r6, r0
 8008f0a:	b118      	cbz	r0, 8008f14 <_vfiprintf_r+0x18>
 8008f0c:	6a03      	ldr	r3, [r0, #32]
 8008f0e:	b90b      	cbnz	r3, 8008f14 <_vfiprintf_r+0x18>
 8008f10:	f7fe fa70 	bl	80073f4 <__sinit>
 8008f14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f16:	07d9      	lsls	r1, r3, #31
 8008f18:	d405      	bmi.n	8008f26 <_vfiprintf_r+0x2a>
 8008f1a:	89ab      	ldrh	r3, [r5, #12]
 8008f1c:	059a      	lsls	r2, r3, #22
 8008f1e:	d402      	bmi.n	8008f26 <_vfiprintf_r+0x2a>
 8008f20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f22:	f7fe fbba 	bl	800769a <__retarget_lock_acquire_recursive>
 8008f26:	89ab      	ldrh	r3, [r5, #12]
 8008f28:	071b      	lsls	r3, r3, #28
 8008f2a:	d501      	bpl.n	8008f30 <_vfiprintf_r+0x34>
 8008f2c:	692b      	ldr	r3, [r5, #16]
 8008f2e:	b99b      	cbnz	r3, 8008f58 <_vfiprintf_r+0x5c>
 8008f30:	4629      	mov	r1, r5
 8008f32:	4630      	mov	r0, r6
 8008f34:	f000 f938 	bl	80091a8 <__swsetup_r>
 8008f38:	b170      	cbz	r0, 8008f58 <_vfiprintf_r+0x5c>
 8008f3a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f3c:	07dc      	lsls	r4, r3, #31
 8008f3e:	d504      	bpl.n	8008f4a <_vfiprintf_r+0x4e>
 8008f40:	f04f 30ff 	mov.w	r0, #4294967295
 8008f44:	b01d      	add	sp, #116	@ 0x74
 8008f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f4a:	89ab      	ldrh	r3, [r5, #12]
 8008f4c:	0598      	lsls	r0, r3, #22
 8008f4e:	d4f7      	bmi.n	8008f40 <_vfiprintf_r+0x44>
 8008f50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f52:	f7fe fba3 	bl	800769c <__retarget_lock_release_recursive>
 8008f56:	e7f3      	b.n	8008f40 <_vfiprintf_r+0x44>
 8008f58:	2300      	movs	r3, #0
 8008f5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f5c:	2320      	movs	r3, #32
 8008f5e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f62:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f66:	2330      	movs	r3, #48	@ 0x30
 8008f68:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009118 <_vfiprintf_r+0x21c>
 8008f6c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f70:	f04f 0901 	mov.w	r9, #1
 8008f74:	4623      	mov	r3, r4
 8008f76:	469a      	mov	sl, r3
 8008f78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f7c:	b10a      	cbz	r2, 8008f82 <_vfiprintf_r+0x86>
 8008f7e:	2a25      	cmp	r2, #37	@ 0x25
 8008f80:	d1f9      	bne.n	8008f76 <_vfiprintf_r+0x7a>
 8008f82:	ebba 0b04 	subs.w	fp, sl, r4
 8008f86:	d00b      	beq.n	8008fa0 <_vfiprintf_r+0xa4>
 8008f88:	465b      	mov	r3, fp
 8008f8a:	4622      	mov	r2, r4
 8008f8c:	4629      	mov	r1, r5
 8008f8e:	4630      	mov	r0, r6
 8008f90:	f7ff ffa1 	bl	8008ed6 <__sfputs_r>
 8008f94:	3001      	adds	r0, #1
 8008f96:	f000 80a7 	beq.w	80090e8 <_vfiprintf_r+0x1ec>
 8008f9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f9c:	445a      	add	r2, fp
 8008f9e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008fa0:	f89a 3000 	ldrb.w	r3, [sl]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	f000 809f 	beq.w	80090e8 <_vfiprintf_r+0x1ec>
 8008faa:	2300      	movs	r3, #0
 8008fac:	f04f 32ff 	mov.w	r2, #4294967295
 8008fb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008fb4:	f10a 0a01 	add.w	sl, sl, #1
 8008fb8:	9304      	str	r3, [sp, #16]
 8008fba:	9307      	str	r3, [sp, #28]
 8008fbc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008fc0:	931a      	str	r3, [sp, #104]	@ 0x68
 8008fc2:	4654      	mov	r4, sl
 8008fc4:	2205      	movs	r2, #5
 8008fc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fca:	4853      	ldr	r0, [pc, #332]	@ (8009118 <_vfiprintf_r+0x21c>)
 8008fcc:	f7f7 f910 	bl	80001f0 <memchr>
 8008fd0:	9a04      	ldr	r2, [sp, #16]
 8008fd2:	b9d8      	cbnz	r0, 800900c <_vfiprintf_r+0x110>
 8008fd4:	06d1      	lsls	r1, r2, #27
 8008fd6:	bf44      	itt	mi
 8008fd8:	2320      	movmi	r3, #32
 8008fda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fde:	0713      	lsls	r3, r2, #28
 8008fe0:	bf44      	itt	mi
 8008fe2:	232b      	movmi	r3, #43	@ 0x2b
 8008fe4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fe8:	f89a 3000 	ldrb.w	r3, [sl]
 8008fec:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fee:	d015      	beq.n	800901c <_vfiprintf_r+0x120>
 8008ff0:	9a07      	ldr	r2, [sp, #28]
 8008ff2:	4654      	mov	r4, sl
 8008ff4:	2000      	movs	r0, #0
 8008ff6:	f04f 0c0a 	mov.w	ip, #10
 8008ffa:	4621      	mov	r1, r4
 8008ffc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009000:	3b30      	subs	r3, #48	@ 0x30
 8009002:	2b09      	cmp	r3, #9
 8009004:	d94b      	bls.n	800909e <_vfiprintf_r+0x1a2>
 8009006:	b1b0      	cbz	r0, 8009036 <_vfiprintf_r+0x13a>
 8009008:	9207      	str	r2, [sp, #28]
 800900a:	e014      	b.n	8009036 <_vfiprintf_r+0x13a>
 800900c:	eba0 0308 	sub.w	r3, r0, r8
 8009010:	fa09 f303 	lsl.w	r3, r9, r3
 8009014:	4313      	orrs	r3, r2
 8009016:	9304      	str	r3, [sp, #16]
 8009018:	46a2      	mov	sl, r4
 800901a:	e7d2      	b.n	8008fc2 <_vfiprintf_r+0xc6>
 800901c:	9b03      	ldr	r3, [sp, #12]
 800901e:	1d19      	adds	r1, r3, #4
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	9103      	str	r1, [sp, #12]
 8009024:	2b00      	cmp	r3, #0
 8009026:	bfbb      	ittet	lt
 8009028:	425b      	neglt	r3, r3
 800902a:	f042 0202 	orrlt.w	r2, r2, #2
 800902e:	9307      	strge	r3, [sp, #28]
 8009030:	9307      	strlt	r3, [sp, #28]
 8009032:	bfb8      	it	lt
 8009034:	9204      	strlt	r2, [sp, #16]
 8009036:	7823      	ldrb	r3, [r4, #0]
 8009038:	2b2e      	cmp	r3, #46	@ 0x2e
 800903a:	d10a      	bne.n	8009052 <_vfiprintf_r+0x156>
 800903c:	7863      	ldrb	r3, [r4, #1]
 800903e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009040:	d132      	bne.n	80090a8 <_vfiprintf_r+0x1ac>
 8009042:	9b03      	ldr	r3, [sp, #12]
 8009044:	1d1a      	adds	r2, r3, #4
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	9203      	str	r2, [sp, #12]
 800904a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800904e:	3402      	adds	r4, #2
 8009050:	9305      	str	r3, [sp, #20]
 8009052:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009128 <_vfiprintf_r+0x22c>
 8009056:	7821      	ldrb	r1, [r4, #0]
 8009058:	2203      	movs	r2, #3
 800905a:	4650      	mov	r0, sl
 800905c:	f7f7 f8c8 	bl	80001f0 <memchr>
 8009060:	b138      	cbz	r0, 8009072 <_vfiprintf_r+0x176>
 8009062:	9b04      	ldr	r3, [sp, #16]
 8009064:	eba0 000a 	sub.w	r0, r0, sl
 8009068:	2240      	movs	r2, #64	@ 0x40
 800906a:	4082      	lsls	r2, r0
 800906c:	4313      	orrs	r3, r2
 800906e:	3401      	adds	r4, #1
 8009070:	9304      	str	r3, [sp, #16]
 8009072:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009076:	4829      	ldr	r0, [pc, #164]	@ (800911c <_vfiprintf_r+0x220>)
 8009078:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800907c:	2206      	movs	r2, #6
 800907e:	f7f7 f8b7 	bl	80001f0 <memchr>
 8009082:	2800      	cmp	r0, #0
 8009084:	d03f      	beq.n	8009106 <_vfiprintf_r+0x20a>
 8009086:	4b26      	ldr	r3, [pc, #152]	@ (8009120 <_vfiprintf_r+0x224>)
 8009088:	bb1b      	cbnz	r3, 80090d2 <_vfiprintf_r+0x1d6>
 800908a:	9b03      	ldr	r3, [sp, #12]
 800908c:	3307      	adds	r3, #7
 800908e:	f023 0307 	bic.w	r3, r3, #7
 8009092:	3308      	adds	r3, #8
 8009094:	9303      	str	r3, [sp, #12]
 8009096:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009098:	443b      	add	r3, r7
 800909a:	9309      	str	r3, [sp, #36]	@ 0x24
 800909c:	e76a      	b.n	8008f74 <_vfiprintf_r+0x78>
 800909e:	fb0c 3202 	mla	r2, ip, r2, r3
 80090a2:	460c      	mov	r4, r1
 80090a4:	2001      	movs	r0, #1
 80090a6:	e7a8      	b.n	8008ffa <_vfiprintf_r+0xfe>
 80090a8:	2300      	movs	r3, #0
 80090aa:	3401      	adds	r4, #1
 80090ac:	9305      	str	r3, [sp, #20]
 80090ae:	4619      	mov	r1, r3
 80090b0:	f04f 0c0a 	mov.w	ip, #10
 80090b4:	4620      	mov	r0, r4
 80090b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090ba:	3a30      	subs	r2, #48	@ 0x30
 80090bc:	2a09      	cmp	r2, #9
 80090be:	d903      	bls.n	80090c8 <_vfiprintf_r+0x1cc>
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d0c6      	beq.n	8009052 <_vfiprintf_r+0x156>
 80090c4:	9105      	str	r1, [sp, #20]
 80090c6:	e7c4      	b.n	8009052 <_vfiprintf_r+0x156>
 80090c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80090cc:	4604      	mov	r4, r0
 80090ce:	2301      	movs	r3, #1
 80090d0:	e7f0      	b.n	80090b4 <_vfiprintf_r+0x1b8>
 80090d2:	ab03      	add	r3, sp, #12
 80090d4:	9300      	str	r3, [sp, #0]
 80090d6:	462a      	mov	r2, r5
 80090d8:	4b12      	ldr	r3, [pc, #72]	@ (8009124 <_vfiprintf_r+0x228>)
 80090da:	a904      	add	r1, sp, #16
 80090dc:	4630      	mov	r0, r6
 80090de:	f7fd fd45 	bl	8006b6c <_printf_float>
 80090e2:	4607      	mov	r7, r0
 80090e4:	1c78      	adds	r0, r7, #1
 80090e6:	d1d6      	bne.n	8009096 <_vfiprintf_r+0x19a>
 80090e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80090ea:	07d9      	lsls	r1, r3, #31
 80090ec:	d405      	bmi.n	80090fa <_vfiprintf_r+0x1fe>
 80090ee:	89ab      	ldrh	r3, [r5, #12]
 80090f0:	059a      	lsls	r2, r3, #22
 80090f2:	d402      	bmi.n	80090fa <_vfiprintf_r+0x1fe>
 80090f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80090f6:	f7fe fad1 	bl	800769c <__retarget_lock_release_recursive>
 80090fa:	89ab      	ldrh	r3, [r5, #12]
 80090fc:	065b      	lsls	r3, r3, #25
 80090fe:	f53f af1f 	bmi.w	8008f40 <_vfiprintf_r+0x44>
 8009102:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009104:	e71e      	b.n	8008f44 <_vfiprintf_r+0x48>
 8009106:	ab03      	add	r3, sp, #12
 8009108:	9300      	str	r3, [sp, #0]
 800910a:	462a      	mov	r2, r5
 800910c:	4b05      	ldr	r3, [pc, #20]	@ (8009124 <_vfiprintf_r+0x228>)
 800910e:	a904      	add	r1, sp, #16
 8009110:	4630      	mov	r0, r6
 8009112:	f7fd ffc3 	bl	800709c <_printf_i>
 8009116:	e7e4      	b.n	80090e2 <_vfiprintf_r+0x1e6>
 8009118:	08009892 	.word	0x08009892
 800911c:	0800989c 	.word	0x0800989c
 8009120:	08006b6d 	.word	0x08006b6d
 8009124:	08008ed7 	.word	0x08008ed7
 8009128:	08009898 	.word	0x08009898

0800912c <__swbuf_r>:
 800912c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800912e:	460e      	mov	r6, r1
 8009130:	4614      	mov	r4, r2
 8009132:	4605      	mov	r5, r0
 8009134:	b118      	cbz	r0, 800913e <__swbuf_r+0x12>
 8009136:	6a03      	ldr	r3, [r0, #32]
 8009138:	b90b      	cbnz	r3, 800913e <__swbuf_r+0x12>
 800913a:	f7fe f95b 	bl	80073f4 <__sinit>
 800913e:	69a3      	ldr	r3, [r4, #24]
 8009140:	60a3      	str	r3, [r4, #8]
 8009142:	89a3      	ldrh	r3, [r4, #12]
 8009144:	071a      	lsls	r2, r3, #28
 8009146:	d501      	bpl.n	800914c <__swbuf_r+0x20>
 8009148:	6923      	ldr	r3, [r4, #16]
 800914a:	b943      	cbnz	r3, 800915e <__swbuf_r+0x32>
 800914c:	4621      	mov	r1, r4
 800914e:	4628      	mov	r0, r5
 8009150:	f000 f82a 	bl	80091a8 <__swsetup_r>
 8009154:	b118      	cbz	r0, 800915e <__swbuf_r+0x32>
 8009156:	f04f 37ff 	mov.w	r7, #4294967295
 800915a:	4638      	mov	r0, r7
 800915c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800915e:	6823      	ldr	r3, [r4, #0]
 8009160:	6922      	ldr	r2, [r4, #16]
 8009162:	1a98      	subs	r0, r3, r2
 8009164:	6963      	ldr	r3, [r4, #20]
 8009166:	b2f6      	uxtb	r6, r6
 8009168:	4283      	cmp	r3, r0
 800916a:	4637      	mov	r7, r6
 800916c:	dc05      	bgt.n	800917a <__swbuf_r+0x4e>
 800916e:	4621      	mov	r1, r4
 8009170:	4628      	mov	r0, r5
 8009172:	f7ff fe07 	bl	8008d84 <_fflush_r>
 8009176:	2800      	cmp	r0, #0
 8009178:	d1ed      	bne.n	8009156 <__swbuf_r+0x2a>
 800917a:	68a3      	ldr	r3, [r4, #8]
 800917c:	3b01      	subs	r3, #1
 800917e:	60a3      	str	r3, [r4, #8]
 8009180:	6823      	ldr	r3, [r4, #0]
 8009182:	1c5a      	adds	r2, r3, #1
 8009184:	6022      	str	r2, [r4, #0]
 8009186:	701e      	strb	r6, [r3, #0]
 8009188:	6962      	ldr	r2, [r4, #20]
 800918a:	1c43      	adds	r3, r0, #1
 800918c:	429a      	cmp	r2, r3
 800918e:	d004      	beq.n	800919a <__swbuf_r+0x6e>
 8009190:	89a3      	ldrh	r3, [r4, #12]
 8009192:	07db      	lsls	r3, r3, #31
 8009194:	d5e1      	bpl.n	800915a <__swbuf_r+0x2e>
 8009196:	2e0a      	cmp	r6, #10
 8009198:	d1df      	bne.n	800915a <__swbuf_r+0x2e>
 800919a:	4621      	mov	r1, r4
 800919c:	4628      	mov	r0, r5
 800919e:	f7ff fdf1 	bl	8008d84 <_fflush_r>
 80091a2:	2800      	cmp	r0, #0
 80091a4:	d0d9      	beq.n	800915a <__swbuf_r+0x2e>
 80091a6:	e7d6      	b.n	8009156 <__swbuf_r+0x2a>

080091a8 <__swsetup_r>:
 80091a8:	b538      	push	{r3, r4, r5, lr}
 80091aa:	4b29      	ldr	r3, [pc, #164]	@ (8009250 <__swsetup_r+0xa8>)
 80091ac:	4605      	mov	r5, r0
 80091ae:	6818      	ldr	r0, [r3, #0]
 80091b0:	460c      	mov	r4, r1
 80091b2:	b118      	cbz	r0, 80091bc <__swsetup_r+0x14>
 80091b4:	6a03      	ldr	r3, [r0, #32]
 80091b6:	b90b      	cbnz	r3, 80091bc <__swsetup_r+0x14>
 80091b8:	f7fe f91c 	bl	80073f4 <__sinit>
 80091bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091c0:	0719      	lsls	r1, r3, #28
 80091c2:	d422      	bmi.n	800920a <__swsetup_r+0x62>
 80091c4:	06da      	lsls	r2, r3, #27
 80091c6:	d407      	bmi.n	80091d8 <__swsetup_r+0x30>
 80091c8:	2209      	movs	r2, #9
 80091ca:	602a      	str	r2, [r5, #0]
 80091cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091d0:	81a3      	strh	r3, [r4, #12]
 80091d2:	f04f 30ff 	mov.w	r0, #4294967295
 80091d6:	e033      	b.n	8009240 <__swsetup_r+0x98>
 80091d8:	0758      	lsls	r0, r3, #29
 80091da:	d512      	bpl.n	8009202 <__swsetup_r+0x5a>
 80091dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091de:	b141      	cbz	r1, 80091f2 <__swsetup_r+0x4a>
 80091e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091e4:	4299      	cmp	r1, r3
 80091e6:	d002      	beq.n	80091ee <__swsetup_r+0x46>
 80091e8:	4628      	mov	r0, r5
 80091ea:	f7ff f8c5 	bl	8008378 <_free_r>
 80091ee:	2300      	movs	r3, #0
 80091f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80091f2:	89a3      	ldrh	r3, [r4, #12]
 80091f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80091f8:	81a3      	strh	r3, [r4, #12]
 80091fa:	2300      	movs	r3, #0
 80091fc:	6063      	str	r3, [r4, #4]
 80091fe:	6923      	ldr	r3, [r4, #16]
 8009200:	6023      	str	r3, [r4, #0]
 8009202:	89a3      	ldrh	r3, [r4, #12]
 8009204:	f043 0308 	orr.w	r3, r3, #8
 8009208:	81a3      	strh	r3, [r4, #12]
 800920a:	6923      	ldr	r3, [r4, #16]
 800920c:	b94b      	cbnz	r3, 8009222 <__swsetup_r+0x7a>
 800920e:	89a3      	ldrh	r3, [r4, #12]
 8009210:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009214:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009218:	d003      	beq.n	8009222 <__swsetup_r+0x7a>
 800921a:	4621      	mov	r1, r4
 800921c:	4628      	mov	r0, r5
 800921e:	f000 f883 	bl	8009328 <__smakebuf_r>
 8009222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009226:	f013 0201 	ands.w	r2, r3, #1
 800922a:	d00a      	beq.n	8009242 <__swsetup_r+0x9a>
 800922c:	2200      	movs	r2, #0
 800922e:	60a2      	str	r2, [r4, #8]
 8009230:	6962      	ldr	r2, [r4, #20]
 8009232:	4252      	negs	r2, r2
 8009234:	61a2      	str	r2, [r4, #24]
 8009236:	6922      	ldr	r2, [r4, #16]
 8009238:	b942      	cbnz	r2, 800924c <__swsetup_r+0xa4>
 800923a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800923e:	d1c5      	bne.n	80091cc <__swsetup_r+0x24>
 8009240:	bd38      	pop	{r3, r4, r5, pc}
 8009242:	0799      	lsls	r1, r3, #30
 8009244:	bf58      	it	pl
 8009246:	6962      	ldrpl	r2, [r4, #20]
 8009248:	60a2      	str	r2, [r4, #8]
 800924a:	e7f4      	b.n	8009236 <__swsetup_r+0x8e>
 800924c:	2000      	movs	r0, #0
 800924e:	e7f7      	b.n	8009240 <__swsetup_r+0x98>
 8009250:	20000164 	.word	0x20000164

08009254 <_raise_r>:
 8009254:	291f      	cmp	r1, #31
 8009256:	b538      	push	{r3, r4, r5, lr}
 8009258:	4605      	mov	r5, r0
 800925a:	460c      	mov	r4, r1
 800925c:	d904      	bls.n	8009268 <_raise_r+0x14>
 800925e:	2316      	movs	r3, #22
 8009260:	6003      	str	r3, [r0, #0]
 8009262:	f04f 30ff 	mov.w	r0, #4294967295
 8009266:	bd38      	pop	{r3, r4, r5, pc}
 8009268:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800926a:	b112      	cbz	r2, 8009272 <_raise_r+0x1e>
 800926c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009270:	b94b      	cbnz	r3, 8009286 <_raise_r+0x32>
 8009272:	4628      	mov	r0, r5
 8009274:	f000 f830 	bl	80092d8 <_getpid_r>
 8009278:	4622      	mov	r2, r4
 800927a:	4601      	mov	r1, r0
 800927c:	4628      	mov	r0, r5
 800927e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009282:	f000 b817 	b.w	80092b4 <_kill_r>
 8009286:	2b01      	cmp	r3, #1
 8009288:	d00a      	beq.n	80092a0 <_raise_r+0x4c>
 800928a:	1c59      	adds	r1, r3, #1
 800928c:	d103      	bne.n	8009296 <_raise_r+0x42>
 800928e:	2316      	movs	r3, #22
 8009290:	6003      	str	r3, [r0, #0]
 8009292:	2001      	movs	r0, #1
 8009294:	e7e7      	b.n	8009266 <_raise_r+0x12>
 8009296:	2100      	movs	r1, #0
 8009298:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800929c:	4620      	mov	r0, r4
 800929e:	4798      	blx	r3
 80092a0:	2000      	movs	r0, #0
 80092a2:	e7e0      	b.n	8009266 <_raise_r+0x12>

080092a4 <raise>:
 80092a4:	4b02      	ldr	r3, [pc, #8]	@ (80092b0 <raise+0xc>)
 80092a6:	4601      	mov	r1, r0
 80092a8:	6818      	ldr	r0, [r3, #0]
 80092aa:	f7ff bfd3 	b.w	8009254 <_raise_r>
 80092ae:	bf00      	nop
 80092b0:	20000164 	.word	0x20000164

080092b4 <_kill_r>:
 80092b4:	b538      	push	{r3, r4, r5, lr}
 80092b6:	4d07      	ldr	r5, [pc, #28]	@ (80092d4 <_kill_r+0x20>)
 80092b8:	2300      	movs	r3, #0
 80092ba:	4604      	mov	r4, r0
 80092bc:	4608      	mov	r0, r1
 80092be:	4611      	mov	r1, r2
 80092c0:	602b      	str	r3, [r5, #0]
 80092c2:	f7f8 fdb7 	bl	8001e34 <_kill>
 80092c6:	1c43      	adds	r3, r0, #1
 80092c8:	d102      	bne.n	80092d0 <_kill_r+0x1c>
 80092ca:	682b      	ldr	r3, [r5, #0]
 80092cc:	b103      	cbz	r3, 80092d0 <_kill_r+0x1c>
 80092ce:	6023      	str	r3, [r4, #0]
 80092d0:	bd38      	pop	{r3, r4, r5, pc}
 80092d2:	bf00      	nop
 80092d4:	20000694 	.word	0x20000694

080092d8 <_getpid_r>:
 80092d8:	f7f8 bda4 	b.w	8001e24 <_getpid>

080092dc <__swhatbuf_r>:
 80092dc:	b570      	push	{r4, r5, r6, lr}
 80092de:	460c      	mov	r4, r1
 80092e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092e4:	2900      	cmp	r1, #0
 80092e6:	b096      	sub	sp, #88	@ 0x58
 80092e8:	4615      	mov	r5, r2
 80092ea:	461e      	mov	r6, r3
 80092ec:	da0d      	bge.n	800930a <__swhatbuf_r+0x2e>
 80092ee:	89a3      	ldrh	r3, [r4, #12]
 80092f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80092f4:	f04f 0100 	mov.w	r1, #0
 80092f8:	bf14      	ite	ne
 80092fa:	2340      	movne	r3, #64	@ 0x40
 80092fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009300:	2000      	movs	r0, #0
 8009302:	6031      	str	r1, [r6, #0]
 8009304:	602b      	str	r3, [r5, #0]
 8009306:	b016      	add	sp, #88	@ 0x58
 8009308:	bd70      	pop	{r4, r5, r6, pc}
 800930a:	466a      	mov	r2, sp
 800930c:	f000 f848 	bl	80093a0 <_fstat_r>
 8009310:	2800      	cmp	r0, #0
 8009312:	dbec      	blt.n	80092ee <__swhatbuf_r+0x12>
 8009314:	9901      	ldr	r1, [sp, #4]
 8009316:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800931a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800931e:	4259      	negs	r1, r3
 8009320:	4159      	adcs	r1, r3
 8009322:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009326:	e7eb      	b.n	8009300 <__swhatbuf_r+0x24>

08009328 <__smakebuf_r>:
 8009328:	898b      	ldrh	r3, [r1, #12]
 800932a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800932c:	079d      	lsls	r5, r3, #30
 800932e:	4606      	mov	r6, r0
 8009330:	460c      	mov	r4, r1
 8009332:	d507      	bpl.n	8009344 <__smakebuf_r+0x1c>
 8009334:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009338:	6023      	str	r3, [r4, #0]
 800933a:	6123      	str	r3, [r4, #16]
 800933c:	2301      	movs	r3, #1
 800933e:	6163      	str	r3, [r4, #20]
 8009340:	b003      	add	sp, #12
 8009342:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009344:	ab01      	add	r3, sp, #4
 8009346:	466a      	mov	r2, sp
 8009348:	f7ff ffc8 	bl	80092dc <__swhatbuf_r>
 800934c:	9f00      	ldr	r7, [sp, #0]
 800934e:	4605      	mov	r5, r0
 8009350:	4639      	mov	r1, r7
 8009352:	4630      	mov	r0, r6
 8009354:	f7ff f884 	bl	8008460 <_malloc_r>
 8009358:	b948      	cbnz	r0, 800936e <__smakebuf_r+0x46>
 800935a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800935e:	059a      	lsls	r2, r3, #22
 8009360:	d4ee      	bmi.n	8009340 <__smakebuf_r+0x18>
 8009362:	f023 0303 	bic.w	r3, r3, #3
 8009366:	f043 0302 	orr.w	r3, r3, #2
 800936a:	81a3      	strh	r3, [r4, #12]
 800936c:	e7e2      	b.n	8009334 <__smakebuf_r+0xc>
 800936e:	89a3      	ldrh	r3, [r4, #12]
 8009370:	6020      	str	r0, [r4, #0]
 8009372:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009376:	81a3      	strh	r3, [r4, #12]
 8009378:	9b01      	ldr	r3, [sp, #4]
 800937a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800937e:	b15b      	cbz	r3, 8009398 <__smakebuf_r+0x70>
 8009380:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009384:	4630      	mov	r0, r6
 8009386:	f000 f81d 	bl	80093c4 <_isatty_r>
 800938a:	b128      	cbz	r0, 8009398 <__smakebuf_r+0x70>
 800938c:	89a3      	ldrh	r3, [r4, #12]
 800938e:	f023 0303 	bic.w	r3, r3, #3
 8009392:	f043 0301 	orr.w	r3, r3, #1
 8009396:	81a3      	strh	r3, [r4, #12]
 8009398:	89a3      	ldrh	r3, [r4, #12]
 800939a:	431d      	orrs	r5, r3
 800939c:	81a5      	strh	r5, [r4, #12]
 800939e:	e7cf      	b.n	8009340 <__smakebuf_r+0x18>

080093a0 <_fstat_r>:
 80093a0:	b538      	push	{r3, r4, r5, lr}
 80093a2:	4d07      	ldr	r5, [pc, #28]	@ (80093c0 <_fstat_r+0x20>)
 80093a4:	2300      	movs	r3, #0
 80093a6:	4604      	mov	r4, r0
 80093a8:	4608      	mov	r0, r1
 80093aa:	4611      	mov	r1, r2
 80093ac:	602b      	str	r3, [r5, #0]
 80093ae:	f7f8 fda1 	bl	8001ef4 <_fstat>
 80093b2:	1c43      	adds	r3, r0, #1
 80093b4:	d102      	bne.n	80093bc <_fstat_r+0x1c>
 80093b6:	682b      	ldr	r3, [r5, #0]
 80093b8:	b103      	cbz	r3, 80093bc <_fstat_r+0x1c>
 80093ba:	6023      	str	r3, [r4, #0]
 80093bc:	bd38      	pop	{r3, r4, r5, pc}
 80093be:	bf00      	nop
 80093c0:	20000694 	.word	0x20000694

080093c4 <_isatty_r>:
 80093c4:	b538      	push	{r3, r4, r5, lr}
 80093c6:	4d06      	ldr	r5, [pc, #24]	@ (80093e0 <_isatty_r+0x1c>)
 80093c8:	2300      	movs	r3, #0
 80093ca:	4604      	mov	r4, r0
 80093cc:	4608      	mov	r0, r1
 80093ce:	602b      	str	r3, [r5, #0]
 80093d0:	f7f8 fda0 	bl	8001f14 <_isatty>
 80093d4:	1c43      	adds	r3, r0, #1
 80093d6:	d102      	bne.n	80093de <_isatty_r+0x1a>
 80093d8:	682b      	ldr	r3, [r5, #0]
 80093da:	b103      	cbz	r3, 80093de <_isatty_r+0x1a>
 80093dc:	6023      	str	r3, [r4, #0]
 80093de:	bd38      	pop	{r3, r4, r5, pc}
 80093e0:	20000694 	.word	0x20000694

080093e4 <_init>:
 80093e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093e6:	bf00      	nop
 80093e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093ea:	bc08      	pop	{r3}
 80093ec:	469e      	mov	lr, r3
 80093ee:	4770      	bx	lr

080093f0 <_fini>:
 80093f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093f2:	bf00      	nop
 80093f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093f6:	bc08      	pop	{r3}
 80093f8:	469e      	mov	lr, r3
 80093fa:	4770      	bx	lr
