#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 23 20:06:04 2024
# Process ID: 103796
# Current directory: C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.runs/design_2_VGA_16x32_sprites_0_0_synth_1
# Command line: vivado.exe -log design_2_VGA_16x32_sprites_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_VGA_16x32_sprites_0_0.tcl
# Log file: C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.runs/design_2_VGA_16x32_sprites_0_0_synth_1/design_2_VGA_16x32_sprites_0_0.vds
# Journal file: C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.runs/design_2_VGA_16x32_sprites_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_2_VGA_16x32_sprites_0_0.tcl -notrace
Command: synth_design -top design_2_VGA_16x32_sprites_0_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_2_VGA_16x32_sprites_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 91380 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 573.273 ; gain = 176.199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_2_VGA_16x32_sprites_0_0' [c:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/bd/design_2/ip/design_2_VGA_16x32_sprites_0_0/synth/design_2_VGA_16x32_sprites_0_0.vhd:70]
INFO: [Synth 8-3491] module 'VGA_16x32_sprites' declared at 'C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/new/VGA_16x32_sprites.vhd:5' bound to instance 'U0' of component 'VGA_16x32_sprites' [c:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/bd/design_2/ip/design_2_VGA_16x32_sprites_0_0/synth/design_2_VGA_16x32_sprites_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'VGA_16x32_sprites' [C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/new/VGA_16x32_sprites.vhd:19]
WARNING: [Synth 8-614] signal 'C1' is read in the process but is not in the sensitivity list [C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/new/VGA_16x32_sprites.vhd:29]
WARNING: [Synth 8-614] signal 'R1' is read in the process but is not in the sensitivity list [C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/new/VGA_16x32_sprites.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'VGA_16x32_sprites' (1#1) [C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/new/VGA_16x32_sprites.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'design_2_VGA_16x32_sprites_0_0' (2#1) [c:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/bd/design_2/ip/design_2_VGA_16x32_sprites_0_0/synth/design_2_VGA_16x32_sprites_0_0.vhd:70]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port sw[7]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port sw[6]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port sw[5]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port sw[4]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port sw[3]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port sw[2]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port sw[1]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port sw[0]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[31]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[30]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[29]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[28]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[27]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[26]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[25]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[24]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[23]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[22]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[21]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[20]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[19]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[18]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[17]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[16]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[7]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[6]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[5]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[4]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[3]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[2]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[1]
WARNING: [Synth 8-3331] design VGA_16x32_sprites has unconnected port rom_data[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 637.250 ; gain = 240.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 637.250 ; gain = 240.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 637.250 ; gain = 240.176
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
WARNING: [Synth 8-327] inferring latch for variable 'rom_addr_reg' [C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/new/VGA_16x32_sprites.vhd:34]
WARNING: [Synth 8-327] inferring latch for variable 'red_reg' [C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/new/VGA_16x32_sprites.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'green_reg' [C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/new/VGA_16x32_sprites.vhd:37]
WARNING: [Synth 8-327] inferring latch for variable 'blue_reg' [C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/new/VGA_16x32_sprites.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 637.250 ; gain = 240.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA_16x32_sprites 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port sw[7]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port sw[6]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port sw[5]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port sw[4]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port sw[3]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port sw[2]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port sw[1]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port sw[0]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[31]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[30]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[29]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[28]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[27]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[26]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[25]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[24]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[23]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[22]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[21]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[20]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[19]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[18]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[17]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[16]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[7]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[6]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[5]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[4]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[3]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[2]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[1]
WARNING: [Synth 8-3331] design design_2_VGA_16x32_sprites_0_0 has unconnected port rom_data[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1607.062 ; gain = 1209.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1607.062 ; gain = 1209.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1607.062 ; gain = 1209.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1607.062 ; gain = 1209.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1607.062 ; gain = 1209.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1607.062 ; gain = 1209.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1607.062 ; gain = 1209.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1607.062 ; gain = 1209.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1607.062 ; gain = 1209.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT5 |     1|
|5     |LUT6 |     2|
|6     |LD   |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |    18|
|2     |  U0     |VGA_16x32_sprites |    18|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1607.062 ; gain = 1209.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1607.062 ; gain = 1209.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1607.062 ; gain = 1209.988
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1607.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1607.062 ; gain = 1209.988
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1607.062 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.runs/design_2_VGA_16x32_sprites_0_0_synth_1/design_2_VGA_16x32_sprites_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1848.957 ; gain = 241.895
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.984 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.runs/design_2_VGA_16x32_sprites_0_0_synth_1/design_2_VGA_16x32_sprites_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_VGA_16x32_sprites_0_0_utilization_synth.rpt -pb design_2_VGA_16x32_sprites_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 20:06:55 2024...
