# Reading D:/QUARTUS/modelsim_ase/tcl/vsim/pref.tcl
# do full_adder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/QUARTUS/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project {C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/half_adderV.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:49 on Oct 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project" C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/half_adderV.v 
# -- Compiling module half_adderV
# 
# Top level modules:
# 	half_adderV
# End time: 19:45:49 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project {C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/full_adderV.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:49 on Oct 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project" C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/full_adderV.v 
# -- Compiling module full_adderV
# 
# Top level modules:
# 	full_adderV
# End time: 19:45:50 on Oct 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/full_adderV_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:43 on Oct 24,2023
# vlog -reportprogress 300 -work work C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/full_adderV_tb.v 
# -- Compiling module full_adderV_tb
# 
# Top level modules:
# 	full_adderV_tb
# End time: 19:47:43 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/full_adderV_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:44 on Oct 24,2023
# vlog -reportprogress 300 -work work C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/full_adderV_tb.v 
# -- Compiling module full_adderV_tb
# 
# Top level modules:
# 	full_adderV_tb
# End time: 19:47:44 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/full_adderV_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:47:45 on Oct 24,2023
# vlog -reportprogress 300 -work work C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/full_adderV_tb.v 
# -- Compiling module full_adderV_tb
# 
# Top level modules:
# 	full_adderV_tb
# End time: 19:47:45 on Oct 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.full_adderV_tb
# vsim -gui -l msim_transcript work.full_adderV_tb 
# Start time: 19:48:26 on Oct 24,2023
# Loading work.full_adderV_tb
# Loading work.full_adderV
# Loading work.half_adderV
add wave -position insertpoint sim:/full_adderV_tb/#INITIAL#9/*
run
#                    0  --->  0 0 0 0 0
#                    5  --->  0 0 1 0 1
#                   10  --->  0 1 0 0 1
#                   15  --->  0 1 1 1 0
#                   20  --->  1 0 0 0 1
#                   25  --->  1 0 1 1 0
#                   30  --->  1 1 0 1 0
#                   35  --->  1 1 1 1 1
# ** Note: $stop    : C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/full_adderV_tb.v(54)
#    Time: 45 ns  Iteration: 0  Instance: /full_adderV_tb
# Break in Module full_adderV_tb at C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/full_adderV_tb.v line 54
run -all
add wave -position insertpoint sim:/full_adderV_tb/my_full_adder/HA1/*
restart -f
run -all
#                    0  --->  0 0 0 0 0
#                    5  --->  0 0 1 0 1
#                   10  --->  0 1 0 0 1
#                   15  --->  0 1 1 1 0
#                   20  --->  1 0 0 0 1
#                   25  --->  1 0 1 1 0
#                   30  --->  1 1 0 1 0
#                   35  --->  1 1 1 1 1
# ** Note: $stop    : C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/full_adderV_tb.v(54)
#    Time: 45 ns  Iteration: 0  Instance: /full_adderV_tb
# Break in Module full_adderV_tb at C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/full_adderV_tb.v line 54
add wave -position insertpoint sim:/full_adderV_tb/#INITIAL#13/*
restart -f
run -all
#                    0  --->  0 0 0 0 0
#                    5  --->  0 0 1 0 1
#                   10  --->  0 1 0 0 1
#                   15  --->  0 1 1 1 0
#                   20  --->  1 0 0 0 1
#                   25  --->  1 0 1 1 0
#                   30  --->  1 1 0 1 0
#                   35  --->  1 1 1 1 1
# ** Note: $stop    : C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/full_adderV_tb.v(54)
#    Time: 45 ns  Iteration: 0  Instance: /full_adderV_tb
# Break in Module full_adderV_tb at C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/full_adderV_tb.v line 54
# End time: 20:05:13 on Oct 24,2023, Elapsed time: 0:16:47
# Errors: 0, Warnings: 0
