ARM GAS  /tmp/ccJ7R2RO.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 2
  13              		.file	"interface_uart.cpp"
  14              		.section	.rodata.str1.4,"aMS",%progbits,1
  15              		.align	2
  16              	.LC0:
  17 0000 75617274 		.ascii	"uart_server_thread_def\000"
  17      5F736572 
  17      7665725F 
  17      74687265 
  17      61645F64 
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.copy_data_to_uart_buffer,"ax",%progbits
  22              		.align	1
  23              		.global	copy_data_to_uart_buffer
  24              		.arch armv7e-m
  25              		.syntax unified
  26              		.thumb
  27              		.thumb_func
  28              		.fpu fpv4-sp-d16
  30              	copy_data_to_uart_buffer:
  31              	.LVL0:
  32              	.LFB2995:
  33              		.file 1 "Src/interface_uart.cpp"
   1:Src/interface_uart.cpp **** 
   2:Src/interface_uart.cpp **** #include "interface_uart.h"
   3:Src/interface_uart.cpp **** #include "freertos_vars.h"
   4:Src/interface_uart.cpp **** #include "canopen.hpp"
   5:Src/interface_uart.cpp **** 
   6:Src/interface_uart.cpp **** #include "main.h"
   7:Src/interface_uart.cpp **** 
   8:Src/interface_uart.cpp **** #include "mc_config.h"
   9:Src/interface_uart.cpp **** #include "utils.hpp"
  10:Src/interface_uart.cpp **** 
  11:Src/interface_uart.cpp **** // DMA open loop continous circular buffer
  12:Src/interface_uart.cpp **** // 1ms delay periodic, chase DMA ptr around
  13:Src/interface_uart.cpp **** static uint8_t dma_tx_buffer[UART_RX_BUFFER_SIZE];
  14:Src/interface_uart.cpp **** static uint8_t tx_len = 0;
  15:Src/interface_uart.cpp **** 
  16:Src/interface_uart.cpp **** typedef struct
  17:Src/interface_uart.cpp **** {
  18:Src/interface_uart.cpp **** 	volatile uint8_t len;
  19:Src/interface_uart.cpp ****   unsigned char buf[UART_RX_BUFFER_SIZE];
  20:Src/interface_uart.cpp **** } uart_recv_buf_t;
  21:Src/interface_uart.cpp **** 
ARM GAS  /tmp/ccJ7R2RO.s 			page 2


  22:Src/interface_uart.cpp **** static uart_recv_buf_t uart_recv_buf;
  23:Src/interface_uart.cpp **** 
  24:Src/interface_uart.cpp **** // FIXME: the stdlib doesn't know about CMSIS threads, so this is just a global variable
  25:Src/interface_uart.cpp **** // static thread_local uint32_t deadline_ms = 0;
  26:Src/interface_uart.cpp **** 
  27:Src/interface_uart.cpp **** osThreadId uart_thread;
  28:Src/interface_uart.cpp **** const uint32_t stack_size_uart_thread = 1024;  // Bytes
  29:Src/interface_uart.cpp **** 
  30:Src/interface_uart.cpp **** 
  31:Src/interface_uart.cpp **** 
  32:Src/interface_uart.cpp **** void copy_data_to_uart_buffer(const uint8_t *data, size_t length) {
  34              		.loc 1 32 67 view -0
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 0
  37              		@ frame_needed = 0, uses_anonymous_args = 0
  38              		.loc 1 32 67 is_stmt 0 view .LVU1
  39 0000 08B5     		push	{r3, lr}
  40              	.LCFI0:
  41              		.cfi_def_cfa_offset 8
  42              		.cfi_offset 3, -8
  43              		.cfi_offset 14, -4
  33:Src/interface_uart.cpp ****     if (length > UART_RX_BUFFER_SIZE) {
  44              		.loc 1 33 5 is_stmt 1 view .LVU2
  45 0002 8E46     		mov	lr, r1
  46 0004 4029     		cmp	r1, #64
  47 0006 28BF     		it	cs
  48 0008 4FF0400E 		movcs	lr, #64
  49              	.LVL1:
  34:Src/interface_uart.cpp ****         length = UART_RX_BUFFER_SIZE;  // Prevent buffer overflow
  35:Src/interface_uart.cpp ****     }
  36:Src/interface_uart.cpp ****     // Copy data to the circular buffer
  37:Src/interface_uart.cpp ****     for (size_t i = 0; i < length; i++) {
  50              		.loc 1 37 5 view .LVU3
  51              	.LBB10:
  52              		.loc 1 37 26 view .LVU4
  53 000c 51B1     		cbz	r1, .L2
  54 000e 421E     		subs	r2, r0, #1
  55 0010 0949     		ldr	r1, .L6
  56              	.LVL2:
  57              	.L3:
  38:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
  58              		.loc 1 38 9 discriminator 2 view .LVU5
  59 0012 1346     		mov	r3, r2
  60              		.loc 1 38 38 is_stmt 0 discriminator 2 view .LVU6
  61 0014 12F801CF 		ldrb	ip, [r2, #1]!	@ zero_extendqisi2
  62              	.LVL3:
  63              		.loc 1 38 30 discriminator 2 view .LVU7
  64 0018 01F801CF 		strb	ip, [r1, #1]!
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
  65              		.loc 1 37 5 is_stmt 1 discriminator 2 view .LVU8
  66              	.LVL4:
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
  67              		.loc 1 37 26 discriminator 2 view .LVU9
  68 001c 0233     		adds	r3, r3, #2
  69 001e 1B1A     		subs	r3, r3, r0
  70 0020 9E45     		cmp	lr, r3
  71 0022 F6D8     		bhi	.L3
ARM GAS  /tmp/ccJ7R2RO.s 			page 3


  72              	.LVL5:
  73              	.L2:
  37:Src/interface_uart.cpp ****         uart_recv_buf.buf[i] = data[i];
  74              		.loc 1 37 26 is_stmt 0 discriminator 2 view .LVU10
  75              	.LBE10:
  39:Src/interface_uart.cpp ****     }
  40:Src/interface_uart.cpp ****     uart_recv_buf.len = length;
  76              		.loc 1 40 5 is_stmt 1 view .LVU11
  77              		.loc 1 40 23 is_stmt 0 view .LVU12
  78 0024 5FFA8EFE 		uxtb	lr, lr
  79              	.LVL6:
  80              		.loc 1 40 23 view .LVU13
  81 0028 034B     		ldr	r3, .L6
  82 002a 83F800E0 		strb	lr, [r3]
  41:Src/interface_uart.cpp ****     osSemaphoreRelease(sem_uart_dma);
  83              		.loc 1 41 5 is_stmt 1 view .LVU14
  84              		.loc 1 41 23 is_stmt 0 view .LVU15
  85 002e 034B     		ldr	r3, .L6+4
  86 0030 1868     		ldr	r0, [r3]
  87              	.LVL7:
  88              		.loc 1 41 23 view .LVU16
  89 0032 FFF7FEFF 		bl	osSemaphoreRelease
  90              	.LVL8:
  42:Src/interface_uart.cpp **** }
  91              		.loc 1 42 1 view .LVU17
  92 0036 08BD     		pop	{r3, pc}
  93              	.L7:
  94              		.align	2
  95              	.L6:
  96 0038 00000000 		.word	.LANCHOR0
  97 003c 00000000 		.word	sem_uart_dma
  98              		.cfi_endproc
  99              	.LFE2995:
 101              		.section	.text.start_uart_server,"ax",%progbits
 102              		.align	1
 103              		.global	start_uart_server
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
 107              		.fpu fpv4-sp-d16
 109              	start_uart_server:
 110              	.LFB2997:
  43:Src/interface_uart.cpp **** 
  44:Src/interface_uart.cpp **** 
  45:Src/interface_uart.cpp **** int parse_uart_frame_(uart_recv_buf_t *rx_buf);
  46:Src/interface_uart.cpp **** 
  47:Src/interface_uart.cpp **** static void uart_server_thread(const void * ctx) {
  48:Src/interface_uart.cpp ****     (void) ctx;
  49:Src/interface_uart.cpp **** 
  50:Src/interface_uart.cpp ****     for (;;) {
  51:Src/interface_uart.cpp ****         if (osSemaphoreWait(sem_uart_dma, osWaitForever) == osOK)
  52:Src/interface_uart.cpp ****         {
  53:Src/interface_uart.cpp **** 
  54:Src/interface_uart.cpp ****             parse_uart_frame_(&uart_recv_buf);
  55:Src/interface_uart.cpp ****         }
  56:Src/interface_uart.cpp ****         else
  57:Src/interface_uart.cpp ****         {
ARM GAS  /tmp/ccJ7R2RO.s 			page 4


  58:Src/interface_uart.cpp ****             int i =0;
  59:Src/interface_uart.cpp ****             i++;
  60:Src/interface_uart.cpp ****             // Timeout, do nothing
  61:Src/interface_uart.cpp ****         }
  62:Src/interface_uart.cpp **** 
  63:Src/interface_uart.cpp ****     };
  64:Src/interface_uart.cpp **** }
  65:Src/interface_uart.cpp **** 
  66:Src/interface_uart.cpp **** 
  67:Src/interface_uart.cpp **** 
  68:Src/interface_uart.cpp **** 
  69:Src/interface_uart.cpp **** void start_uart_server() {
 111              		.loc 1 69 26 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 24
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115 0000 10B5     		push	{r4, lr}
 116              	.LCFI1:
 117              		.cfi_def_cfa_offset 8
 118              		.cfi_offset 4, -8
 119              		.cfi_offset 14, -4
 120 0002 86B0     		sub	sp, sp, #24
 121              	.LCFI2:
 122              		.cfi_def_cfa_offset 32
  70:Src/interface_uart.cpp **** 
  71:Src/interface_uart.cpp ****     // Start UART communication thread
  72:Src/interface_uart.cpp ****     osThreadDef(uart_server_thread_def, uart_server_thread, osPriorityNormal, 0, stack_size_uart_th
 123              		.loc 1 72 5 view .LVU19
 124 0004 0DF1040C 		add	ip, sp, #4
 125 0008 074C     		ldr	r4, .L10
 126 000a 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 127 000c ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 128 0010 2368     		ldr	r3, [r4]
 129 0012 CCF80030 		str	r3, [ip]
  73:Src/interface_uart.cpp ****     uart_thread = osThreadCreate(osThread(uart_server_thread_def), NULL);
 130              		.loc 1 73 5 view .LVU20
 131              		.loc 1 73 33 is_stmt 0 view .LVU21
 132 0016 0021     		movs	r1, #0
 133 0018 01A8     		add	r0, sp, #4
 134 001a FFF7FEFF 		bl	osThreadCreate
 135              	.LVL9:
 136              		.loc 1 73 17 view .LVU22
 137 001e 034B     		ldr	r3, .L10+4
 138 0020 1860     		str	r0, [r3]
  74:Src/interface_uart.cpp **** }
 139              		.loc 1 74 1 view .LVU23
 140 0022 06B0     		add	sp, sp, #24
 141              	.LCFI3:
 142              		.cfi_def_cfa_offset 8
 143              		@ sp needed
 144 0024 10BD     		pop	{r4, pc}
 145              	.L11:
 146 0026 00BF     		.align	2
 147              	.L10:
 148 0028 00000000 		.word	.LANCHOR1
 149 002c 00000000 		.word	.LANCHOR2
 150              		.cfi_endproc
ARM GAS  /tmp/ccJ7R2RO.s 			page 5


 151              	.LFE2997:
 153              		.section	.text._Z15UART_PushFrame_hhthPh,"ax",%progbits
 154              		.align	1
 155              		.global	_Z15UART_PushFrame_hhthPh
 156              		.syntax unified
 157              		.thumb
 158              		.thumb_func
 159              		.fpu fpv4-sp-d16
 161              	_Z15UART_PushFrame_hhthPh:
 162              	.LVL10:
 163              	.LFB2999:
  75:Src/interface_uart.cpp **** 
  76:Src/interface_uart.cpp **** 
  77:Src/interface_uart.cpp **** static uint8_t CheckSum(uint8_t* pdata, uint8_t len)
  78:Src/interface_uart.cpp **** {
  79:Src/interface_uart.cpp **** 	uint8_t sum = 0;
  80:Src/interface_uart.cpp **** 	uint8_t i;
  81:Src/interface_uart.cpp **** 	for(i=0; i<len; i++)
  82:Src/interface_uart.cpp **** 		sum += pdata[i];
  83:Src/interface_uart.cpp **** 	return sum;
  84:Src/interface_uart.cpp **** }
  85:Src/interface_uart.cpp **** 
  86:Src/interface_uart.cpp **** 
  87:Src/interface_uart.cpp **** void UART_PushFrame_(uint8_t DataLen,uint8_t Cmd, uint16_t Index, uint8_t Subindex ,uint8_t* pdata)
  88:Src/interface_uart.cpp **** {
 164              		.loc 1 88 1 is_stmt 1 view -0
 165              		.cfi_startproc
 166              		@ args = 4, pretend = 0, frame = 0
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168              		.loc 1 88 1 is_stmt 0 view .LVU25
 169 0000 30B5     		push	{r4, r5, lr}
 170              	.LCFI4:
 171              		.cfi_def_cfa_offset 12
 172              		.cfi_offset 4, -12
 173              		.cfi_offset 5, -8
 174              		.cfi_offset 14, -4
 175 0002 039D     		ldr	r5, [sp, #12]
  89:Src/interface_uart.cpp **** 	uint8_t i;
 176              		.loc 1 89 2 is_stmt 1 view .LVU26
  90:Src/interface_uart.cpp **** 	uint8_t pos = 0;
 177              		.loc 1 90 2 view .LVU27
 178              	.LVL11:
  91:Src/interface_uart.cpp **** 
  92:Src/interface_uart.cpp ****     if (DataLen + 9 > UART_TX_BUFFER_SIZE) {  // 9 = frame overhead
 179              		.loc 1 92 5 view .LVU28
 180 0004 3728     		cmp	r0, #55
 181 0006 4CD8     		bhi	.L12
  93:Src/interface_uart.cpp ****         return;  // Buffer overflow protection
  94:Src/interface_uart.cpp ****     }
  95:Src/interface_uart.cpp **** 
  96:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0xAA;				      // ֡ͷ
 182              		.loc 1 96 2 view .LVU29
 183              	.LVL12:
 184              		.loc 1 96 23 is_stmt 0 view .LVU30
 185 0008 294C     		ldr	r4, .L21
 186 000a 4FF0AA0C 		mov	ip, #170
 187 000e 84F800C0 		strb	ip, [r4]
ARM GAS  /tmp/ccJ7R2RO.s 			page 6


  97:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x55;				      // ֡ͷ	
 188              		.loc 1 97 2 is_stmt 1 view .LVU31
 189              	.LVL13:
 190              		.loc 1 97 23 is_stmt 0 view .LVU32
 191 0012 4FF0550C 		mov	ip, #85
 192 0016 84F801C0 		strb	ip, [r4, #1]
  98:Src/interface_uart.cpp **** 
  99:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = DataLen+5;		      // ���ݳ���
 193              		.loc 1 99 2 is_stmt 1 view .LVU33
 194              	.LVL14:
 195              		.loc 1 99 32 is_stmt 0 view .LVU34
 196 001a 00F1050C 		add	ip, r0, #5
 197              		.loc 1 99 23 view .LVU35
 198 001e 84F802C0 		strb	ip, [r4, #2]
 100:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = 0x01;	// ID
 199              		.loc 1 100 2 is_stmt 1 view .LVU36
 200              	.LVL15:
 201              		.loc 1 100 23 is_stmt 0 view .LVU37
 202 0022 4FF0010C 		mov	ip, #1
 203 0026 84F803C0 		strb	ip, [r4, #3]
 101:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = Cmd;
 204              		.loc 1 101 2 is_stmt 1 view .LVU38
 205              	.LVL16:
 206              		.loc 1 101 23 is_stmt 0 view .LVU39
 207 002a 2171     		strb	r1, [r4, #4]
 102:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = Index&0xff;
 208              		.loc 1 102 2 is_stmt 1 view .LVU40
 209              	.LVL17:
 210              		.loc 1 102 23 is_stmt 0 view .LVU41
 211 002c 6271     		strb	r2, [r4, #5]
 103:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = (Index>>8)&0xff;
 212              		.loc 1 103 2 is_stmt 1 view .LVU42
 213              	.LVL18:
 214              		.loc 1 103 31 is_stmt 0 view .LVU43
 215 002e 120A     		lsrs	r2, r2, #8
 216              	.LVL19:
 217              		.loc 1 103 23 view .LVU44
 218 0030 A271     		strb	r2, [r4, #6]
 104:Src/interface_uart.cpp **** 	dma_tx_buffer[pos++] = (Subindex)&0xff;
 219              		.loc 1 104 2 is_stmt 1 view .LVU45
 220              	.LVL20:
 221              		.loc 1 104 23 is_stmt 0 view .LVU46
 222 0032 E371     		strb	r3, [r4, #7]
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 223              		.loc 1 105 2 is_stmt 1 view .LVU47
 224              	.LVL21:
 225              		.loc 1 105 13 view .LVU48
 226 0034 0028     		cmp	r0, #0
 227 0036 35D0     		beq	.L17
 228 0038 6B1E     		subs	r3, r5, #1
 229              	.LVL22:
 230              		.loc 1 105 13 is_stmt 0 view .LVU49
 231 003a E21D     		adds	r2, r4, #7
 232              		.loc 1 105 13 view .LVU50
 233 003c 00F1FF3C 		add	ip, r0, #-1
 234 0040 55FA8CFC 		uxtab	ip, r5, ip
 235              	.LVL23:
ARM GAS  /tmp/ccJ7R2RO.s 			page 7


 236              	.L15:
 106:Src/interface_uart.cpp **** 	{
 107:Src/interface_uart.cpp **** 		dma_tx_buffer[pos++] = pdata[i];
 237              		.loc 1 107 3 is_stmt 1 discriminator 2 view .LVU51
 238              		.loc 1 107 33 is_stmt 0 discriminator 2 view .LVU52
 239 0044 13F8011F 		ldrb	r1, [r3, #1]!	@ zero_extendqisi2
 240              	.LVL24:
 241              		.loc 1 107 24 discriminator 2 view .LVU53
 242 0048 02F8011F 		strb	r1, [r2, #1]!
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 243              		.loc 1 105 2 is_stmt 1 discriminator 2 view .LVU54
 244              	.LVL25:
 105:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 245              		.loc 1 105 13 discriminator 2 view .LVU55
 246 004c 6345     		cmp	r3, ip
 247 004e F9D1     		bne	.L15
 248              		.loc 1 107 20 is_stmt 0 view .LVU56
 249 0050 00F1080E 		add	lr, r0, #8
 250 0054 5FFA8EFE 		uxtb	lr, lr
 108:Src/interface_uart.cpp **** 	}
 109:Src/interface_uart.cpp **** 	dma_tx_buffer[pos] = CheckSum(&dma_tx_buffer[2], pos-2);  // У���
 251              		.loc 1 109 2 is_stmt 1 view .LVU57
 252              		.loc 1 109 31 is_stmt 0 view .LVU58
 253 0058 0630     		adds	r0, r0, #6
 254              	.LVL26:
 255              		.loc 1 109 31 view .LVU59
 256 005a C1B2     		uxtb	r1, r0
 257              		.loc 1 109 16 view .LVU60
 258 005c 7446     		mov	r4, lr
 259              	.LVL27:
 260              	.LBB21:
 261              	.LBI21:
  77:Src/interface_uart.cpp **** {
 262              		.loc 1 77 16 is_stmt 1 view .LVU61
 263              	.LBB22:
  79:Src/interface_uart.cpp **** 	uint8_t i;
 264              		.loc 1 79 2 view .LVU62
  80:Src/interface_uart.cpp **** 	for(i=0; i<len; i++)
 265              		.loc 1 80 2 view .LVU63
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 266              		.loc 1 81 2 view .LVU64
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 267              		.loc 1 81 12 view .LVU65
 268              	.L14:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 269              		.loc 1 81 12 is_stmt 0 view .LVU66
 270 005e 1548     		ldr	r0, .L21+4
 271              	.LBE22:
 272              	.LBE21:
 273              		.loc 1 109 31 view .LVU67
 274 0060 0022     		movs	r2, #0
 275 0062 1346     		mov	r3, r2
 276              	.L16:
 277              	.LVL28:
 278              	.LBB24:
 279              	.LBB23:
  82:Src/interface_uart.cpp **** 	return sum;
ARM GAS  /tmp/ccJ7R2RO.s 			page 8


 280              		.loc 1 82 3 is_stmt 1 view .LVU68
  82:Src/interface_uart.cpp **** 	return sum;
 281              		.loc 1 82 7 is_stmt 0 view .LVU69
 282 0064 10F801CF 		ldrb	ip, [r0, #1]!	@ zero_extendqisi2
 283 0068 6244     		add	r2, r2, ip
 284              	.LVL29:
  82:Src/interface_uart.cpp **** 	return sum;
 285              		.loc 1 82 7 view .LVU70
 286 006a D2B2     		uxtb	r2, r2
 287              	.LVL30:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 288              		.loc 1 81 2 is_stmt 1 view .LVU71
 289 006c 0133     		adds	r3, r3, #1
 290              	.LVL31:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 291              		.loc 1 81 2 is_stmt 0 view .LVU72
 292 006e DBB2     		uxtb	r3, r3
 293              	.LVL32:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 294              		.loc 1 81 12 is_stmt 1 view .LVU73
 295 0070 8B42     		cmp	r3, r1
 296 0072 F7D3     		bcc	.L16
  83:Src/interface_uart.cpp **** }
 297              		.loc 1 83 2 view .LVU74
 298              	.LVL33:
  83:Src/interface_uart.cpp **** }
 299              		.loc 1 83 2 is_stmt 0 view .LVU75
 300              	.LBE23:
 301              	.LBE24:
 302              		.loc 1 109 21 view .LVU76
 303 0074 0E49     		ldr	r1, .L21
 304 0076 0A55     		strb	r2, [r1, r4]
 110:Src/interface_uart.cpp **** 	pos++;
 305              		.loc 1 110 2 is_stmt 1 view .LVU77
 306              	.LVL34:
 111:Src/interface_uart.cpp **** 
 112:Src/interface_uart.cpp ****     LL_DMA_DisableChannel(VESC_DMA, VESC_DMA_TX_CHANNEL);
 307              		.loc 1 112 5 view .LVU78
 308              	.LBB25:
 309              	.LBI25:
 310              		.file 2 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @file    stm32g4xx_ll_dma.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief   Header file of DMA LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * All rights reserved.
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * in the root directory of this software component.
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ******************************************************************************
ARM GAS  /tmp/ccJ7R2RO.s 			page 9


  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #ifndef __STM32G4xx_LL_DMA_H
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __STM32G4xx_LL_DMA_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #ifdef __cplusplus
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** extern "C" {
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #include "stm32g4xx.h"
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #include "stm32g4xx_ll_dmamux.h"
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1) || defined (DMA2)
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL DMA
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Variables DMA Private Variables
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** static const uint8_t CHANNEL_OFFSET_TAB[] =
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel1_BASE - DMA1_BASE),
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel2_BASE - DMA1_BASE),
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel3_BASE - DMA1_BASE),
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel4_BASE - DMA1_BASE),
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel5_BASE - DMA1_BASE),
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel6_BASE - DMA1_BASE)
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel7)
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ,
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel7_BASE - DMA1_BASE)
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel7 */
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ,
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel8_BASE - DMA1_BASE)
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** };
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Private constants ---------------------------------------------------------*/
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Constants DMA Private Constants
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Define used to get CSELR register offset */
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define DMA_CSELR_OFFSET                  (uint32_t)(DMA1_CSELR_BASE - DMA1_BASE)
ARM GAS  /tmp/ccJ7R2RO.s 			page 10


  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Defines used for the bit position in the register and perform offsets */
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define DMA_POSITION_CSELR_CXS            POSITION_VAL(DMA_CSELR_C1S << ((Channel-1U)*4U))
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Private macros ------------------------------------------------------------*/
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Macros DMA Private Macros
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Exported types ------------------------------------------------------------*/
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_ES_INIT DMA Exported Init structure
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** typedef struct
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcAddress;  /*!< Specifies the peripheral base address for DMA transfer
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         or as Source base address in case of memory to memory trans
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t MemoryOrM2MDstAddress;  /*!< Specifies the memory base address for DMA transfer
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         or as Destination base address in case of memory to memory 
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t Direction;              /*!< Specifies if the data will be transferred from memory to pe
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         from memory to memory or from peripheral to memory.
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_DIRECTION
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t Mode;                   /*!< Specifies the normal or circular operation mode.
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MODE
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         @note: The circular buffer mode cannot be used if the memor
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                                data transfer direction is configured on the selecte
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcIncMode;  /*!< Specifies whether the Peripheral address or Source address 
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         is incremented or not.
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PERIPH
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t MemoryOrM2MDstIncMode;  /*!< Specifies whether the Memory address or Destination address
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         is incremented or not.
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MEMORY
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
ARM GAS  /tmp/ccJ7R2RO.s 			page 11


 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcDataSize; /*!< Specifies the Peripheral data size alignment or Source data
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         in case of memory to memory transfer direction.
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PDATAALIGN
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t MemoryOrM2MDstDataSize; /*!< Specifies the Memory data size alignment or Destination dat
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         in case of memory to memory transfer direction.
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MDATAALIGN
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t NbData;                 /*!< Specifies the number of data to transfer, in data unit.
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         The data unit is equal to the source buffer configuration s
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         or MemorySize parameters depending in the transfer directio
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t PeriphRequest;          /*!< Specifies the peripheral request.
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMAMUX_LL_EC_REQUEST
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t Priority;               /*!< Specifies the channel priority level.
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PRIORITY
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** } LL_DMA_InitTypeDef;
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Exported constants --------------------------------------------------------*/
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Constants DMA Exported Constants
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_CLEAR_FLAG Clear Flags Defines
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief    Flags defines which can be used with LL_DMA_WriteReg function
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF1                 DMA_IFCR_CGIF1        /*!< Channel 1 global flag         
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF1                DMA_IFCR_CTCIF1       /*!< Channel 1 transfer complete fl
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF1                DMA_IFCR_CHTIF1       /*!< Channel 1 half transfer flag  
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF1                DMA_IFCR_CTEIF1       /*!< Channel 1 transfer error flag 
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF2                 DMA_IFCR_CGIF2        /*!< Channel 2 global flag         
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF2                DMA_IFCR_CTCIF2       /*!< Channel 2 transfer complete fl
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF2                DMA_IFCR_CHTIF2       /*!< Channel 2 half transfer flag  
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF2                DMA_IFCR_CTEIF2       /*!< Channel 2 transfer error flag 
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF3                 DMA_IFCR_CGIF3        /*!< Channel 3 global flag         
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF3                DMA_IFCR_CTCIF3       /*!< Channel 3 transfer complete fl
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF3                DMA_IFCR_CHTIF3       /*!< Channel 3 half transfer flag  
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF3                DMA_IFCR_CTEIF3       /*!< Channel 3 transfer error flag 
ARM GAS  /tmp/ccJ7R2RO.s 			page 12


 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF4                 DMA_IFCR_CGIF4        /*!< Channel 4 global flag         
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF4                DMA_IFCR_CTCIF4       /*!< Channel 4 transfer complete fl
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF4                DMA_IFCR_CHTIF4       /*!< Channel 4 half transfer flag  
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF4                DMA_IFCR_CTEIF4       /*!< Channel 4 transfer error flag 
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF5                 DMA_IFCR_CGIF5        /*!< Channel 5 global flag         
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF5                DMA_IFCR_CTCIF5       /*!< Channel 5 transfer complete fl
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF5                DMA_IFCR_CHTIF5       /*!< Channel 5 half transfer flag  
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF5                DMA_IFCR_CTEIF5       /*!< Channel 5 transfer error flag 
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF6                 DMA_IFCR_CGIF6        /*!< Channel 6 global flag         
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF6                DMA_IFCR_CTCIF6       /*!< Channel 6 transfer complete fl
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF6                DMA_IFCR_CHTIF6       /*!< Channel 6 half transfer flag  
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF6                DMA_IFCR_CTEIF6       /*!< Channel 6 transfer error flag 
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel7)
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF7                 DMA_IFCR_CGIF7        /*!< Channel 7 global flag         
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF7                DMA_IFCR_CTCIF7       /*!< Channel 7 transfer complete fl
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF7                DMA_IFCR_CHTIF7       /*!< Channel 7 half transfer flag  
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF7                DMA_IFCR_CTEIF7       /*!< Channel 7 transfer error flag 
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel7 */
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF8                 DMA_IFCR_CGIF8        /*!< Channel 8 global flag         
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF8                DMA_IFCR_CTCIF8       /*!< Channel 8 transfer complete fl
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF8                DMA_IFCR_CHTIF8       /*!< Channel 8 half transfer flag  
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF8                DMA_IFCR_CTEIF8       /*!< Channel 8 transfer error flag 
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_GET_FLAG Get Flags Defines
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief    Flags defines which can be used with LL_DMA_ReadReg function
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF1                   DMA_ISR_GIF1          /*!< Channel 1 global flag         
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF1                  DMA_ISR_TCIF1         /*!< Channel 1 transfer complete fl
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF1                  DMA_ISR_HTIF1         /*!< Channel 1 half transfer flag  
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF1                  DMA_ISR_TEIF1         /*!< Channel 1 transfer error flag 
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF2                   DMA_ISR_GIF2          /*!< Channel 2 global flag         
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF2                  DMA_ISR_TCIF2         /*!< Channel 2 transfer complete fl
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF2                  DMA_ISR_HTIF2         /*!< Channel 2 half transfer flag  
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF2                  DMA_ISR_TEIF2         /*!< Channel 2 transfer error flag 
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF3                   DMA_ISR_GIF3          /*!< Channel 3 global flag         
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF3                  DMA_ISR_TCIF3         /*!< Channel 3 transfer complete fl
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF3                  DMA_ISR_HTIF3         /*!< Channel 3 half transfer flag  
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF3                  DMA_ISR_TEIF3         /*!< Channel 3 transfer error flag 
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF4                   DMA_ISR_GIF4          /*!< Channel 4 global flag         
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF4                  DMA_ISR_TCIF4         /*!< Channel 4 transfer complete fl
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF4                  DMA_ISR_HTIF4         /*!< Channel 4 half transfer flag  
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF4                  DMA_ISR_TEIF4         /*!< Channel 4 transfer error flag 
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF5                   DMA_ISR_GIF5          /*!< Channel 5 global flag         
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF5                  DMA_ISR_TCIF5         /*!< Channel 5 transfer complete fl
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF5                  DMA_ISR_HTIF5         /*!< Channel 5 half transfer flag  
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF5                  DMA_ISR_TEIF5         /*!< Channel 5 transfer error flag 
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF6                   DMA_ISR_GIF6          /*!< Channel 6 global flag         
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF6                  DMA_ISR_TCIF6         /*!< Channel 6 transfer complete fl
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF6                  DMA_ISR_HTIF6         /*!< Channel 6 half transfer flag  
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF6                  DMA_ISR_TEIF6         /*!< Channel 6 transfer error flag 
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel7)
ARM GAS  /tmp/ccJ7R2RO.s 			page 13


 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF7                   DMA_ISR_GIF7          /*!< Channel 7 global flag         
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF7                  DMA_ISR_TCIF7         /*!< Channel 7 transfer complete fl
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF7                  DMA_ISR_HTIF7         /*!< Channel 7 half transfer flag  
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF7                  DMA_ISR_TEIF7         /*!< Channel 7 transfer error flag 
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel7 */
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_GIF8                   DMA_ISR_GIF8          /*!< Channel 8 global flag         
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF8                  DMA_ISR_TCIF8         /*!< Channel 8 transfer complete fl
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF8                  DMA_ISR_HTIF8         /*!< Channel 8 half transfer flag  
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF8                  DMA_ISR_TEIF8         /*!< Channel 8 transfer error flag 
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_IT IT Defines
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief    IT defines which can be used with LL_DMA_ReadReg and  LL_DMA_WriteReg functions
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CCR_TCIE                   DMA_CCR_TCIE          /*!< Transfer complete interrupt */
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CCR_HTIE                   DMA_CCR_HTIE          /*!< Half Transfer interrupt     */
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CCR_TEIE                   DMA_CCR_TEIE          /*!< Transfer error interrupt    */
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_CHANNEL CHANNEL
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_1                  0x00000000U /*!< DMA Channel 1 */
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_2                  0x00000001U /*!< DMA Channel 2 */
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_3                  0x00000002U /*!< DMA Channel 3 */
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_4                  0x00000003U /*!< DMA Channel 4 */
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_5                  0x00000004U /*!< DMA Channel 5 */
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_6                  0x00000005U /*!< DMA Channel 6 */
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel7)
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_7                  0x00000006U /*!< DMA Channel 7 */
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel7 */
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_8                  0x00000007U /*!< DMA Channel 8 */
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_CHANNEL_ALL                0xFFFF0000U /*!< DMA Channel all (used only for function 
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_DIRECTION Transfer Direction
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U             /*!< Peripheral to memory directi
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR             /*!< Memory to peripheral directi
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM         /*!< Memory to memory direction  
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
ARM GAS  /tmp/ccJ7R2RO.s 			page 14


 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MODE Transfer mode
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MODE_NORMAL                0x00000000U             /*!< Normal Mode                 
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MODE_CIRCULAR              DMA_CCR_CIRC            /*!< Circular Mode               
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PERIPH Peripheral increment mode
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PERIPH_INCREMENT           DMA_CCR_PINC            /*!< Peripheral increment mode En
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PERIPH_NOINCREMENT         0x00000000U             /*!< Peripheral increment mode Di
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MEMORY Memory increment mode
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MEMORY_INCREMENT           DMA_CCR_MINC            /*!< Memory increment mode Enable
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MEMORY_NOINCREMENT         0x00000000U             /*!< Memory increment mode Disabl
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PDATAALIGN Peripheral data alignment
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_BYTE            0x00000000U             /*!< Peripheral data alignment : 
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_HALFWORD        DMA_CCR_PSIZE_0         /*!< Peripheral data alignment : 
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_WORD            DMA_CCR_PSIZE_1         /*!< Peripheral data alignment : 
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MDATAALIGN Memory data alignment
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_BYTE            0x00000000U             /*!< Memory data alignment : Byte
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_HALFWORD        DMA_CCR_MSIZE_0         /*!< Memory data alignment : Half
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_WORD            DMA_CCR_MSIZE_1         /*!< Memory data alignment : Word
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PRIORITY Transfer Priority level
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PRIORITY_LOW               0x00000000U             /*!< Priority level : Low       *
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PRIORITY_MEDIUM            DMA_CCR_PL_0            /*!< Priority level : Medium    *
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PRIORITY_HIGH              DMA_CCR_PL_1            /*!< Priority level : High      *
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_PRIORITY_VERYHIGH          DMA_CCR_PL              /*!< Priority level : Very_High *
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
ARM GAS  /tmp/ccJ7R2RO.s 			page 15


 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Exported macro ------------------------------------------------------------*/
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Macros DMA Exported Macros
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EM_WRITE_READ Common Write and read registers macros
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Write a value in DMA register
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __INSTANCE__ DMA Instance
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __REG__ Register to be written
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __VALUE__ Value to be written in the register
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Read a value in DMA register
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __INSTANCE__ DMA Instance
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __REG__ Register to be read
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Register value
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EM_CONVERT_DMAxCHANNELy Convert DMAxChannely
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Convert DMAx_Channely into DMAx
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __CHANNEL_INSTANCE__ DMAx_Channely
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval DMAx
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (((uint32_t)(__CHANNEL_INSTANCE__) > ((uint32_t)DMA1_Channel8)) ?  DMA2 : DMA1)
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #else
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (((uint32_t)(__CHANNEL_INSTANCE__) > ((uint32_t)DMA1_Channel6)) ?  DMA2 : DMA1)
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Convert DMAx_Channely into LL_DMA_CHANNEL_y
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __CHANNEL_INSTANCE__ DMAx_Channely
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval LL_DMA_CHANNEL_y
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
ARM GAS  /tmp/ccJ7R2RO.s 			page 16


 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel6)) ? LL_DMA_CHANNEL_6 : \
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel7)) ? LL_DMA_CHANNEL_7 : \
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel7)) ? LL_DMA_CHANNEL_7 : \
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    LL_DMA_CHANNEL_8)
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #else
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    LL_DMA_CHANNEL_6)
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Convert DMA Instance DMAx and LL_DMA_CHANNEL_y into DMAx_Channely
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __DMA_INSTANCE__ DMAx
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  __CHANNEL__ LL_DMA_CHANNEL_y
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval DMAx_Channely
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #if defined (DMA1_Channel8)
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    DMA2_Channel8)
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #else
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
ARM GAS  /tmp/ccJ7R2RO.s 			page 17


 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****    DMA2_Channel6)
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** #endif /* DMA1_Channel8 */
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @}
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /* Exported functions --------------------------------------------------------*/
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Functions DMA Exported Functions
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /** @defgroup DMA_LL_EF_Configuration Configuration
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @{
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Enable DMA channel.
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_EnableChannel
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, 
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Disable DMA channel.
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_DisableChannel
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
ARM GAS  /tmp/ccJ7R2RO.s 			page 18


 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 311              		.loc 2 539 22 view .LVU79
 312              	.LBB26:
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 313              		.loc 2 541 3 view .LVU80
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR
 314              		.loc 2 542 3 view .LVU81
 315 0078 0F4A     		ldr	r2, .L21+8
 316 007a D369     		ldr	r3, [r2, #28]
 317 007c 23F00103 		bic	r3, r3, #1
 318 0080 D361     		str	r3, [r2, #28]
 319              	.LVL35:
 320              		.loc 2 542 3 is_stmt 0 view .LVU82
 321              	.LBE26:
 322              	.LBE25:
 113:Src/interface_uart.cpp ****     LL_DMA_SetMemoryAddress(VESC_DMA, VESC_DMA_TX_CHANNEL, (uint32_t)dma_tx_buffer);
 323              		.loc 1 113 5 is_stmt 1 view .LVU83
 324              	.LBB27:
 325              	.LBI27:
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Check if DMA channel is enabled or disabled.
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_IsEnabledChannel
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                     DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Configure all parameters link to DMA transfer.
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_ConfigTransfer\n
ARM GAS  /tmp/ccJ7R2RO.s 			page 19


 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_ConfigTransfer\n
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          CIRC          LL_DMA_ConfigTransfer\n
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          PINC          LL_DMA_ConfigTransfer\n
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          MINC          LL_DMA_ConfigTransfer\n
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          PSIZE         LL_DMA_ConfigTransfer\n
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          MSIZE         LL_DMA_ConfigTransfer\n
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          PL            LL_DMA_ConfigTransfer
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Configuration This parameter must be a combination of all the following values:
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY or @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH o
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL or @ref LL_DMA_MODE_CIRCULAR
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT or @ref LL_DMA_PERIPH_NOINCREMENT
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT or @ref LL_DMA_MEMORY_NOINCREMENT
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE or @ref LL_DMA_PDATAALIGN_HALFWORD or @ref LL_DMA_PDAT
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDAT
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HI
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configurat
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_P
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              Configuration);
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Data transfer direction (read from peripheral or from memory).
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_SetDataTransferDirection\n
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_SetDataTransferDirection
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Direction This parameter can be one of the following values:
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
ARM GAS  /tmp/ccJ7R2RO.s 			page 20


 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t 
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Data transfer direction (read from peripheral or from memory).
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_GetDataTransferDirection\n
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_GetDataTransferDirection
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel)
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_DIR | DMA_CCR_MEM2MEM));
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set DMA mode circular or normal.
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note The circular buffer mode cannot be used if the memory-to-memory
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * data transfer is configured on the selected Channel.
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          CIRC          LL_DMA_SetMode
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Mode This parameter can be one of the following values:
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_CIRCULAR
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
ARM GAS  /tmp/ccJ7R2RO.s 			page 21


 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              Mode);
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get DMA mode circular or normal.
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          CIRC          LL_DMA_GetMode
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_CIRCULAR
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel)
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_CIRC));
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Peripheral increment mode.
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          PINC          LL_DMA_SetPeriphIncMode
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  PeriphOrM2MSrcIncMode This parameter can be one of the following values:
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOr
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
ARM GAS  /tmp/ccJ7R2RO.s 			page 22


 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Peripheral increment mode.
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          PINC          LL_DMA_GetPeriphIncMode
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_PINC));
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Memory increment mode.
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          MINC          LL_DMA_SetMemoryIncMode
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  MemoryOrM2MDstIncMode This parameter can be one of the following values:
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOr
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Memory increment mode.
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          MINC          LL_DMA_GetMemoryIncMode
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
ARM GAS  /tmp/ccJ7R2RO.s 			page 23


 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_MINC));
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Peripheral size.
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          PSIZE         LL_DMA_SetPeriphSize
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  PeriphOrM2MSrcDataSize This parameter can be one of the following values:
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_WORD
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2M
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Peripheral size.
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          PSIZE         LL_DMA_GetPeriphSize
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
ARM GAS  /tmp/ccJ7R2RO.s 			page 24


 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_WORD
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel)
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_PSIZE));
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Memory size.
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          MSIZE         LL_DMA_SetMemorySize
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  MemoryOrM2MDstDataSize This parameter can be one of the following values:
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_WORD
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2M
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Memory size.
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          MSIZE         LL_DMA_GetMemorySize
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE
ARM GAS  /tmp/ccJ7R2RO.s 			page 25


 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_WORD
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel)
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_MSIZE));
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Channel priority level.
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          PL            LL_DMA_SetChannelPriorityLevel
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Priority This parameter can be one of the following values:
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_MEDIUM
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_HIGH
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t P
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CC
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              Priority);
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Channel priority level.
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CCR          PL            LL_DMA_GetChannelPriorityLevel
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_MEDIUM
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_HIGH
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
ARM GAS  /tmp/ccJ7R2RO.s 			page 26


 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel)
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CCR_PL));
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set Number of data to transfer.
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note   This action has no effect if
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         channel is enabled.
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CNDTR        NDT           LL_DMA_SetDataLength
 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CN
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Get Number of data to transfer.
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note   Once the channel is enabled, the return value indicate the
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         remaining bytes to be transmitted.
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CNDTR        NDT           LL_DMA_GetDataLength
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                    DMA_CNDTR_NDT));
ARM GAS  /tmp/ccJ7R2RO.s 			page 27


1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Configure the Source and Destination addresses.
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note   Each IP using DMA provides an API to get directly the register address (LL_PPP_DMA_GetR
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_ConfigAddresses\n
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         CMAR         MA            LL_DMA_ConfigAddresses
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
1044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
1045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
1046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  SrcAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DstAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Direction This parameter can be one of the following values:
1049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
1050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
1051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
1052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
1053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
1054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddres
1055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****                                             uint32_t DstAddress, uint32_t Direction)
1056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
1057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
1059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   /* Direction Memory to Periph */
1060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
1061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   {
1062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->C
1063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->C
1064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   }
1065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   /* Direction Periph to Memory and Memory to Memory */
1066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   else
1067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   {
1068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->C
1069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->C
1070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   }
1071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
1072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** 
1073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** /**
1074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @brief  Set the Memory address.
1075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_SetMemoryAddress
1078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
ARM GAS  /tmp/ccJ7R2RO.s 			page 28


1084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7 (*)
1087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_8 (*)
1088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   *         (*) Not on all G4 devices
1089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   * @retval None
1091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   */
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAd
 326              		.loc 2 1092 22 view .LVU84
 327              	.LBB28:
1093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 328              		.loc 2 1094 3 view .LVU85
1095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMA
 329              		.loc 2 1095 3 view .LVU86
 330 0082 9162     		str	r1, [r2, #40]
 331              	.LVL36:
 332              		.loc 2 1095 3 is_stmt 0 view .LVU87
 333              	.LBE28:
 334              	.LBE27:
 114:Src/interface_uart.cpp ****     LL_DMA_SetDataLength(VESC_DMA, VESC_DMA_TX_CHANNEL, pos);
 335              		.loc 1 114 5 is_stmt 1 view .LVU88
 336              	.LBB29:
 337              	.LBI29:
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 338              		.loc 2 997 22 view .LVU89
 339              	.LBB30:
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CN
 340              		.loc 2 999 3 view .LVU90
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
 341              		.loc 2 1000 3 view .LVU91
 342 0084 116A     		ldr	r1, [r2, #32]
 343              	.LBE30:
 344              	.LBE29:
 110:Src/interface_uart.cpp **** 
 345              		.loc 1 110 5 is_stmt 0 view .LVU92
 346 0086 0EF10103 		add	r3, lr, #1
 347              		.loc 1 114 25 view .LVU93
 348 008a DBB2     		uxtb	r3, r3
 349              	.LBB32:
 350              	.LBB31:
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
 351              		.loc 2 1000 3 view .LVU94
 352 008c 4FEA114E 		lsr	lr, r1, #16
 353              	.LVL37:
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
 354              		.loc 2 1000 3 view .LVU95
 355 0090 4FEA0E4E 		lsl	lr, lr, #16
 356 0094 43EA0E03 		orr	r3, r3, lr
 357 0098 1362     		str	r3, [r2, #32]
 358              	.LVL38:
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
 359              		.loc 2 1000 3 view .LVU96
 360              	.LBE31:
 361              	.LBE32:
 115:Src/interface_uart.cpp ****     LL_DMA_EnableChannel(VESC_DMA, VESC_DMA_TX_CHANNEL);
ARM GAS  /tmp/ccJ7R2RO.s 			page 29


 362              		.loc 1 115 5 is_stmt 1 view .LVU97
 363              	.LBB33:
 364              	.LBI33:
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** {
 365              		.loc 2 517 22 view .LVU98
 366              	.LBB34:
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h ****   SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, 
 367              		.loc 2 519 3 view .LVU99
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 368              		.loc 2 520 3 view .LVU100
 369 009a D369     		ldr	r3, [r2, #28]
 370 009c 43F00103 		orr	r3, r3, #1
 371 00a0 D361     		str	r3, [r2, #28]
 372              	.LVL39:
 373              	.L12:
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h **** }
 374              		.loc 2 520 3 is_stmt 0 view .LVU101
 375              	.LBE34:
 376              	.LBE33:
 116:Src/interface_uart.cpp **** 
 117:Src/interface_uart.cpp **** 	
 118:Src/interface_uart.cpp **** 
 119:Src/interface_uart.cpp **** }
 377              		.loc 1 119 1 view .LVU102
 378 00a2 30BD     		pop	{r4, r5, pc}
 379              	.LVL40:
 380              	.L17:
 104:Src/interface_uart.cpp **** 	for (i=0; i<DataLen; i++)
 381              		.loc 1 104 19 view .LVU103
 382 00a4 4FF0080E 		mov	lr, #8
 109:Src/interface_uart.cpp **** 	pos++;
 383              		.loc 1 109 16 view .LVU104
 384 00a8 7446     		mov	r4, lr
 109:Src/interface_uart.cpp **** 	pos++;
 385              		.loc 1 109 31 view .LVU105
 386 00aa 0621     		movs	r1, #6
 387              	.LVL41:
 109:Src/interface_uart.cpp **** 	pos++;
 388              		.loc 1 109 31 view .LVU106
 389 00ac D7E7     		b	.L14
 390              	.L22:
 391 00ae 00BF     		.align	2
 392              	.L21:
 393 00b0 00000000 		.word	.LANCHOR3
 394 00b4 01000000 		.word	.LANCHOR3+1
 395 00b8 00000240 		.word	1073872896
 396              		.cfi_endproc
 397              	.LFE2999:
 399              		.section	.text._Z16UART_ParseFrame_Ph,"ax",%progbits
 400              		.align	1
 401              		.global	_Z16UART_ParseFrame_Ph
 402              		.syntax unified
 403              		.thumb
 404              		.thumb_func
 405              		.fpu fpv4-sp-d16
 407              	_Z16UART_ParseFrame_Ph:
 408              	.LVL42:
ARM GAS  /tmp/ccJ7R2RO.s 			page 30


 409              	.LFB3000:
 120:Src/interface_uart.cpp **** 
 121:Src/interface_uart.cpp **** 
 122:Src/interface_uart.cpp **** void UART_ParseFrame_(uint8_t* pdata) {
 410              		.loc 1 122 39 is_stmt 1 view -0
 411              		.cfi_startproc
 412              		@ args = 0, pretend = 0, frame = 32
 413              		@ frame_needed = 0, uses_anonymous_args = 0
 414              		.loc 1 122 39 is_stmt 0 view .LVU108
 415 0000 70B5     		push	{r4, r5, r6, lr}
 416              	.LCFI5:
 417              		.cfi_def_cfa_offset 16
 418              		.cfi_offset 4, -16
 419              		.cfi_offset 5, -12
 420              		.cfi_offset 6, -8
 421              		.cfi_offset 14, -4
 422 0002 8AB0     		sub	sp, sp, #40
 423              	.LCFI6:
 424              		.cfi_def_cfa_offset 56
 123:Src/interface_uart.cpp **** 
 124:Src/interface_uart.cpp **** 	
 125:Src/interface_uart.cpp ****     uint8_t cmd = pdata[2];
 425              		.loc 1 125 5 is_stmt 1 view .LVU109
 426              		.loc 1 125 13 is_stmt 0 view .LVU110
 427 0004 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 428              	.LVL43:
 126:Src/interface_uart.cpp ****     uint16_t index = pdata[3+1]<<8 | pdata[3];
 429              		.loc 1 126 5 is_stmt 1 view .LVU111
 430              		.loc 1 126 31 is_stmt 0 view .LVU112
 431 0006 0179     		ldrb	r1, [r0, #4]	@ zero_extendqisi2
 432              		.loc 1 126 45 view .LVU113
 433 0008 C278     		ldrb	r2, [r0, #3]	@ zero_extendqisi2
 434              		.loc 1 126 14 view .LVU114
 435 000a 42EA0125 		orr	r5, r2, r1, lsl #8
 436              	.LVL44:
 127:Src/interface_uart.cpp **** 		uint16_t sub_index = pdata[3 + 2];
 437              		.loc 1 127 3 is_stmt 1 view .LVU115
 438              		.loc 1 127 35 is_stmt 0 view .LVU116
 439 000e 4679     		ldrb	r6, [r0, #5]	@ zero_extendqisi2
 440              	.LVL45:
 128:Src/interface_uart.cpp **** 		uint16_t length =0;
 441              		.loc 1 128 3 is_stmt 1 view .LVU117
 442              		.loc 1 128 12 is_stmt 0 view .LVU118
 443 0010 0024     		movs	r4, #0
 444 0012 ADF82640 		strh	r4, [sp, #38]	@ movhi
 129:Src/interface_uart.cpp **** 		int16_t value = 0;
 445              		.loc 1 129 3 is_stmt 1 view .LVU119
 446              		.loc 1 129 11 is_stmt 0 view .LVU120
 447 0016 ADF82440 		strh	r4, [sp, #36]	@ movhi
 130:Src/interface_uart.cpp **** 
 131:Src/interface_uart.cpp ****     switch(cmd) {
 448              		.loc 1 131 5 is_stmt 1 view .LVU121
 449              	.LBB35:
 450 001a 062B     		cmp	r3, #6
 451 001c 0CD9     		bls	.L46
 452 001e B1B2     		uxth	r1, r6
 453 0020 83F08004 		eor	r4, r3, #128
ARM GAS  /tmp/ccJ7R2RO.s 			page 31


 454 0024 042C     		cmp	r4, #4
 455 0026 09D8     		bhi	.L23
 456 0028 803B     		subs	r3, r3, #128
 457              	.LVL46:
 458              		.loc 1 131 5 is_stmt 0 view .LVU122
 459 002a 042B     		cmp	r3, #4
 460 002c 06D8     		bhi	.L23
 461 002e DFE803F0 		tbb	[pc, r3]
 462              	.L28:
 463 0032 8E       		.byte	(.L31-.L28)/2
 464 0033 05       		.byte	(.L23-.L28)/2
 465 0034 0E       		.byte	(.L30-.L28)/2
 466 0035 1F       		.byte	(.L29-.L28)/2
 467 0036 43       		.byte	(.L42-.L28)/2
 468              	.LVL47:
 469 0037 00       		.p2align 1
 470              	.L46:
 471              		.loc 1 131 5 view .LVU123
 472 0038 022B     		cmp	r3, #2
 473 003a 01D8     		bhi	.L47
 474              	.LVL48:
 475              	.L23:
 476              		.loc 1 131 5 view .LVU124
 477              	.LBE35:
 132:Src/interface_uart.cpp ****         case FRAME_CMD_SDO_READ:
 133:Src/interface_uart.cpp **** 			// Read parameter by index and sub-index
 134:Src/interface_uart.cpp ****             // Read parameter and send response
 135:Src/interface_uart.cpp **** 						length =0;
 136:Src/interface_uart.cpp ****             value = OD_Read(index, sub_index,&length);
 137:Src/interface_uart.cpp ****             UART_PushFrame_(length, FRAME_CMD_SDO_READ, index,sub_index, (uint8_t*)&value);
 138:Src/interface_uart.cpp ****             break;
 139:Src/interface_uart.cpp **** 
 140:Src/interface_uart.cpp ****         case FRAME_CMD_SDO_WRITE:
 141:Src/interface_uart.cpp **** 						length = pdata[0] - 5;
 142:Src/interface_uart.cpp **** 							// Write parameter
 143:Src/interface_uart.cpp **** 						if(length == 2)
 144:Src/interface_uart.cpp **** 									value = (pdata[6+1] << 8) | pdata[6];
 145:Src/interface_uart.cpp **** 						else if(length == 4)
 146:Src/interface_uart.cpp **** 									value = (pdata[6 + 3] << 24) | (pdata[6 + 2] << 16) | (pdata[6 + 1] << 8) | pdata[6];
 147:Src/interface_uart.cpp ****                                     
 148:Src/interface_uart.cpp **** 						OD_Write(index, sub_index,value);
 149:Src/interface_uart.cpp **** 						// Send ACK
 150:Src/interface_uart.cpp **** 						UART_PushFrame_(0, FRAME_CMD_SDO_WRITE, index,sub_index, NULL);
 151:Src/interface_uart.cpp ****             break;
 152:Src/interface_uart.cpp **** 
 153:Src/interface_uart.cpp **** 		case FRAME_CMD_PDO_READ:
 154:Src/interface_uart.cpp **** 			{
 155:Src/interface_uart.cpp **** 				uint8_t tx_buf[24];  // Buffer for up to 6 PDO values
 156:Src/interface_uart.cpp **** 				int pos = 0;
 157:Src/interface_uart.cpp **** 			
 158:Src/interface_uart.cpp **** 				// Read all PDO channels
 159:Src/interface_uart.cpp **** 				for(int i = 0; i < 6; i++) {
 160:Src/interface_uart.cpp **** 					// Read each PDO channel
 161:Src/interface_uart.cpp **** 					value = PDO_Read(i, &length);
 162:Src/interface_uart.cpp **** 					
 163:Src/interface_uart.cpp **** 					if(length > 0) {
 164:Src/interface_uart.cpp **** 						// Pack data in little-endian format
ARM GAS  /tmp/ccJ7R2RO.s 			page 32


 165:Src/interface_uart.cpp **** 						for(int j = 0; j < length; j++) {
 166:Src/interface_uart.cpp **** 							tx_buf[pos++] = (value >> (8*j)) & 0xFF;
 167:Src/interface_uart.cpp **** 						}
 168:Src/interface_uart.cpp **** 					}
 169:Src/interface_uart.cpp **** 				}
 170:Src/interface_uart.cpp **** 			
 171:Src/interface_uart.cpp **** 				// Send response frame with all PDO data
 172:Src/interface_uart.cpp **** 				UART_PushFrame_(pos, FRAME_CMD_PDO_READ, 0, 0, tx_buf);
 173:Src/interface_uart.cpp **** 			}
 174:Src/interface_uart.cpp **** 			break;
 175:Src/interface_uart.cpp **** 
 176:Src/interface_uart.cpp **** 		case FRAME_CMD_RESET:
 177:Src/interface_uart.cpp **** 			// Check magic number to confirm reset
 178:Src/interface_uart.cpp **** 			 value = (pdata[6 + 1] << 8) | pdata[6];
 179:Src/interface_uart.cpp **** 			// if(value == FACTORY_RESET_MAGIC) {
 180:Src/interface_uart.cpp **** 			// 	// Reset parameters to factory defaults
 181:Src/interface_uart.cpp **** 			// 	if(Flash_ResetToFactory() == 1) {
 182:Src/interface_uart.cpp **** 			// 		UART_PushFrame_(0, FRAME_CMD_RESET, 0,0, NULL); // Success
 183:Src/interface_uart.cpp **** 			// 	}
 184:Src/interface_uart.cpp **** 			// }
 185:Src/interface_uart.cpp **** 			break;
 186:Src/interface_uart.cpp **** 		
 187:Src/interface_uart.cpp **** 		// ...existing code...
 188:Src/interface_uart.cpp ****         case FRAME_CMD_SAVE:
 189:Src/interface_uart.cpp ****             // Save all parameters to flash
 190:Src/interface_uart.cpp ****             //Flash_SaveMotorParams(&motor_params);
 191:Src/interface_uart.cpp ****             // Send ACK
 192:Src/interface_uart.cpp ****             UART_PushFrame_(0, FRAME_CMD_SAVE, 0,0, NULL);
 193:Src/interface_uart.cpp ****             break;
 194:Src/interface_uart.cpp **** 
 195:Src/interface_uart.cpp **** 		case FRAME_CMD_START:
 196:Src/interface_uart.cpp ****             // Start motor
 197:Src/interface_uart.cpp **** 
 198:Src/interface_uart.cpp ****             UART_PushFrame_(0, FRAME_CMD_START, 0,0, NULL);
 199:Src/interface_uart.cpp ****             break;
 200:Src/interface_uart.cpp **** 
 201:Src/interface_uart.cpp ****         case FRAME_CMD_STOP:
 202:Src/interface_uart.cpp ****             // Stop motor
 203:Src/interface_uart.cpp **** 
 204:Src/interface_uart.cpp ****             UART_PushFrame_(0, FRAME_CMD_STOP, 0,0, NULL);
 205:Src/interface_uart.cpp ****             break;
 206:Src/interface_uart.cpp **** 
 207:Src/interface_uart.cpp ****         case FRAME_CMD_SET_POS:
 208:Src/interface_uart.cpp ****             // Set position
 209:Src/interface_uart.cpp **** 
 210:Src/interface_uart.cpp ****             UART_PushFrame_(0, FRAME_CMD_SET_POS, 0,0, NULL);
 211:Src/interface_uart.cpp ****             break;
 212:Src/interface_uart.cpp **** 
 213:Src/interface_uart.cpp **** 		case FRAME_CMD_SCOPE:
 214:Src/interface_uart.cpp **** 			
 215:Src/interface_uart.cpp **** 		//55 AA 05 01 80 00 00 00 86 
 216:Src/interface_uart.cpp **** 		//AA 55 15 01 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 96 
 217:Src/interface_uart.cpp **** 		// 发送一帧状态数据
 218:Src/interface_uart.cpp **** 		{
 219:Src/interface_uart.cpp **** 			uint8_t tx_buf[24];  // 6个int16_t数据
 220:Src/interface_uart.cpp **** 			int pos = 0;
 221:Src/interface_uart.cpp **** 	
ARM GAS  /tmp/ccJ7R2RO.s 			page 33


 222:Src/interface_uart.cpp **** 			// 获取当前状态
 223:Src/interface_uart.cpp **** 			int16_t current_pos = 0;
 224:Src/interface_uart.cpp **** 			int16_t current_vel =  FOCVars[M1].Iqd.q;
 225:Src/interface_uart.cpp **** 			int16_t current_cur = FOCVars[0].Iab.a;;
 226:Src/interface_uart.cpp **** 			int16_t target_pos = 0;
 227:Src/interface_uart.cpp **** 			int16_t target_vel =  FOCVars[M1].Iqd.d;
 228:Src/interface_uart.cpp **** 			int16_t target_cur =  FOCVars[0].Iab.b;
 229:Src/interface_uart.cpp **** 			int16_t temp = 0;
 230:Src/interface_uart.cpp **** 			uint16_t erro = 0x01;
 231:Src/interface_uart.cpp **** 			
 232:Src/interface_uart.cpp **** 			// 打包数据 (小端序)
 233:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_pos) & 0xFF;
 234:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_pos>>8) & 0xFF;
 235:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos) & 0xFF;
 236:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos>>8) & 0xFF;
 237:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel) & 0xFF;
 238:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel>>8) & 0xFF;
 239:Src/interface_uart.cpp **** 			tx_buf[pos++] = current_vel & 0xFF;
 240:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_vel>>8) & 0xFF;
 241:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur) & 0xFF;
 242:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur>>8) & 0xFF;
 243:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur) & 0xFF;
 244:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur>>8) & 0xFF;
 245:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp) & 0xFF;
 246:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp>>8) & 0xFF;
 247:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro) & 0xFF;
 248:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro>>8) & 0xFF;
 249:Src/interface_uart.cpp **** 			
 250:Src/interface_uart.cpp **** 			// 发送数据帧
 251:Src/interface_uart.cpp **** 			UART_PushFrame_(pos, FRAME_CMD_SCOPE, 0,0, tx_buf);
 252:Src/interface_uart.cpp **** 		}
 253:Src/interface_uart.cpp **** 		break;
 254:Src/interface_uart.cpp **** 
 255:Src/interface_uart.cpp **** 		default:
 256:Src/interface_uart.cpp **** 			break;
 257:Src/interface_uart.cpp **** 	
 258:Src/interface_uart.cpp ****     }
 259:Src/interface_uart.cpp **** }
 478              		.loc 1 259 1 view .LVU125
 479 003c 0AB0     		add	sp, sp, #40
 480              	.LCFI7:
 481              		.cfi_remember_state
 482              		.cfi_def_cfa_offset 16
 483              		@ sp needed
 484 003e 70BD     		pop	{r4, r5, r6, pc}
 485              	.LVL49:
 486              	.L47:
 487              	.LCFI8:
 488              		.cfi_restore_state
 489              		.loc 1 259 1 view .LVU126
 490 0040 033B     		subs	r3, r3, #3
 491              	.LVL50:
 492              		.loc 1 259 1 view .LVU127
 493 0042 032B     		cmp	r3, #3
 494 0044 FAD8     		bhi	.L23
 495 0046 DFE803F0 		tbb	[pc, r3]
 496              	.L33:
ARM GAS  /tmp/ccJ7R2RO.s 			page 34


 497 004a 62       		.byte	(.L36-.L33)/2
 498 004b 6A       		.byte	(.L35-.L33)/2
 499 004c 72       		.byte	(.L34-.L33)/2
 500 004d 7A       		.byte	(.L32-.L33)/2
 501              	.LVL51:
 502              		.p2align 1
 503              	.L30:
 504              	.LBB45:
 505              	.LBB36:
 132:Src/interface_uart.cpp ****         case FRAME_CMD_SDO_READ:
 506              		.loc 1 132 9 is_stmt 1 view .LVU128
 135:Src/interface_uart.cpp ****             value = OD_Read(index, sub_index,&length);
 507              		.loc 1 135 7 view .LVU129
 136:Src/interface_uart.cpp ****             UART_PushFrame_(length, FRAME_CMD_SDO_READ, index,sub_index, (uint8_t*)&value);
 508              		.loc 1 136 13 view .LVU130
 136:Src/interface_uart.cpp ****             UART_PushFrame_(length, FRAME_CMD_SDO_READ, index,sub_index, (uint8_t*)&value);
 509              		.loc 1 136 28 is_stmt 0 view .LVU131
 510 004e 0DF12602 		add	r2, sp, #38
 511 0052 2846     		mov	r0, r5
 512              	.LVL52:
 136:Src/interface_uart.cpp ****             UART_PushFrame_(length, FRAME_CMD_SDO_READ, index,sub_index, (uint8_t*)&value);
 513              		.loc 1 136 28 view .LVU132
 514 0054 FFF7FEFF 		bl	_Z7OD_ReadttPt
 515              	.LVL53:
 136:Src/interface_uart.cpp ****             UART_PushFrame_(length, FRAME_CMD_SDO_READ, index,sub_index, (uint8_t*)&value);
 516              		.loc 1 136 19 view .LVU133
 517 0058 ADF82400 		strh	r0, [sp, #36]	@ movhi
 137:Src/interface_uart.cpp ****             break;
 518              		.loc 1 137 13 is_stmt 1 view .LVU134
 137:Src/interface_uart.cpp ****             break;
 519              		.loc 1 137 28 is_stmt 0 view .LVU135
 520 005c 09AB     		add	r3, sp, #36
 521 005e 0093     		str	r3, [sp]
 522 0060 3346     		mov	r3, r6
 523 0062 2A46     		mov	r2, r5
 524 0064 8221     		movs	r1, #130
 525 0066 9DF82600 		ldrb	r0, [sp, #38]	@ zero_extendqisi2
 526 006a FFF7FEFF 		bl	_Z15UART_PushFrame_hhthPh
 527              	.LVL54:
 138:Src/interface_uart.cpp **** 
 528              		.loc 1 138 13 is_stmt 1 view .LVU136
 529 006e E5E7     		b	.L23
 530              	.LVL55:
 531              	.L29:
 140:Src/interface_uart.cpp **** 						length = pdata[0] - 5;
 532              		.loc 1 140 9 view .LVU137
 141:Src/interface_uart.cpp **** 							// Write parameter
 533              		.loc 1 141 7 view .LVU138
 141:Src/interface_uart.cpp **** 							// Write parameter
 534              		.loc 1 141 23 is_stmt 0 view .LVU139
 535 0070 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 141:Src/interface_uart.cpp **** 							// Write parameter
 536              		.loc 1 141 25 view .LVU140
 537 0072 053B     		subs	r3, r3, #5
 538 0074 9BB2     		uxth	r3, r3
 141:Src/interface_uart.cpp **** 							// Write parameter
 539              		.loc 1 141 14 view .LVU141
ARM GAS  /tmp/ccJ7R2RO.s 			page 35


 540 0076 ADF82630 		strh	r3, [sp, #38]	@ movhi
 143:Src/interface_uart.cpp **** 									value = (pdata[6+1] << 8) | pdata[6];
 541              		.loc 1 143 7 is_stmt 1 view .LVU142
 542 007a 022B     		cmp	r3, #2
 543 007c 0ED0     		beq	.L48
 145:Src/interface_uart.cpp **** 									value = (pdata[6 + 3] << 24) | (pdata[6 + 2] << 16) | (pdata[6 + 1] << 8) | pdata[6];
 544              		.loc 1 145 12 view .LVU143
 545 007e 042B     		cmp	r3, #4
 546 0080 13D0     		beq	.L49
 547              	.L39:
 148:Src/interface_uart.cpp **** 						// Send ACK
 548              		.loc 1 148 7 view .LVU144
 148:Src/interface_uart.cpp **** 						// Send ACK
 549              		.loc 1 148 15 is_stmt 0 view .LVU145
 550 0082 BDF92420 		ldrsh	r2, [sp, #36]
 551 0086 2846     		mov	r0, r5
 552              	.LVL56:
 148:Src/interface_uart.cpp **** 						// Send ACK
 553              		.loc 1 148 15 view .LVU146
 554 0088 FFF7FEFF 		bl	_Z8OD_Writettl
 555              	.LVL57:
 150:Src/interface_uart.cpp ****             break;
 556              		.loc 1 150 7 is_stmt 1 view .LVU147
 150:Src/interface_uart.cpp ****             break;
 557              		.loc 1 150 22 is_stmt 0 view .LVU148
 558 008c 0020     		movs	r0, #0
 559 008e 0090     		str	r0, [sp]
 560 0090 3346     		mov	r3, r6
 561 0092 2A46     		mov	r2, r5
 562 0094 8321     		movs	r1, #131
 563 0096 FFF7FEFF 		bl	_Z15UART_PushFrame_hhthPh
 564              	.LVL58:
 151:Src/interface_uart.cpp **** 
 565              		.loc 1 151 13 is_stmt 1 view .LVU149
 566 009a CFE7     		b	.L23
 567              	.LVL59:
 568              	.L48:
 144:Src/interface_uart.cpp **** 						else if(length == 4)
 569              		.loc 1 144 10 view .LVU150
 144:Src/interface_uart.cpp **** 						else if(length == 4)
 570              		.loc 1 144 28 is_stmt 0 view .LVU151
 571 009c C279     		ldrb	r2, [r0, #7]	@ zero_extendqisi2
 144:Src/interface_uart.cpp **** 						else if(length == 4)
 572              		.loc 1 144 45 view .LVU152
 573 009e 8379     		ldrb	r3, [r0, #6]	@ zero_extendqisi2
 144:Src/interface_uart.cpp **** 						else if(length == 4)
 574              		.loc 1 144 36 view .LVU153
 575 00a0 43EA0223 		orr	r3, r3, r2, lsl #8
 144:Src/interface_uart.cpp **** 						else if(length == 4)
 576              		.loc 1 144 16 view .LVU154
 577 00a4 ADF82430 		strh	r3, [sp, #36]	@ movhi
 578 00a8 EBE7     		b	.L39
 579              	.L49:
 146:Src/interface_uart.cpp ****                                     
 580              		.loc 1 146 10 is_stmt 1 view .LVU155
 146:Src/interface_uart.cpp ****                                     
 581              		.loc 1 146 76 is_stmt 0 view .LVU156
ARM GAS  /tmp/ccJ7R2RO.s 			page 36


 582 00aa C279     		ldrb	r2, [r0, #7]	@ zero_extendqisi2
 146:Src/interface_uart.cpp ****                                     
 583              		.loc 1 146 93 view .LVU157
 584 00ac 8379     		ldrb	r3, [r0, #6]	@ zero_extendqisi2
 146:Src/interface_uart.cpp ****                                     
 585              		.loc 1 146 84 view .LVU158
 586 00ae 43EA0223 		orr	r3, r3, r2, lsl #8
 146:Src/interface_uart.cpp ****                                     
 587              		.loc 1 146 16 view .LVU159
 588 00b2 ADF82430 		strh	r3, [sp, #36]	@ movhi
 589 00b6 E4E7     		b	.L39
 590              	.L42:
 146:Src/interface_uart.cpp ****                                     
 591              		.loc 1 146 16 view .LVU160
 592              	.LBE36:
 131:Src/interface_uart.cpp ****         case FRAME_CMD_SDO_READ:
 593              		.loc 1 131 5 view .LVU161
 594 00b8 0025     		movs	r5, #0
 595              	.LVL60:
 131:Src/interface_uart.cpp ****         case FRAME_CMD_SDO_READ:
 596              		.loc 1 131 5 view .LVU162
 597 00ba 2C46     		mov	r4, r5
 598              	.LVL61:
 131:Src/interface_uart.cpp ****         case FRAME_CMD_SDO_READ:
 599              		.loc 1 131 5 view .LVU163
 600 00bc 02E0     		b	.L27
 601              	.LVL62:
 602              	.L40:
 603              	.LBB44:
 604              	.LBB37:
 605              	.LBB38:
 159:Src/interface_uart.cpp **** 					// Read each PDO channel
 606              		.loc 1 159 5 is_stmt 1 discriminator 2 view .LVU164
 607 00be 0135     		adds	r5, r5, #1
 608              	.LVL63:
 159:Src/interface_uart.cpp **** 					// Read each PDO channel
 609              		.loc 1 159 22 discriminator 2 view .LVU165
 610 00c0 062D     		cmp	r5, #6
 611 00c2 1BD0     		beq	.L50
 612              	.LVL64:
 613              	.L27:
 614              	.LBB39:
 161:Src/interface_uart.cpp **** 					
 615              		.loc 1 161 6 view .LVU166
 161:Src/interface_uart.cpp **** 					
 616              		.loc 1 161 22 is_stmt 0 view .LVU167
 617 00c4 0DF12601 		add	r1, sp, #38
 618 00c8 E8B2     		uxtb	r0, r5
 619 00ca FFF7FEFF 		bl	_Z8PDO_ReadhPt
 620              	.LVL65:
 161:Src/interface_uart.cpp **** 					
 621              		.loc 1 161 12 view .LVU168
 622 00ce 00B2     		sxth	r0, r0
 623 00d0 ADF82400 		strh	r0, [sp, #36]	@ movhi
 163:Src/interface_uart.cpp **** 						// Pack data in little-endian format
 624              		.loc 1 163 6 is_stmt 1 view .LVU169
 625              	.LBB40:
ARM GAS  /tmp/ccJ7R2RO.s 			page 37


 163:Src/interface_uart.cpp **** 						// Pack data in little-endian format
 626              		.loc 1 163 16 is_stmt 0 view .LVU170
 627 00d4 BDF82660 		ldrh	r6, [sp, #38]
 163:Src/interface_uart.cpp **** 						// Pack data in little-endian format
 628              		.loc 1 163 6 view .LVU171
 629 00d8 002E     		cmp	r6, #0
 630 00da F0D0     		beq	.L40
 631              	.LVL66:
 632              	.LBB41:
 165:Src/interface_uart.cpp **** 							tx_buf[pos++] = (value >> (8*j)) & 0xFF;
 633              		.loc 1 165 24 is_stmt 1 view .LVU172
 634 00dc A446     		mov	ip, r4
 635 00de 621E     		subs	r2, r4, #1
 636 00e0 03AB     		add	r3, sp, #12
 637 00e2 1A44     		add	r2, r2, r3
 638 00e4 F400     		lsls	r4, r6, #3
 639              	.LBE41:
 163:Src/interface_uart.cpp **** 						// Pack data in little-endian format
 640              		.loc 1 163 6 is_stmt 0 view .LVU173
 641 00e6 0023     		movs	r3, #0
 642              	.LVL67:
 643              	.L41:
 644              	.LBB42:
 166:Src/interface_uart.cpp **** 						}
 645              		.loc 1 166 8 is_stmt 1 discriminator 2 view .LVU174
 166:Src/interface_uart.cpp **** 						}
 646              		.loc 1 166 31 is_stmt 0 discriminator 2 view .LVU175
 647 00e8 40FA03F1 		asr	r1, r0, r3
 166:Src/interface_uart.cpp **** 						}
 648              		.loc 1 166 22 discriminator 2 view .LVU176
 649 00ec 02F8011F 		strb	r1, [r2, #1]!
 650              	.LVL68:
 165:Src/interface_uart.cpp **** 							tx_buf[pos++] = (value >> (8*j)) & 0xFF;
 651              		.loc 1 165 7 is_stmt 1 discriminator 2 view .LVU177
 165:Src/interface_uart.cpp **** 							tx_buf[pos++] = (value >> (8*j)) & 0xFF;
 652              		.loc 1 165 24 discriminator 2 view .LVU178
 653 00f0 0833     		adds	r3, r3, #8
 654 00f2 A342     		cmp	r3, r4
 655 00f4 F8D1     		bne	.L41
 656              	.LVL69:
 166:Src/interface_uart.cpp **** 						}
 657              		.loc 1 166 18 is_stmt 0 view .LVU179
 658 00f6 0CEB0604 		add	r4, ip, r6
 659              	.LVL70:
 166:Src/interface_uart.cpp **** 						}
 660              		.loc 1 166 18 view .LVU180
 661 00fa E0E7     		b	.L40
 662              	.LVL71:
 663              	.L50:
 166:Src/interface_uart.cpp **** 						}
 664              		.loc 1 166 18 view .LVU181
 665              	.LBE42:
 666              	.LBE40:
 667              	.LBE39:
 668              	.LBE38:
 172:Src/interface_uart.cpp **** 			}
 669              		.loc 1 172 5 is_stmt 1 view .LVU182
ARM GAS  /tmp/ccJ7R2RO.s 			page 38


 172:Src/interface_uart.cpp **** 			}
 670              		.loc 1 172 20 is_stmt 0 view .LVU183
 671 00fc 03AB     		add	r3, sp, #12
 672 00fe 0093     		str	r3, [sp]
 673 0100 0023     		movs	r3, #0
 674 0102 1A46     		mov	r2, r3
 675 0104 8421     		movs	r1, #132
 676 0106 E0B2     		uxtb	r0, r4
 677 0108 FFF7FEFF 		bl	_Z15UART_PushFrame_hhthPh
 678              	.LVL72:
 679              	.LBE37:
 174:Src/interface_uart.cpp **** 
 680              		.loc 1 174 4 is_stmt 1 view .LVU184
 681 010c 96E7     		b	.L23
 682              	.LVL73:
 683              	.L36:
 188:Src/interface_uart.cpp ****             // Save all parameters to flash
 684              		.loc 1 188 9 view .LVU185
 192:Src/interface_uart.cpp ****             break;
 685              		.loc 1 192 13 view .LVU186
 192:Src/interface_uart.cpp ****             break;
 686              		.loc 1 192 28 is_stmt 0 view .LVU187
 687 010e 0020     		movs	r0, #0
 688              	.LVL74:
 192:Src/interface_uart.cpp ****             break;
 689              		.loc 1 192 28 view .LVU188
 690 0110 0090     		str	r0, [sp]
 691 0112 0346     		mov	r3, r0
 692              	.LVL75:
 192:Src/interface_uart.cpp ****             break;
 693              		.loc 1 192 28 view .LVU189
 694 0114 0246     		mov	r2, r0
 695 0116 0321     		movs	r1, #3
 696 0118 FFF7FEFF 		bl	_Z15UART_PushFrame_hhthPh
 697              	.LVL76:
 193:Src/interface_uart.cpp **** 
 698              		.loc 1 193 13 is_stmt 1 view .LVU190
 699 011c 8EE7     		b	.L23
 700              	.LVL77:
 701              	.L35:
 195:Src/interface_uart.cpp ****             // Start motor
 702              		.loc 1 195 3 view .LVU191
 198:Src/interface_uart.cpp ****             break;
 703              		.loc 1 198 13 view .LVU192
 198:Src/interface_uart.cpp ****             break;
 704              		.loc 1 198 28 is_stmt 0 view .LVU193
 705 011e 0020     		movs	r0, #0
 706              	.LVL78:
 198:Src/interface_uart.cpp ****             break;
 707              		.loc 1 198 28 view .LVU194
 708 0120 0090     		str	r0, [sp]
 709 0122 0346     		mov	r3, r0
 710              	.LVL79:
 198:Src/interface_uart.cpp ****             break;
 711              		.loc 1 198 28 view .LVU195
 712 0124 0246     		mov	r2, r0
 713 0126 0421     		movs	r1, #4
ARM GAS  /tmp/ccJ7R2RO.s 			page 39


 714 0128 FFF7FEFF 		bl	_Z15UART_PushFrame_hhthPh
 715              	.LVL80:
 199:Src/interface_uart.cpp **** 
 716              		.loc 1 199 13 is_stmt 1 view .LVU196
 717 012c 86E7     		b	.L23
 718              	.LVL81:
 719              	.L34:
 201:Src/interface_uart.cpp ****             // Stop motor
 720              		.loc 1 201 9 view .LVU197
 204:Src/interface_uart.cpp ****             break;
 721              		.loc 1 204 13 view .LVU198
 204:Src/interface_uart.cpp ****             break;
 722              		.loc 1 204 28 is_stmt 0 view .LVU199
 723 012e 0020     		movs	r0, #0
 724              	.LVL82:
 204:Src/interface_uart.cpp ****             break;
 725              		.loc 1 204 28 view .LVU200
 726 0130 0090     		str	r0, [sp]
 727 0132 0346     		mov	r3, r0
 728              	.LVL83:
 204:Src/interface_uart.cpp ****             break;
 729              		.loc 1 204 28 view .LVU201
 730 0134 0246     		mov	r2, r0
 731 0136 0521     		movs	r1, #5
 732 0138 FFF7FEFF 		bl	_Z15UART_PushFrame_hhthPh
 733              	.LVL84:
 205:Src/interface_uart.cpp **** 
 734              		.loc 1 205 13 is_stmt 1 view .LVU202
 735 013c 7EE7     		b	.L23
 736              	.LVL85:
 737              	.L32:
 207:Src/interface_uart.cpp ****             // Set position
 738              		.loc 1 207 9 view .LVU203
 210:Src/interface_uart.cpp ****             break;
 739              		.loc 1 210 13 view .LVU204
 210:Src/interface_uart.cpp ****             break;
 740              		.loc 1 210 28 is_stmt 0 view .LVU205
 741 013e 0020     		movs	r0, #0
 742              	.LVL86:
 210:Src/interface_uart.cpp ****             break;
 743              		.loc 1 210 28 view .LVU206
 744 0140 0090     		str	r0, [sp]
 745 0142 0346     		mov	r3, r0
 746              	.LVL87:
 210:Src/interface_uart.cpp ****             break;
 747              		.loc 1 210 28 view .LVU207
 748 0144 0246     		mov	r2, r0
 749 0146 0621     		movs	r1, #6
 750 0148 FFF7FEFF 		bl	_Z15UART_PushFrame_hhthPh
 751              	.LVL88:
 211:Src/interface_uart.cpp **** 
 752              		.loc 1 211 13 is_stmt 1 view .LVU208
 753 014c 76E7     		b	.L23
 754              	.LVL89:
 755              	.L31:
 213:Src/interface_uart.cpp **** 			
 756              		.loc 1 213 3 discriminator 2 view .LVU209
ARM GAS  /tmp/ccJ7R2RO.s 			page 40


 218:Src/interface_uart.cpp **** 			uint8_t tx_buf[24];  // 6个int16_t数据
 757              		.loc 1 218 3 discriminator 2 view .LVU210
 758              	.LBB43:
 219:Src/interface_uart.cpp **** 			int pos = 0;
 759              		.loc 1 219 4 discriminator 2 view .LVU211
 220:Src/interface_uart.cpp **** 	
 760              		.loc 1 220 4 discriminator 2 view .LVU212
 223:Src/interface_uart.cpp **** 			int16_t current_vel =  FOCVars[M1].Iqd.q;
 761              		.loc 1 223 4 discriminator 2 view .LVU213
 224:Src/interface_uart.cpp **** 			int16_t current_cur = FOCVars[0].Iab.a;;
 762              		.loc 1 224 4 discriminator 2 view .LVU214
 224:Src/interface_uart.cpp **** 			int16_t current_cur = FOCVars[0].Iab.a;;
 763              		.loc 1 224 12 is_stmt 0 discriminator 2 view .LVU215
 764 014e 1D4A     		ldr	r2, .L51
 765 0150 B2F90C00 		ldrsh	r0, [r2, #12]
 766              	.LVL90:
 225:Src/interface_uart.cpp **** 			int16_t target_pos = 0;
 767              		.loc 1 225 4 is_stmt 1 discriminator 2 view .LVU216
 225:Src/interface_uart.cpp **** 			int16_t target_pos = 0;
 768              		.loc 1 225 12 is_stmt 0 discriminator 2 view .LVU217
 769 0154 B2F90030 		ldrsh	r3, [r2]
 770              	.LVL91:
 225:Src/interface_uart.cpp **** 			int16_t target_pos = 0;
 771              		.loc 1 225 43 is_stmt 1 discriminator 2 view .LVU218
 226:Src/interface_uart.cpp **** 			int16_t target_vel =  FOCVars[M1].Iqd.d;
 772              		.loc 1 226 4 discriminator 2 view .LVU219
 227:Src/interface_uart.cpp **** 			int16_t target_cur =  FOCVars[0].Iab.b;
 773              		.loc 1 227 4 discriminator 2 view .LVU220
 227:Src/interface_uart.cpp **** 			int16_t target_cur =  FOCVars[0].Iab.b;
 774              		.loc 1 227 12 is_stmt 0 discriminator 2 view .LVU221
 775 0158 B2F90E40 		ldrsh	r4, [r2, #14]
 776              	.LVL92:
 228:Src/interface_uart.cpp **** 			int16_t temp = 0;
 777              		.loc 1 228 4 is_stmt 1 discriminator 2 view .LVU222
 228:Src/interface_uart.cpp **** 			int16_t temp = 0;
 778              		.loc 1 228 12 is_stmt 0 discriminator 2 view .LVU223
 779 015c B2F90210 		ldrsh	r1, [r2, #2]
 780              	.LVL93:
 229:Src/interface_uart.cpp **** 			uint16_t erro = 0x01;
 781              		.loc 1 229 4 is_stmt 1 discriminator 2 view .LVU224
 230:Src/interface_uart.cpp **** 			
 782              		.loc 1 230 4 discriminator 2 view .LVU225
 233:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_pos>>8) & 0xFF;
 783              		.loc 1 233 4 discriminator 2 view .LVU226
 233:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_pos>>8) & 0xFF;
 784              		.loc 1 233 18 is_stmt 0 discriminator 2 view .LVU227
 785 0160 0022     		movs	r2, #0
 786 0162 8DF80C20 		strb	r2, [sp, #12]
 234:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos) & 0xFF;
 787              		.loc 1 234 4 is_stmt 1 discriminator 2 view .LVU228
 788              	.LVL94:
 234:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos) & 0xFF;
 789              		.loc 1 234 18 is_stmt 0 discriminator 2 view .LVU229
 790 0166 8DF80D20 		strb	r2, [sp, #13]
 235:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos>>8) & 0xFF;
 791              		.loc 1 235 4 is_stmt 1 discriminator 2 view .LVU230
 792              	.LVL95:
ARM GAS  /tmp/ccJ7R2RO.s 			page 41


 235:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_pos>>8) & 0xFF;
 793              		.loc 1 235 18 is_stmt 0 discriminator 2 view .LVU231
 794 016a 8DF80E20 		strb	r2, [sp, #14]
 236:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel) & 0xFF;
 795              		.loc 1 236 4 is_stmt 1 discriminator 2 view .LVU232
 796              	.LVL96:
 236:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel) & 0xFF;
 797              		.loc 1 236 18 is_stmt 0 discriminator 2 view .LVU233
 798 016e 8DF80F20 		strb	r2, [sp, #15]
 237:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel>>8) & 0xFF;
 799              		.loc 1 237 4 is_stmt 1 discriminator 2 view .LVU234
 800              	.LVL97:
 237:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_vel>>8) & 0xFF;
 801              		.loc 1 237 18 is_stmt 0 discriminator 2 view .LVU235
 802 0172 8DF81040 		strb	r4, [sp, #16]
 238:Src/interface_uart.cpp **** 			tx_buf[pos++] = current_vel & 0xFF;
 803              		.loc 1 238 4 is_stmt 1 discriminator 2 view .LVU236
 804              	.LVL98:
 238:Src/interface_uart.cpp **** 			tx_buf[pos++] = current_vel & 0xFF;
 805              		.loc 1 238 36 is_stmt 0 discriminator 2 view .LVU237
 806 0176 C4F30724 		ubfx	r4, r4, #8, #8
 807              	.LVL99:
 238:Src/interface_uart.cpp **** 			tx_buf[pos++] = current_vel & 0xFF;
 808              		.loc 1 238 18 discriminator 2 view .LVU238
 809 017a 8DF81140 		strb	r4, [sp, #17]
 239:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_vel>>8) & 0xFF;
 810              		.loc 1 239 4 is_stmt 1 discriminator 2 view .LVU239
 811              	.LVL100:
 239:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_vel>>8) & 0xFF;
 812              		.loc 1 239 18 is_stmt 0 discriminator 2 view .LVU240
 813 017e 8DF81200 		strb	r0, [sp, #18]
 240:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur) & 0xFF;
 814              		.loc 1 240 4 is_stmt 1 discriminator 2 view .LVU241
 815              	.LVL101:
 240:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur) & 0xFF;
 816              		.loc 1 240 37 is_stmt 0 discriminator 2 view .LVU242
 817 0182 C0F30720 		ubfx	r0, r0, #8, #8
 818              	.LVL102:
 240:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur) & 0xFF;
 819              		.loc 1 240 18 discriminator 2 view .LVU243
 820 0186 8DF81300 		strb	r0, [sp, #19]
 241:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur>>8) & 0xFF;
 821              		.loc 1 241 4 is_stmt 1 discriminator 2 view .LVU244
 822              	.LVL103:
 241:Src/interface_uart.cpp **** 			tx_buf[pos++] = (target_cur>>8) & 0xFF;
 823              		.loc 1 241 18 is_stmt 0 discriminator 2 view .LVU245
 824 018a 8DF81410 		strb	r1, [sp, #20]
 242:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur) & 0xFF;
 825              		.loc 1 242 4 is_stmt 1 discriminator 2 view .LVU246
 826              	.LVL104:
 242:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur) & 0xFF;
 827              		.loc 1 242 36 is_stmt 0 discriminator 2 view .LVU247
 828 018e C1F30721 		ubfx	r1, r1, #8, #8
 829              	.LVL105:
 242:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur) & 0xFF;
 830              		.loc 1 242 18 discriminator 2 view .LVU248
 831 0192 8DF81510 		strb	r1, [sp, #21]
ARM GAS  /tmp/ccJ7R2RO.s 			page 42


 243:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur>>8) & 0xFF;
 832              		.loc 1 243 4 is_stmt 1 discriminator 2 view .LVU249
 833              	.LVL106:
 243:Src/interface_uart.cpp **** 			tx_buf[pos++] = (current_cur>>8) & 0xFF;
 834              		.loc 1 243 18 is_stmt 0 discriminator 2 view .LVU250
 835 0196 8DF81630 		strb	r3, [sp, #22]
 244:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp) & 0xFF;
 836              		.loc 1 244 4 is_stmt 1 discriminator 2 view .LVU251
 837              	.LVL107:
 244:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp) & 0xFF;
 838              		.loc 1 244 37 is_stmt 0 discriminator 2 view .LVU252
 839 019a C3F30723 		ubfx	r3, r3, #8, #8
 840              	.LVL108:
 244:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp) & 0xFF;
 841              		.loc 1 244 18 discriminator 2 view .LVU253
 842 019e 8DF81730 		strb	r3, [sp, #23]
 245:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp>>8) & 0xFF;
 843              		.loc 1 245 4 is_stmt 1 discriminator 2 view .LVU254
 844              	.LVL109:
 245:Src/interface_uart.cpp **** 			tx_buf[pos++] = (temp>>8) & 0xFF;
 845              		.loc 1 245 18 is_stmt 0 discriminator 2 view .LVU255
 846 01a2 8DF81820 		strb	r2, [sp, #24]
 246:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro) & 0xFF;
 847              		.loc 1 246 4 is_stmt 1 discriminator 2 view .LVU256
 848              	.LVL110:
 246:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro) & 0xFF;
 849              		.loc 1 246 18 is_stmt 0 discriminator 2 view .LVU257
 850 01a6 8DF81920 		strb	r2, [sp, #25]
 247:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro>>8) & 0xFF;
 851              		.loc 1 247 4 is_stmt 1 discriminator 2 view .LVU258
 852              	.LVL111:
 247:Src/interface_uart.cpp **** 			tx_buf[pos++] = (erro>>8) & 0xFF;
 853              		.loc 1 247 18 is_stmt 0 discriminator 2 view .LVU259
 854 01aa 0123     		movs	r3, #1
 855 01ac 8DF81A30 		strb	r3, [sp, #26]
 248:Src/interface_uart.cpp **** 			
 856              		.loc 1 248 4 is_stmt 1 discriminator 2 view .LVU260
 857              	.LVL112:
 248:Src/interface_uart.cpp **** 			
 858              		.loc 1 248 18 is_stmt 0 discriminator 2 view .LVU261
 859 01b0 8DF81B20 		strb	r2, [sp, #27]
 251:Src/interface_uart.cpp **** 		}
 860              		.loc 1 251 4 is_stmt 1 discriminator 2 view .LVU262
 251:Src/interface_uart.cpp **** 		}
 861              		.loc 1 251 19 is_stmt 0 discriminator 2 view .LVU263
 862 01b4 03AB     		add	r3, sp, #12
 863 01b6 0093     		str	r3, [sp]
 864              	.LVL113:
 251:Src/interface_uart.cpp **** 		}
 865              		.loc 1 251 19 discriminator 2 view .LVU264
 866 01b8 1346     		mov	r3, r2
 867 01ba 8021     		movs	r1, #128
 868 01bc 1020     		movs	r0, #16
 869 01be FFF7FEFF 		bl	_Z15UART_PushFrame_hhthPh
 870              	.LVL114:
 251:Src/interface_uart.cpp **** 		}
 871              		.loc 1 251 19 discriminator 2 view .LVU265
ARM GAS  /tmp/ccJ7R2RO.s 			page 43


 872              	.LBE43:
 253:Src/interface_uart.cpp **** 
 873              		.loc 1 253 3 is_stmt 1 discriminator 2 view .LVU266
 874              	.LBE44:
 875              	.LBE45:
 876              		.loc 1 259 1 is_stmt 0 discriminator 2 view .LVU267
 877 01c2 3BE7     		b	.L23
 878              	.L52:
 879              		.align	2
 880              	.L51:
 881 01c4 00000000 		.word	FOCVars
 882              		.cfi_endproc
 883              	.LFE3000:
 885              		.section	.text._Z17parse_uart_frame_P15uart_recv_buf_t,"ax",%progbits
 886              		.align	1
 887              		.global	_Z17parse_uart_frame_P15uart_recv_buf_t
 888              		.syntax unified
 889              		.thumb
 890              		.thumb_func
 891              		.fpu fpv4-sp-d16
 893              	_Z17parse_uart_frame_P15uart_recv_buf_t:
 894              	.LVL115:
 895              	.LFB3001:
 260:Src/interface_uart.cpp **** 
 261:Src/interface_uart.cpp **** 
 262:Src/interface_uart.cpp **** 
 263:Src/interface_uart.cpp **** int parse_uart_frame_(uart_recv_buf_t *rx_buf) {
 896              		.loc 1 263 48 is_stmt 1 view -0
 897              		.cfi_startproc
 898              		@ args = 0, pretend = 0, frame = 0
 899              		@ frame_needed = 0, uses_anonymous_args = 0
 900              		.loc 1 263 48 is_stmt 0 view .LVU269
 901 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 902              	.LCFI9:
 903              		.cfi_def_cfa_offset 24
 904              		.cfi_offset 4, -24
 905              		.cfi_offset 5, -20
 906              		.cfi_offset 6, -16
 907              		.cfi_offset 7, -12
 908              		.cfi_offset 8, -8
 909              		.cfi_offset 14, -4
 264:Src/interface_uart.cpp ****     uint16_t len = rx_buf->len;
 910              		.loc 1 264 5 is_stmt 1 view .LVU270
 911              		.loc 1 264 28 is_stmt 0 view .LVU271
 912 0004 0578     		ldrb	r5, [r0]	@ zero_extendqisi2
 913              	.LVL116:
 265:Src/interface_uart.cpp ****     uint16_t i = 0;
 914              		.loc 1 265 5 is_stmt 1 view .LVU272
 266:Src/interface_uart.cpp **** 	uint8_t psum = 0;
 915              		.loc 1 266 2 view .LVU273
 267:Src/interface_uart.cpp ****     uint8_t payload = 0;
 916              		.loc 1 267 5 view .LVU274
 268:Src/interface_uart.cpp **** 
 269:Src/interface_uart.cpp ****     if (!rx_buf || rx_buf->len < 4) {
 917              		.loc 1 269 5 view .LVU275
 918              		.loc 1 269 28 is_stmt 0 view .LVU276
 919 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
ARM GAS  /tmp/ccJ7R2RO.s 			page 44


 920 0008 DBB2     		uxtb	r3, r3
 921              		.loc 1 269 17 view .LVU277
 922 000a 032B     		cmp	r3, #3
 923 000c 03D8     		bhi	.L68
 270:Src/interface_uart.cpp ****         return -1;  // Invalid parameters
 924              		.loc 1 270 17 view .LVU278
 925 000e 4FF0FF30 		mov	r0, #-1
 926              	.LVL117:
 927              	.L53:
 271:Src/interface_uart.cpp ****     }
 272:Src/interface_uart.cpp **** 
 273:Src/interface_uart.cpp **** 	for(i = 0; i < len-1; i++)  
 274:Src/interface_uart.cpp **** 	{
 275:Src/interface_uart.cpp **** 		if(rx_buf->buf[i] ==0x55 && rx_buf->buf[i+1] ==0xaa  )
 276:Src/interface_uart.cpp **** 		{
 277:Src/interface_uart.cpp **** 			if(i>1)
 278:Src/interface_uart.cpp **** 			{
 279:Src/interface_uart.cpp **** 				break;
 280:Src/interface_uart.cpp **** 			}
 281:Src/interface_uart.cpp **** 			
 282:Src/interface_uart.cpp **** 			if( (i+2) > ( len-1) )
 283:Src/interface_uart.cpp **** 			{
 284:Src/interface_uart.cpp **** 				break;
 285:Src/interface_uart.cpp **** 			}
 286:Src/interface_uart.cpp **** 			payload = rx_buf->buf[i+2];
 287:Src/interface_uart.cpp **** 			
 288:Src/interface_uart.cpp **** 			if( payload > (len - i - 4))
 289:Src/interface_uart.cpp **** 			{
 290:Src/interface_uart.cpp **** 				break;
 291:Src/interface_uart.cpp **** 			}
 292:Src/interface_uart.cpp **** 			
 293:Src/interface_uart.cpp **** 			psum = rx_buf->buf[i+payload+3];
 294:Src/interface_uart.cpp **** 			if( psum == CheckSum(&(rx_buf->buf[i+2]),payload+1) )
 295:Src/interface_uart.cpp **** 			{
 296:Src/interface_uart.cpp **** 				UART_ParseFrame_(&(rx_buf->buf[i+2]));  // ����֡����
 297:Src/interface_uart.cpp **** 				uart_recv_buf.len = 0;
 298:Src/interface_uart.cpp **** 				break;
 299:Src/interface_uart.cpp **** 			}
 300:Src/interface_uart.cpp **** 			else
 301:Src/interface_uart.cpp **** 			{
 302:Src/interface_uart.cpp **** 			//	while(1);
 303:Src/interface_uart.cpp **** 			}
 304:Src/interface_uart.cpp **** 		}
 305:Src/interface_uart.cpp **** 	}
 306:Src/interface_uart.cpp **** 	return 0;
 307:Src/interface_uart.cpp **** }
 928              		.loc 1 307 1 view .LVU279
 929 0012 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 930              	.LVL118:
 931              	.L68:
 932              		.loc 1 307 1 view .LVU280
 933 0016 EDB2     		uxtb	r5, r5
 273:Src/interface_uart.cpp **** 	{
 934              		.loc 1 273 15 is_stmt 1 view .LVU281
 273:Src/interface_uart.cpp **** 	{
 935              		.loc 1 273 20 is_stmt 0 view .LVU282
 936 0018 6C1E     		subs	r4, r5, #1
ARM GAS  /tmp/ccJ7R2RO.s 			page 45


 273:Src/interface_uart.cpp **** 	{
 937              		.loc 1 273 15 view .LVU283
 938 001a 002C     		cmp	r4, #0
 939 001c 3DDD     		ble	.L60
 940 001e 0023     		movs	r3, #0
 273:Src/interface_uart.cpp **** 	{
 941              		.loc 1 273 13 view .LVU284
 942 0020 1A46     		mov	r2, r3
 943              	.LBB48:
 944              	.LBB49:
  79:Src/interface_uart.cpp **** 	uint8_t i;
 945              		.loc 1 79 10 view .LVU285
 946 0022 1E46     		mov	r6, r3
 947 0024 07E0     		b	.L58
 948              	.LVL119:
 949              	.L64:
  79:Src/interface_uart.cpp **** 	uint8_t i;
 950              		.loc 1 79 10 view .LVU286
 951 0026 3146     		mov	r1, r6
 952              	.LVL120:
 953              	.L56:
  83:Src/interface_uart.cpp **** }
 954              		.loc 1 83 2 is_stmt 1 view .LVU287
  83:Src/interface_uart.cpp **** }
 955              		.loc 1 83 2 is_stmt 0 view .LVU288
 956              	.LBE49:
 957              	.LBE48:
 294:Src/interface_uart.cpp **** 			{
 958              		.loc 1 294 4 view .LVU289
 959 0028 8845     		cmp	r8, r1
 960 002a 2DD0     		beq	.L69
 961              	.LVL121:
 962              	.L55:
 273:Src/interface_uart.cpp **** 	{
 963              		.loc 1 273 2 is_stmt 1 discriminator 2 view .LVU290
 964 002c 0133     		adds	r3, r3, #1
 965              	.LVL122:
 273:Src/interface_uart.cpp **** 	{
 966              		.loc 1 273 2 is_stmt 0 discriminator 2 view .LVU291
 967 002e 9BB2     		uxth	r3, r3
 968              	.LVL123:
 273:Src/interface_uart.cpp **** 	{
 969              		.loc 1 273 15 is_stmt 1 discriminator 2 view .LVU292
 273:Src/interface_uart.cpp **** 	{
 970              		.loc 1 273 13 is_stmt 0 discriminator 2 view .LVU293
 971 0030 1A46     		mov	r2, r3
 273:Src/interface_uart.cpp **** 	{
 972              		.loc 1 273 15 discriminator 2 view .LVU294
 973 0032 A342     		cmp	r3, r4
 974 0034 2FDA     		bge	.L70
 975              	.LVL124:
 976              	.L58:
 275:Src/interface_uart.cpp **** 		{
 977              		.loc 1 275 3 is_stmt 1 view .LVU295
 275:Src/interface_uart.cpp **** 		{
 978              		.loc 1 275 19 is_stmt 0 view .LVU296
 979 0036 8118     		adds	r1, r0, r2
ARM GAS  /tmp/ccJ7R2RO.s 			page 46


 275:Src/interface_uart.cpp **** 		{
 980              		.loc 1 275 3 view .LVU297
 981 0038 4978     		ldrb	r1, [r1, #1]	@ zero_extendqisi2
 982 003a 5529     		cmp	r1, #85
 983 003c F6D1     		bne	.L55
 275:Src/interface_uart.cpp **** 		{
 984              		.loc 1 275 44 discriminator 1 view .LVU298
 985 003e 511C     		adds	r1, r2, #1
 275:Src/interface_uart.cpp **** 		{
 986              		.loc 1 275 46 discriminator 1 view .LVU299
 987 0040 00EB010C 		add	ip, r0, r1
 275:Src/interface_uart.cpp **** 		{
 988              		.loc 1 275 28 discriminator 1 view .LVU300
 989 0044 9CF801C0 		ldrb	ip, [ip, #1]	@ zero_extendqisi2
 990 0048 BCF1AA0F 		cmp	ip, #170
 991 004c EED1     		bne	.L55
 277:Src/interface_uart.cpp **** 			{
 992              		.loc 1 277 4 is_stmt 1 view .LVU301
 993 004e 012B     		cmp	r3, #1
 994 0050 25D8     		bhi	.L61
 282:Src/interface_uart.cpp **** 			{
 995              		.loc 1 282 4 view .LVU302
 996 0052 A142     		cmp	r1, r4
 997 0054 25DA     		bge	.L62
 286:Src/interface_uart.cpp **** 			
 998              		.loc 1 286 4 view .LVU303
 286:Src/interface_uart.cpp **** 			
 999              		.loc 1 286 12 is_stmt 0 view .LVU304
 1000 0056 8118     		adds	r1, r0, r2
 1001 0058 C978     		ldrb	r1, [r1, #3]	@ zero_extendqisi2
 1002              	.LVL125:
 288:Src/interface_uart.cpp **** 			{
 1003              		.loc 1 288 4 is_stmt 1 view .LVU305
 288:Src/interface_uart.cpp **** 			{
 1004              		.loc 1 288 23 is_stmt 0 view .LVU306
 1005 005a AF1A     		subs	r7, r5, r2
 288:Src/interface_uart.cpp **** 			{
 1006              		.loc 1 288 16 view .LVU307
 1007 005c 033F     		subs	r7, r7, #3
 288:Src/interface_uart.cpp **** 			{
 1008              		.loc 1 288 4 view .LVU308
 1009 005e 8F42     		cmp	r7, r1
 1010 0060 21DD     		ble	.L63
 293:Src/interface_uart.cpp **** 			if( psum == CheckSum(&(rx_buf->buf[i+2]),payload+1) )
 1011              		.loc 1 293 4 is_stmt 1 view .LVU309
 293:Src/interface_uart.cpp **** 			if( psum == CheckSum(&(rx_buf->buf[i+2]),payload+1) )
 1012              		.loc 1 293 9 is_stmt 0 view .LVU310
 1013 0062 8718     		adds	r7, r0, r2
 1014 0064 0F44     		add	r7, r7, r1
 1015 0066 97F80480 		ldrb	r8, [r7, #4]	@ zero_extendqisi2
 1016              	.LVL126:
 294:Src/interface_uart.cpp **** 			{
 1017              		.loc 1 294 4 is_stmt 1 view .LVU311
 294:Src/interface_uart.cpp **** 			{
 1018              		.loc 1 294 24 is_stmt 0 view .LVU312
 1019 006a 0332     		adds	r2, r2, #3
 1020 006c 8718     		adds	r7, r0, r2
ARM GAS  /tmp/ccJ7R2RO.s 			page 47


 1021              	.LVL127:
 1022              	.LBB51:
 1023              	.LBI48:
  77:Src/interface_uart.cpp **** {
 1024              		.loc 1 77 16 is_stmt 1 view .LVU313
 1025              	.LBB50:
  79:Src/interface_uart.cpp **** 	uint8_t i;
 1026              		.loc 1 79 2 view .LVU314
  80:Src/interface_uart.cpp **** 	for(i=0; i<len; i++)
 1027              		.loc 1 80 2 view .LVU315
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1028              		.loc 1 81 2 view .LVU316
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1029              		.loc 1 81 12 view .LVU317
 1030 006e FF29     		cmp	r1, #255
 1031 0070 D9D0     		beq	.L64
 1032 0072 07F1FF3C 		add	ip, r7, #-1
 1033 0076 7A18     		adds	r2, r7, r1
  79:Src/interface_uart.cpp **** 	uint8_t i;
 1034              		.loc 1 79 10 is_stmt 0 view .LVU318
 1035 0078 3146     		mov	r1, r6
 1036              	.LVL128:
 1037              	.L57:
  82:Src/interface_uart.cpp **** 	return sum;
 1038              		.loc 1 82 3 is_stmt 1 view .LVU319
  82:Src/interface_uart.cpp **** 	return sum;
 1039              		.loc 1 82 7 is_stmt 0 view .LVU320
 1040 007a 1CF801EF 		ldrb	lr, [ip, #1]!	@ zero_extendqisi2
 1041 007e 7144     		add	r1, r1, lr
 1042              	.LVL129:
  82:Src/interface_uart.cpp **** 	return sum;
 1043              		.loc 1 82 7 view .LVU321
 1044 0080 C9B2     		uxtb	r1, r1
 1045              	.LVL130:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1046              		.loc 1 81 2 is_stmt 1 view .LVU322
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1047              		.loc 1 81 12 view .LVU323
 1048 0082 9445     		cmp	ip, r2
 1049 0084 F9D1     		bne	.L57
 1050 0086 CFE7     		b	.L56
 1051              	.LVL131:
 1052              	.L69:
  81:Src/interface_uart.cpp **** 		sum += pdata[i];
 1053              		.loc 1 81 12 is_stmt 0 view .LVU324
 1054              	.LBE50:
 1055              	.LBE51:
 296:Src/interface_uart.cpp **** 				uart_recv_buf.len = 0;
 1056              		.loc 1 296 5 is_stmt 1 view .LVU325
 296:Src/interface_uart.cpp **** 				uart_recv_buf.len = 0;
 1057              		.loc 1 296 21 is_stmt 0 view .LVU326
 1058 0088 3846     		mov	r0, r7
 1059              	.LVL132:
 296:Src/interface_uart.cpp **** 				uart_recv_buf.len = 0;
 1060              		.loc 1 296 21 view .LVU327
 1061 008a FFF7FEFF 		bl	_Z16UART_ParseFrame_Ph
 1062              	.LVL133:
ARM GAS  /tmp/ccJ7R2RO.s 			page 48


 297:Src/interface_uart.cpp **** 				break;
 1063              		.loc 1 297 5 is_stmt 1 view .LVU328
 297:Src/interface_uart.cpp **** 				break;
 1064              		.loc 1 297 23 is_stmt 0 view .LVU329
 1065 008e 0020     		movs	r0, #0
 1066 0090 064B     		ldr	r3, .L71
 1067 0092 1870     		strb	r0, [r3]
 298:Src/interface_uart.cpp **** 			}
 1068              		.loc 1 298 5 is_stmt 1 view .LVU330
 1069 0094 BDE7     		b	.L53
 1070              	.LVL134:
 1071              	.L70:
 306:Src/interface_uart.cpp **** }
 1072              		.loc 1 306 9 is_stmt 0 view .LVU331
 1073 0096 0020     		movs	r0, #0
 1074              	.LVL135:
 306:Src/interface_uart.cpp **** }
 1075              		.loc 1 306 9 view .LVU332
 1076 0098 BBE7     		b	.L53
 1077              	.LVL136:
 1078              	.L60:
 306:Src/interface_uart.cpp **** }
 1079              		.loc 1 306 9 view .LVU333
 1080 009a 0020     		movs	r0, #0
 1081              	.LVL137:
 306:Src/interface_uart.cpp **** }
 1082              		.loc 1 306 9 view .LVU334
 1083 009c B9E7     		b	.L53
 1084              	.LVL138:
 1085              	.L61:
 306:Src/interface_uart.cpp **** }
 1086              		.loc 1 306 9 view .LVU335
 1087 009e 0020     		movs	r0, #0
 1088              	.LVL139:
 306:Src/interface_uart.cpp **** }
 1089              		.loc 1 306 9 view .LVU336
 1090 00a0 B7E7     		b	.L53
 1091              	.LVL140:
 1092              	.L62:
 306:Src/interface_uart.cpp **** }
 1093              		.loc 1 306 9 view .LVU337
 1094 00a2 0020     		movs	r0, #0
 1095              	.LVL141:
 306:Src/interface_uart.cpp **** }
 1096              		.loc 1 306 9 view .LVU338
 1097 00a4 B5E7     		b	.L53
 1098              	.LVL142:
 1099              	.L63:
 306:Src/interface_uart.cpp **** }
 1100              		.loc 1 306 9 view .LVU339
 1101 00a6 0020     		movs	r0, #0
 1102              	.LVL143:
 306:Src/interface_uart.cpp **** }
 1103              		.loc 1 306 9 view .LVU340
 1104 00a8 B3E7     		b	.L53
 1105              	.L72:
 1106 00aa 00BF     		.align	2
ARM GAS  /tmp/ccJ7R2RO.s 			page 49


 1107              	.L71:
 1108 00ac 00000000 		.word	.LANCHOR0
 1109              		.cfi_endproc
 1110              	.LFE3001:
 1112              		.section	.text._ZL18uart_server_threadPKv,"ax",%progbits
 1113              		.align	1
 1114              		.syntax unified
 1115              		.thumb
 1116              		.thumb_func
 1117              		.fpu fpv4-sp-d16
 1119              	_ZL18uart_server_threadPKv:
 1120              	.LVL144:
 1121              	.LFB2996:
  47:Src/interface_uart.cpp ****     (void) ctx;
 1122              		.loc 1 47 50 is_stmt 1 view -0
 1123              		.cfi_startproc
 1124              		@ args = 0, pretend = 0, frame = 0
 1125              		@ frame_needed = 0, uses_anonymous_args = 0
  47:Src/interface_uart.cpp ****     (void) ctx;
 1126              		.loc 1 47 50 is_stmt 0 view .LVU342
 1127 0000 70B5     		push	{r4, r5, r6, lr}
 1128              	.LCFI10:
 1129              		.cfi_def_cfa_offset 16
 1130              		.cfi_offset 4, -16
 1131              		.cfi_offset 5, -12
 1132              		.cfi_offset 6, -8
 1133              		.cfi_offset 14, -4
 1134              	.LBB52:
  51:Src/interface_uart.cpp ****         {
 1135              		.loc 1 51 28 view .LVU343
 1136 0002 074D     		ldr	r5, .L78
 1137 0004 4FF0FF34 		mov	r4, #-1
  54:Src/interface_uart.cpp ****         }
 1138              		.loc 1 54 30 view .LVU344
 1139 0008 064E     		ldr	r6, .L78+4
 1140              	.LVL145:
 1141              	.L74:
  54:Src/interface_uart.cpp ****         }
 1142              		.loc 1 54 30 view .LVU345
 1143              	.LBE52:
  48:Src/interface_uart.cpp **** 
 1144              		.loc 1 48 5 is_stmt 1 view .LVU346
  50:Src/interface_uart.cpp ****         if (osSemaphoreWait(sem_uart_dma, osWaitForever) == osOK)
 1145              		.loc 1 50 5 view .LVU347
  51:Src/interface_uart.cpp ****         {
 1146              		.loc 1 51 9 view .LVU348
 1147              	.LBB53:
  51:Src/interface_uart.cpp ****         {
 1148              		.loc 1 51 28 is_stmt 0 view .LVU349
 1149 000a 2146     		mov	r1, r4
 1150 000c 2868     		ldr	r0, [r5]
 1151 000e FFF7FEFF 		bl	osSemaphoreWait
 1152              	.LVL146:
  51:Src/interface_uart.cpp ****         {
 1153              		.loc 1 51 9 view .LVU350
 1154 0012 0028     		cmp	r0, #0
 1155 0014 F9D1     		bne	.L74
ARM GAS  /tmp/ccJ7R2RO.s 			page 50


  54:Src/interface_uart.cpp ****         }
 1156              		.loc 1 54 13 is_stmt 1 view .LVU351
  54:Src/interface_uart.cpp ****         }
 1157              		.loc 1 54 30 is_stmt 0 view .LVU352
 1158 0016 3046     		mov	r0, r6
 1159 0018 FFF7FEFF 		bl	_Z17parse_uart_frame_P15uart_recv_buf_t
 1160              	.LVL147:
 1161 001c F5E7     		b	.L74
 1162              	.L79:
 1163 001e 00BF     		.align	2
 1164              	.L78:
 1165 0020 00000000 		.word	sem_uart_dma
 1166 0024 00000000 		.word	.LANCHOR0
 1167              	.LBE53:
 1168              		.cfi_endproc
 1169              	.LFE2996:
 1171              		.global	stack_size_uart_thread
 1172              		.global	uart_thread
 1173              		.section	.rodata
 1174              		.align	2
 1175              		.set	.LANCHOR1,. + 0
 1176              	.LC2:
 1177 0000 00000000 		.word	.LC0
 1178 0004 00000000 		.word	_ZL18uart_server_threadPKv
 1179 0008 0000     		.short	0
 1180 000a 0000     		.space	2
 1181 000c 00000000 		.word	0
 1182 0010 00010000 		.word	256
 1183              		.section	.bss._ZL13dma_tx_buffer,"aw",%nobits
 1184              		.align	2
 1185              		.set	.LANCHOR3,. + 0
 1188              	_ZL13dma_tx_buffer:
 1189 0000 00000000 		.space	64
 1189      00000000 
 1189      00000000 
 1189      00000000 
 1189      00000000 
 1190              		.section	.bss._ZL13uart_recv_buf,"aw",%nobits
 1191              		.align	2
 1192              		.set	.LANCHOR0,. + 0
 1195              	_ZL13uart_recv_buf:
 1196 0000 00000000 		.space	65
 1196      00000000 
 1196      00000000 
 1196      00000000 
 1196      00000000 
 1197              		.section	.bss.uart_thread,"aw",%nobits
 1198              		.align	2
 1199              		.set	.LANCHOR2,. + 0
 1202              	uart_thread:
 1203 0000 00000000 		.space	4
 1204              		.section	.rodata.stack_size_uart_thread,"a"
 1205              		.align	2
 1208              	stack_size_uart_thread:
 1209 0000 00040000 		.word	1024
 1210              		.text
 1211              	.Letext0:
ARM GAS  /tmp/ccJ7R2RO.s 			page 51


 1212              		.file 3 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_type
 1213              		.file 4 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h"
 1214              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 1215              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 1216              		.file 7 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/stddef
 1217              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h"
 1218              		.file 9 "Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
 1219              		.file 10 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
 1220              		.file 11 "Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h"
 1221              		.file 12 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 1222              		.file 13 "Inc/interface_uart.h"
 1223              		.file 14 "Inc/freertos_vars.h"
 1224              		.file 15 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h"
 1225              		.file 16 "Inc/mc_type.h"
 1226              		.file 17 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/cmath"
 1227              		.file 18 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/type_trai
 1228              		.file 19 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/debug/deb
 1229              		.file 20 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/bits/std_
 1230              		.file 21 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/tr1/speci
 1231              		.file 22 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/arm-none-
 1232              		.file 23 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/bits/pred
 1233              		.file 24 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/math.h"
 1234              		.file 25 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/c++/10.2.1/math.h"
 1235              		.file 26 "Inc/mc_config.h"
 1236              		.file 27 "Inc/utils.hpp"
 1237              		.file 28 "Inc/canopen.hpp"
 1238              		.file 29 "<built-in>"
ARM GAS  /tmp/ccJ7R2RO.s 			page 52


DEFINED SYMBOLS
                            *ABS*:0000000000000000 interface_uart.cpp
     /tmp/ccJ7R2RO.s:15     .rodata.str1.4:0000000000000000 $d
     /tmp/ccJ7R2RO.s:22     .text.copy_data_to_uart_buffer:0000000000000000 $t
     /tmp/ccJ7R2RO.s:30     .text.copy_data_to_uart_buffer:0000000000000000 copy_data_to_uart_buffer
     /tmp/ccJ7R2RO.s:96     .text.copy_data_to_uart_buffer:0000000000000038 $d
     /tmp/ccJ7R2RO.s:102    .text.start_uart_server:0000000000000000 $t
     /tmp/ccJ7R2RO.s:109    .text.start_uart_server:0000000000000000 start_uart_server
     /tmp/ccJ7R2RO.s:148    .text.start_uart_server:0000000000000028 $d
     /tmp/ccJ7R2RO.s:154    .text._Z15UART_PushFrame_hhthPh:0000000000000000 $t
     /tmp/ccJ7R2RO.s:161    .text._Z15UART_PushFrame_hhthPh:0000000000000000 _Z15UART_PushFrame_hhthPh
     /tmp/ccJ7R2RO.s:393    .text._Z15UART_PushFrame_hhthPh:00000000000000b0 $d
     /tmp/ccJ7R2RO.s:400    .text._Z16UART_ParseFrame_Ph:0000000000000000 $t
     /tmp/ccJ7R2RO.s:407    .text._Z16UART_ParseFrame_Ph:0000000000000000 _Z16UART_ParseFrame_Ph
     /tmp/ccJ7R2RO.s:463    .text._Z16UART_ParseFrame_Ph:0000000000000032 $d
     /tmp/ccJ7R2RO.s:497    .text._Z16UART_ParseFrame_Ph:000000000000004a $d
     /tmp/ccJ7R2RO.s:502    .text._Z16UART_ParseFrame_Ph:000000000000004e $t
     /tmp/ccJ7R2RO.s:881    .text._Z16UART_ParseFrame_Ph:00000000000001c4 $d
     /tmp/ccJ7R2RO.s:886    .text._Z17parse_uart_frame_P15uart_recv_buf_t:0000000000000000 $t
     /tmp/ccJ7R2RO.s:893    .text._Z17parse_uart_frame_P15uart_recv_buf_t:0000000000000000 _Z17parse_uart_frame_P15uart_recv_buf_t
     /tmp/ccJ7R2RO.s:1108   .text._Z17parse_uart_frame_P15uart_recv_buf_t:00000000000000ac $d
     /tmp/ccJ7R2RO.s:1113   .text._ZL18uart_server_threadPKv:0000000000000000 $t
     /tmp/ccJ7R2RO.s:1119   .text._ZL18uart_server_threadPKv:0000000000000000 _ZL18uart_server_threadPKv
     /tmp/ccJ7R2RO.s:1165   .text._ZL18uart_server_threadPKv:0000000000000020 $d
     /tmp/ccJ7R2RO.s:1208   .rodata.stack_size_uart_thread:0000000000000000 stack_size_uart_thread
     /tmp/ccJ7R2RO.s:1202   .bss.uart_thread:0000000000000000 uart_thread
     /tmp/ccJ7R2RO.s:1174   .rodata:0000000000000000 $d
     /tmp/ccJ7R2RO.s:1184   .bss._ZL13dma_tx_buffer:0000000000000000 $d
     /tmp/ccJ7R2RO.s:1188   .bss._ZL13dma_tx_buffer:0000000000000000 _ZL13dma_tx_buffer
     /tmp/ccJ7R2RO.s:1191   .bss._ZL13uart_recv_buf:0000000000000000 $d
     /tmp/ccJ7R2RO.s:1195   .bss._ZL13uart_recv_buf:0000000000000000 _ZL13uart_recv_buf
     /tmp/ccJ7R2RO.s:1198   .bss.uart_thread:0000000000000000 $d
     /tmp/ccJ7R2RO.s:1205   .rodata.stack_size_uart_thread:0000000000000000 $d
     /tmp/ccJ7R2RO.s:469    .text._Z16UART_ParseFrame_Ph:0000000000000037 $d
     /tmp/ccJ7R2RO.s:469    .text._Z16UART_ParseFrame_Ph:0000000000000038 $t

UNDEFINED SYMBOLS
osSemaphoreRelease
sem_uart_dma
osThreadCreate
_Z7OD_ReadttPt
_Z8OD_Writettl
_Z8PDO_ReadhPt
FOCVars
osSemaphoreWait
