// Seed: 1700313908
module module_0 (
    input  logic id_0,
    output logic id_1
);
  logic id_2;
  assign id_2 = 1;
  logic id_3;
  assign id_1 = id_3;
  type_9(
      1, 1, !id_1, id_1, 1'd0
  );
  logic id_4;
endmodule
