;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -110, 9
	SPL 0, #-102
	SPL 0, #-102
	SLT 70, <0
	JMN @12, #205
	JMN @12, #200
	SPL -0, <-102
	SPL -0, <-102
	SPL -0, <-102
	SLT 70, <0
	ADD -110, 9
	SUB @121, 103
	SUB @121, 103
	JMN 0, #-102
	JMN 0, #-102
	CMP @127, 100
	SLT 70, 60
	SPL 0, #-102
	SPL @800
	SPL 0, #-102
	SPL @800
	SUB @121, 106
	SUB @121, 106
	SUB @127, 100
	SPL 0, <1
	MOV 0, @0
	SUB @121, 106
	SUB @127, 100
	SUB @127, 100
	MOV -1, <-20
	MOV -1, <-20
	SUB -100, -100
	ADD -110, <9
	SUB @127, 100
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP 40, 807
	CMP -7, <-420
	MOV -1, <-20
	MOV -1, <-20
	JMP 12, #18
	SPL 0, <-22
	SPL 0, <-22
	SPL 0, <-22
	CMP -7, <-420
