var searchData=
[
  ['backend',['backend',['../structhaldls_1_1vx_1_1detail_1_1backend__from__backend__container__type.html#a992599de2720e884f3b60375249d32b3',1,'haldls::vx::detail::backend_from_backend_container_type::backend()'],['../namespacehaldls_1_1vx.html#a090837f0a96d7d15d40eeef01be6711c',1,'haldls::vx::Backend()'],['../namespacehaldls_1_1vx_1_1v1.html#a2ef2b805aece790fd0677b7fbfc76571',1,'haldls::vx::v1::Backend()'],['../namespacehaldls_1_1vx_1_1v2.html#a55848c2fdc9e768a0ef9f50f41819b2f',1,'haldls::vx::v2::Backend()']]],
  ['backend_5fcontainer_5ftype_5ffrom_5fbackend',['backend_container_type_from_backend',['../structhaldls_1_1vx_1_1detail_1_1backend__container__type__from__backend.html',1,'haldls::vx::detail']]],
  ['backend_5ffrom_5fbackend_5fcontainer_5ftype',['backend_from_backend_container_type',['../structhaldls_1_1vx_1_1detail_1_1backend__from__backend__container__type.html',1,'haldls::vx::detail']]],
  ['backend_5findex_5flookup_5ftable',['backend_index_lookup_table',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base_1_1generate__lookup__table_3_01hate_1_1te1ddf0d1d9a864170954b85b89e25ba9.html#a4641e9ef614eb466722d5c3607b93559',1,'haldls::vx::detail::BackendContainerBase::generate_lookup_table&lt; hate::type_list&lt; Ts... &gt; &gt;::backend_index_lookup_table()'],['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html#a9e0f677feca1769b9f54c0cf0354f9e8',1,'haldls::vx::detail::BackendContainerBase::backend_index_lookup_table()']]],
  ['backendcontainerbase',['BackendContainerBase',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20adpll_2c_20fisch_3a_3avx_3a_3ajtagpllregister_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; ADPLL, fisch::vx::JTAGPLLRegister, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20backgroundspikesource_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; BackgroundSpikeSource, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20blockpostpulse_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; BlockPostPulse, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20cadcchannelconfig_3c_20coordinates_20_3e_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; CADCChannelConfig&lt; Coordinates &gt;, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20cadcconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; CADCConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20cadcoffsetsramtimingconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; CADCOffsetSRAMTimingConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20capmemblock_3c_20coordinates_20_3e_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; CapMemBlock&lt; Coordinates &gt;, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20capmemblockconfig_3c_20coordinates_20_3e_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; CapMemBlockConfig&lt; Coordinates &gt;, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20capmemcell_3c_20coordinates_20_3e_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; CapMemCell&lt; Coordinates &gt;, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20commoncorrelationconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; CommonCorrelationConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20commonneuronbackendconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; CommonNeuronBackendConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20commonpadibusconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; CommonPADIBusConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20commonphyconfigchip_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; CommonPhyConfigChip, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20commonphyconfigfpga_2c_20fisch_3a_3avx_3a_3aomnibus_20_3e',['BackendContainerBase&lt; CommonPhyConfigFPGA, fisch::vx::Omnibus &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20commonstpconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; CommonSTPConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20commonsynramconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; CommonSynramConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20containert_2c_20containert_20_3e',['BackendContainerBase&lt; ContainerT, ContainerT &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20crossbarinputdropcounter_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; CrossbarInputDropCounter, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20crossbarnode_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; CrossbarNode, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20crossbaroutputconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; CrossbarOutputConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20crossbaroutputeventcounter_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; CrossbarOutputEventCounter, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20dacchannel_2c_20fisch_3a_3avx_3a_3aspidacdataregister_20_3e',['BackendContainerBase&lt; DACChannel, fisch::vx::SPIDACDataRegister &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20daccontrol_2c_20fisch_3a_3avx_3a_3aspidaccontrolregister_20_3e',['BackendContainerBase&lt; DACControl, fisch::vx::SPIDACControlRegister &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20eventrecordingconfig_2c_20fisch_3a_3avx_3a_3aomnibus_20_3e',['BackendContainerBase&lt; EventRecordingConfig, fisch::vx::Omnibus &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20externalppumemorybyte_2c_20fisch_3a_3avx_3a_3aomnibus_20_3e',['BackendContainerBase&lt; ExternalPPUMemoryByte, fisch::vx::Omnibus &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20fpgadevicedna_2c_20fisch_3a_3avx_3a_3aomnibus_20_3e',['BackendContainerBase&lt; FPGADeviceDNA, fisch::vx::Omnibus &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20hicannarqstatus_2c_20fisch_3a_3avx_3a_3aomnibus_20_3e',['BackendContainerBase&lt; HicannARQStatus, fisch::vx::Omnibus &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20ina219config_2c_20fisch_3a_3avx_3a_3ai2cina219rwregister_20_3e',['BackendContainerBase&lt; INA219Config, fisch::vx::I2CINA219RwRegister &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20ina219status_2c_20fisch_3a_3avx_3a_3ai2cina219roregister_20_3e',['BackendContainerBase&lt; INA219Status, fisch::vx::I2CINA219RoRegister &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20jtagclockscaler_2c_20fisch_3a_3avx_3a_3ajtagclockscaler_20_3e',['BackendContainerBase&lt; JTAGClockScaler, fisch::vx::JTAGClockScaler &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20jtagidcode_2c_20fisch_3a_3avx_3a_3ajtagidcode_20_3e',['BackendContainerBase&lt; JTAGIdCode, fisch::vx::JTAGIdCode &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20madcconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; MADCConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20madccontrol_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; MADCControl, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20neuronbackendconfig_3c_20coordinates_20_3e_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; NeuronBackendConfig&lt; Coordinates &gt;, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20neuronbackendsramtimingconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; NeuronBackendSRAMTimingConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20neuronreset_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; NeuronReset, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20neuronsramtimingconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; NeuronSRAMTimingConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20nullpayloadreadable_2c_20fisch_3a_3avx_3a_3anullpayloadreadable_20_3e',['BackendContainerBase&lt; NullPayloadReadable, fisch::vx::NullPayloadReadable &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20padievent_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; PADIEvent, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20padmultiplexerconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; PadMultiplexerConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20perftest_2c_20fisch_3a_3avx_3a_3aomnibus_20_3e',['BackendContainerBase&lt; PerfTest, fisch::vx::Omnibus &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20perfteststatus_2c_20fisch_3a_3avx_3a_3aomnibus_20_3e',['BackendContainerBase&lt; PerfTestStatus, fisch::vx::Omnibus &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20phyconfigchip_2c_20fisch_3a_3avx_3a_3ajtagphyregister_20_3e',['BackendContainerBase&lt; PhyConfigChip, fisch::vx::JTAGPhyRegister &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20phyconfigfpga_2c_20fisch_3a_3avx_3a_3aomnibus_20_3e',['BackendContainerBase&lt; PhyConfigFPGA, fisch::vx::Omnibus &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20phystatus_2c_20fisch_3a_3avx_3a_3aomnibus_20_3e',['BackendContainerBase&lt; PhyStatus, fisch::vx::Omnibus &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20pllclockoutputblock_2c_20fisch_3a_3avx_3a_3ajtagpllregister_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; PLLClockOutputBlock, fisch::vx::JTAGPLLRegister, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20pllselftest_2c_20fisch_3a_3avx_3a_3ajtagpllregister_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; PLLSelfTest, fisch::vx::JTAGPLLRegister, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20pllselfteststatus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; PLLSelfTestStatus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20pollingomnibusblock_2c_20fisch_3a_3avx_3a_3apollingomnibusblock_20_3e',['BackendContainerBase&lt; PollingOmnibusBlock, fisch::vx::PollingOmnibusBlock &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20pollingomnibusblockconfig_2c_20fisch_3a_3avx_3a_3aomnibus_20_3e',['BackendContainerBase&lt; PollingOmnibusBlockConfig, fisch::vx::Omnibus &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20ppucontrolregister_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; PPUControlRegister, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20ppumemory_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; PPUMemory, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20ppumemoryblock_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; PPUMemoryBlock, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20ppumemoryword_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; PPUMemoryWord, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20ppustatusregister_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; PPUStatusRegister, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20readoutsourceselection_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; ReadoutSourceSelection, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20resetchip_2c_20fisch_3a_3avx_3a_3aresetchip_20_3e',['BackendContainerBase&lt; ResetChip, fisch::vx::ResetChip &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20resetjtagtap_2c_20fisch_3a_3avx_3a_3aresetjtagtap_20_3e',['BackendContainerBase&lt; ResetJTAGTap, fisch::vx::ResetJTAGTap &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20shiftregister_2c_20fisch_3a_3avx_3a_3aspishiftregister_20_3e',['BackendContainerBase&lt; ShiftRegister, fisch::vx::SPIShiftRegister &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20spikecounterread_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; SpikeCounterRead, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20spikecounterreset_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; SpikeCounterReset, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20spikepack1tochip_2c_20fisch_3a_3avx_3a_3aspikepack1tochip_20_3e',['BackendContainerBase&lt; SpikePack1ToChip, fisch::vx::SpikePack1ToChip &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20spikepack2tochip_2c_20fisch_3a_3avx_3a_3aspikepack2tochip_20_3e',['BackendContainerBase&lt; SpikePack2ToChip, fisch::vx::SpikePack2ToChip &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20spikepack3tochip_2c_20fisch_3a_3avx_3a_3aspikepack3tochip_20_3e',['BackendContainerBase&lt; SpikePack3ToChip, fisch::vx::SpikePack3ToChip &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20synapsebiasselection_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; SynapseBiasSelection, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20synapsedriversramtimingconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; SynapseDriverSRAMTimingConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20systimesync_2c_20fisch_3a_3avx_3a_3asystimesync_20_3e',['BackendContainerBase&lt; SystimeSync, fisch::vx::SystimeSync &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20systimesyncbase_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; SystimeSyncBase, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20timer_2c_20fisch_3a_3avx_3a_3atimer_20_3e',['BackendContainerBase&lt; Timer, fisch::vx::Timer &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v1_3a_3acadcsamplequad_2c_20fisch_3a_3avx_3a_3aomnibus_20_3e',['BackendContainerBase&lt; v1::CADCSampleQuad, fisch::vx::Omnibus &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v1_3a_3acolumncorrelationquad_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v1::ColumnCorrelationQuad, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v1_3a_3acolumncurrentquad_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v1::ColumnCurrentQuad, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v1_3a_3acorrelationreset_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v1::CorrelationReset, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v1_3a_3aneuronconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v1::NeuronConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v1_3a_3aneuronresetquad_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v1::NeuronResetQuad, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v1_3a_3areferencegeneratorconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v1::ReferenceGeneratorConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v1_3a_3asynapsecorrelationcalibquad_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v1::SynapseCorrelationCalibQuad, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v1_3a_3asynapsedriverconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v1::SynapseDriverConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v1_3a_3asynapselabelquad_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v1::SynapseLabelQuad, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v1_3a_3asynapsequad_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v1::SynapseQuad, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v1_3a_3asynapseweightquad_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v1::SynapseWeightQuad, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v2_3a_3acadcsamplequad_2c_20fisch_3a_3avx_3a_3aomnibus_20_3e',['BackendContainerBase&lt; v2::CADCSampleQuad, fisch::vx::Omnibus &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v2_3a_3acolumncorrelationquad_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v2::ColumnCorrelationQuad, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v2_3a_3acolumncurrentquad_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v2::ColumnCurrentQuad, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v2_3a_3acorrelationreset_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v2::CorrelationReset, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v2_3a_3aneuronconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v2::NeuronConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v2_3a_3aneuronresetquad_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v2::NeuronResetQuad, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v2_3a_3areferencegeneratorconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v2::ReferenceGeneratorConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v2_3a_3asynapsecorrelationcalibquad_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v2::SynapseCorrelationCalibQuad, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v2_3a_3asynapsedriverconfig_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v2::SynapseDriverConfig, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v2_3a_3asynapselabelquad_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v2::SynapseLabelQuad, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v2_3a_3asynapsequad_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v2::SynapseQuad, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerbase_3c_20v2_3a_3asynapseweightquad_2c_20fisch_3a_3avx_3a_3aomnibus_2c_20fisch_3a_3avx_3a_3aomnibuschipoverjtag_20_3e',['BackendContainerBase&lt; v2::SynapseWeightQuad, fisch::vx::Omnibus, fisch::vx::OmnibusChipOverJTAG &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html',1,'haldls::vx::detail']]],
  ['backendcontainerlist',['BackendContainerList',['../namespacehaldls_1_1vx.html#a98186b2568b381869c84a3ac98cb623b',1,'haldls::vx::BackendContainerList()'],['../namespacehaldls_1_1vx_1_1v1.html#a75963cac8b8a2ae1fb3339ff8d24c445',1,'haldls::vx::v1::BackendContainerList()'],['../namespacehaldls_1_1vx_1_1v2.html#aa66cb7a4b6d5577290a8db6033fefe96',1,'haldls::vx::v2::BackendContainerList()']]],
  ['backendcontainertrait',['BackendContainerTrait',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20adpll_20_3e',['BackendContainerTrait&lt; ADPLL &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_a_d_p_l_l_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20backgroundspikesource_20_3e',['BackendContainerTrait&lt; BackgroundSpikeSource &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_background_spike_source_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20blockpostpulse_20_3e',['BackendContainerTrait&lt; BlockPostPulse &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_block_post_pulse_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20cadcchannelconfig_3c_20coordinates_20_3e_20_3e',['BackendContainerTrait&lt; CADCChannelConfig&lt; Coordinates &gt; &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_channel_config_3_01_coordinates_01_4_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20cadcconfig_20_3e',['BackendContainerTrait&lt; CADCConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20cadcoffsetsramtimingconfig_20_3e',['BackendContainerTrait&lt; CADCOffsetSRAMTimingConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_offset_s_r_a_m_timing_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20capmemblock_3c_20coordinates_20_3e_20_3e',['BackendContainerTrait&lt; CapMemBlock&lt; Coordinates &gt; &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_cap_mem_block_3_01_coordinates_01_4_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20capmemblockconfig_3c_20coordinates_20_3e_20_3e',['BackendContainerTrait&lt; CapMemBlockConfig&lt; Coordinates &gt; &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_cap_mem_block_config_3_01_coordinates_01_4_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20capmemcell_3c_20coordinates_20_3e_20_3e',['BackendContainerTrait&lt; CapMemCell&lt; Coordinates &gt; &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_cap_mem_cell_3_01_coordinates_01_4_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20commoncorrelationconfig_20_3e',['BackendContainerTrait&lt; CommonCorrelationConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_correlation_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20commonneuronbackendconfig_20_3e',['BackendContainerTrait&lt; CommonNeuronBackendConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_neuron_backend_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20commonpadibusconfig_20_3e',['BackendContainerTrait&lt; CommonPADIBusConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_p_a_d_i_bus_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20commonphyconfigchip_20_3e',['BackendContainerTrait&lt; CommonPhyConfigChip &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_phy_config_chip_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20commonphyconfigfpga_20_3e',['BackendContainerTrait&lt; CommonPhyConfigFPGA &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_phy_config_f_p_g_a_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20commonstpconfig_20_3e',['BackendContainerTrait&lt; CommonSTPConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_s_t_p_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20commonsynramconfig_20_3e',['BackendContainerTrait&lt; CommonSynramConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_synram_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20crossbarinputdropcounter_20_3e',['BackendContainerTrait&lt; CrossbarInputDropCounter &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_input_drop_counter_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20crossbarnode_20_3e',['BackendContainerTrait&lt; CrossbarNode &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_node_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20crossbaroutputconfig_20_3e',['BackendContainerTrait&lt; CrossbarOutputConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_output_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20crossbaroutputeventcounter_20_3e',['BackendContainerTrait&lt; CrossbarOutputEventCounter &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_output_event_counter_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20dacchannel_20_3e',['BackendContainerTrait&lt; DACChannel &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_d_a_c_channel_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20daccontrol_20_3e',['BackendContainerTrait&lt; DACControl &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_d_a_c_control_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20eventrecordingconfig_20_3e',['BackendContainerTrait&lt; EventRecordingConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_event_recording_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20externalppumemorybyte_20_3e',['BackendContainerTrait&lt; ExternalPPUMemoryByte &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_external_p_p_u_memory_byte_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20fpgadevicedna_20_3e',['BackendContainerTrait&lt; FPGADeviceDNA &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_f_p_g_a_device_d_n_a_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20hicannarqstatus_20_3e',['BackendContainerTrait&lt; HicannARQStatus &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_hicann_a_r_q_status_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20ina219config_20_3e',['BackendContainerTrait&lt; INA219Config &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_i_n_a219_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20ina219status_20_3e',['BackendContainerTrait&lt; INA219Status &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_i_n_a219_status_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20jtagclockscaler_20_3e',['BackendContainerTrait&lt; JTAGClockScaler &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_j_t_a_g_clock_scaler_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20jtagidcode_20_3e',['BackendContainerTrait&lt; JTAGIdCode &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_j_t_a_g_id_code_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20madcconfig_20_3e',['BackendContainerTrait&lt; MADCConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_m_a_d_c_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20madccontrol_20_3e',['BackendContainerTrait&lt; MADCControl &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_m_a_d_c_control_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20neuronbackendconfig_3c_20coordinates_20_3e_20_3e',['BackendContainerTrait&lt; NeuronBackendConfig&lt; Coordinates &gt; &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_backend_config_3_01_coordinates_01_4_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20neuronbackendsramtimingconfig_20_3e',['BackendContainerTrait&lt; NeuronBackendSRAMTimingConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_backend_s_r_a_m_timing_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20neuronreset_20_3e',['BackendContainerTrait&lt; NeuronReset &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_reset_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20neuronsramtimingconfig_20_3e',['BackendContainerTrait&lt; NeuronSRAMTimingConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_s_r_a_m_timing_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20nullpayloadreadable_20_3e',['BackendContainerTrait&lt; NullPayloadReadable &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_null_payload_readable_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20padievent_20_3e',['BackendContainerTrait&lt; PADIEvent &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_a_d_i_event_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20padmultiplexerconfig_20_3e',['BackendContainerTrait&lt; PadMultiplexerConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_pad_multiplexer_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20perftest_20_3e',['BackendContainerTrait&lt; PerfTest &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_perf_test_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20perfteststatus_20_3e',['BackendContainerTrait&lt; PerfTestStatus &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_perf_test_status_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20phyconfigchip_20_3e',['BackendContainerTrait&lt; PhyConfigChip &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_config_chip_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20phyconfigfpga_20_3e',['BackendContainerTrait&lt; PhyConfigFPGA &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_config_f_p_g_a_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20phystatus_20_3e',['BackendContainerTrait&lt; PhyStatus &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_status_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20pllclockoutputblock_20_3e',['BackendContainerTrait&lt; PLLClockOutputBlock &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_l_l_clock_output_block_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20pllselftest_20_3e',['BackendContainerTrait&lt; PLLSelfTest &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_l_l_self_test_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20pllselfteststatus_20_3e',['BackendContainerTrait&lt; PLLSelfTestStatus &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_l_l_self_test_status_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20pollingomnibusblock_20_3e',['BackendContainerTrait&lt; PollingOmnibusBlock &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_polling_omnibus_block_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20pollingomnibusblockconfig_20_3e',['BackendContainerTrait&lt; PollingOmnibusBlockConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_polling_omnibus_block_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20ppucontrolregister_20_3e',['BackendContainerTrait&lt; PPUControlRegister &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_control_register_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20ppumemory_20_3e',['BackendContainerTrait&lt; PPUMemory &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_memory_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20ppumemoryblock_20_3e',['BackendContainerTrait&lt; PPUMemoryBlock &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_memory_block_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20ppumemoryword_20_3e',['BackendContainerTrait&lt; PPUMemoryWord &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_memory_word_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20ppustatusregister_20_3e',['BackendContainerTrait&lt; PPUStatusRegister &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_status_register_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20readoutsourceselection_20_3e',['BackendContainerTrait&lt; ReadoutSourceSelection &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_readout_source_selection_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20resetchip_20_3e',['BackendContainerTrait&lt; ResetChip &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_reset_chip_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20resetjtagtap_20_3e',['BackendContainerTrait&lt; ResetJTAGTap &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_reset_j_t_a_g_tap_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20shiftregister_20_3e',['BackendContainerTrait&lt; ShiftRegister &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_shift_register_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20spikecounterread_20_3e',['BackendContainerTrait&lt; SpikeCounterRead &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_counter_read_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20spikecounterreset_20_3e',['BackendContainerTrait&lt; SpikeCounterReset &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_counter_reset_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20spikepack1tochip_20_3e',['BackendContainerTrait&lt; SpikePack1ToChip &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_pack1_to_chip_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20spikepack2tochip_20_3e',['BackendContainerTrait&lt; SpikePack2ToChip &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_pack2_to_chip_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20spikepack3tochip_20_3e',['BackendContainerTrait&lt; SpikePack3ToChip &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_pack3_to_chip_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20synapsebiasselection_20_3e',['BackendContainerTrait&lt; SynapseBiasSelection &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_bias_selection_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20synapsedriversramtimingconfig_20_3e',['BackendContainerTrait&lt; SynapseDriverSRAMTimingConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_driver_s_r_a_m_timing_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20systimesync_20_3e',['BackendContainerTrait&lt; SystimeSync &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_systime_sync_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20systimesyncbase_20_3e',['BackendContainerTrait&lt; SystimeSyncBase &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_systime_sync_base_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20timer_20_3e',['BackendContainerTrait&lt; Timer &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_timer_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v1_3a_3acadcsamplequad_20_3e',['BackendContainerTrait&lt; v1::CADCSampleQuad &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v1_1_1_c_a_d_c_sample_quad_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v1_3a_3acolumncorrelationquad_20_3e',['BackendContainerTrait&lt; v1::ColumnCorrelationQuad &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v1_1_1_column_correlation_quad_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v1_3a_3acolumncurrentquad_20_3e',['BackendContainerTrait&lt; v1::ColumnCurrentQuad &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v1_1_1_column_current_quad_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v1_3a_3acorrelationreset_20_3e',['BackendContainerTrait&lt; v1::CorrelationReset &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v1_1_1_correlation_reset_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v1_3a_3aneuronconfig_20_3e',['BackendContainerTrait&lt; v1::NeuronConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v1_1_1_neuron_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v1_3a_3aneuronresetquad_20_3e',['BackendContainerTrait&lt; v1::NeuronResetQuad &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v1_1_1_neuron_reset_quad_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v1_3a_3areferencegeneratorconfig_20_3e',['BackendContainerTrait&lt; v1::ReferenceGeneratorConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v1_1_1_reference_generator_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v1_3a_3asynapsecorrelationcalibquad_20_3e',['BackendContainerTrait&lt; v1::SynapseCorrelationCalibQuad &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v1_1_1_synapse_correlation_calib_quad_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v1_3a_3asynapsedriverconfig_20_3e',['BackendContainerTrait&lt; v1::SynapseDriverConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v1_1_1_synapse_driver_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v1_3a_3asynapselabelquad_20_3e',['BackendContainerTrait&lt; v1::SynapseLabelQuad &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v1_1_1_synapse_label_quad_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v1_3a_3asynapsequad_20_3e',['BackendContainerTrait&lt; v1::SynapseQuad &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v1_1_1_synapse_quad_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v1_3a_3asynapseweightquad_20_3e',['BackendContainerTrait&lt; v1::SynapseWeightQuad &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v1_1_1_synapse_weight_quad_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v2_3a_3acadcsamplequad_20_3e',['BackendContainerTrait&lt; v2::CADCSampleQuad &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_c_a_d_c_sample_quad_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v2_3a_3acolumncorrelationquad_20_3e',['BackendContainerTrait&lt; v2::ColumnCorrelationQuad &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_column_correlation_quad_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v2_3a_3acolumncurrentquad_20_3e',['BackendContainerTrait&lt; v2::ColumnCurrentQuad &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_column_current_quad_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v2_3a_3acorrelationreset_20_3e',['BackendContainerTrait&lt; v2::CorrelationReset &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_correlation_reset_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v2_3a_3aneuronconfig_20_3e',['BackendContainerTrait&lt; v2::NeuronConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_neuron_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v2_3a_3aneuronresetquad_20_3e',['BackendContainerTrait&lt; v2::NeuronResetQuad &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_neuron_reset_quad_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v2_3a_3areferencegeneratorconfig_20_3e',['BackendContainerTrait&lt; v2::ReferenceGeneratorConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_reference_generator_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v2_3a_3asynapsecorrelationcalibquad_20_3e',['BackendContainerTrait&lt; v2::SynapseCorrelationCalibQuad &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_synapse_correlation_calib_quad_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v2_3a_3asynapsedriverconfig_20_3e',['BackendContainerTrait&lt; v2::SynapseDriverConfig &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_synapse_driver_config_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v2_3a_3asynapselabelquad_20_3e',['BackendContainerTrait&lt; v2::SynapseLabelQuad &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_synapse_label_quad_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v2_3a_3asynapsequad_20_3e',['BackendContainerTrait&lt; v2::SynapseQuad &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_synapse_quad_01_4.html',1,'haldls::vx::detail']]],
  ['backendcontainertrait_3c_20v2_3a_3asynapseweightquad_20_3e',['BackendContainerTrait&lt; v2::SynapseWeightQuad &gt;',['../structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_synapse_weight_quad_01_4.html',1,'haldls::vx::detail']]],
  ['background_2eh',['background.h',['../background_8h.html',1,'(Global Namespace)'],['../v1_2background_8h.html',1,'(Global Namespace)'],['../v2_2background_8h.html',1,'(Global Namespace)']]],
  ['background_5fspike_5fsource_5fbase_5faddress',['background_spike_source_base_address',['../namespacehaldls_1_1vx.html#a67c27396b07ca3b58f4c2a7451e602dd',1,'haldls::vx::background_spike_source_base_address()'],['../namespacehaldls_1_1vx_1_1v1.html#a5d34da1ab308b5466cbd557288739ceb',1,'haldls::vx::v1::background_spike_source_base_address()'],['../namespacehaldls_1_1vx_1_1v2.html#a8db0bf33a97e4c2368ba595e5fa62d89',1,'haldls::vx::v2::background_spike_source_base_address()']]],
  ['backgroundspikesource',['BackgroundSpikeSource',['../classhaldls_1_1vx_1_1_background_spike_source.html',1,'haldls::vx::BackgroundSpikeSource'],['../classhaldls_1_1vx_1_1_background_spike_source.html#a0db0382de9a059b9653aaad1b6565f1f',1,'haldls::vx::BackgroundSpikeSource::BackgroundSpikeSource()'],['../namespacehaldls_1_1vx_1_1v1.html#af8a176cafc24428aca099d081f167fb2',1,'haldls::vx::v1::BackgroundSpikeSource()'],['../namespacehaldls_1_1vx_1_1v2.html#a4d8475b54cf7b85a35e7bf48049d21c6',1,'haldls::vx::v2::BackgroundSpikeSource()']]],
  ['barrier',['Barrier',['../classhaldls_1_1vx_1_1_barrier.html',1,'haldls::vx::Barrier'],['../classhaldls_1_1vx_1_1_barrier.html#a00da946507d00ce5b4a85f2303e1f631',1,'haldls::vx::Barrier::Barrier()'],['../namespacehaldls_1_1vx_1_1v1.html#ac120bb203db61177fefcd33a6b1d6063',1,'haldls::vx::v1::Barrier()'],['../namespacehaldls_1_1vx_1_1v2.html#ab04dded1b0dadf2e05a04ebd8d639ada',1,'haldls::vx::v2::Barrier()']]],
  ['barrier_2eh',['barrier.h',['../barrier_8h.html',1,'(Global Namespace)'],['../v1_2barrier_8h.html',1,'(Global Namespace)'],['../v2_2barrier_8h.html',1,'(Global Namespace)']]],
  ['bias_5fselection_5ftype',['bias_selection_type',['../classhaldls_1_1vx_1_1_synapse_bias_selection.html#aa755c14ea3aa0439fd8b530e87d47fd3',1,'haldls::vx::SynapseBiasSelection']]],
  ['bits10',['bits10',['../classhaldls_1_1vx_1_1_i_n_a219_config.html#a46fdff12c901c921345eedfad4c549acab556ebd6700cf2ca08bd8c1700a3f06d',1,'haldls::vx::INA219Config']]],
  ['bits11',['bits11',['../classhaldls_1_1vx_1_1_i_n_a219_config.html#a46fdff12c901c921345eedfad4c549acae60cb9161cb1c16ac84fec0b731f02cf',1,'haldls::vx::INA219Config']]],
  ['bits12',['bits12',['../classhaldls_1_1vx_1_1_i_n_a219_config.html#a46fdff12c901c921345eedfad4c549aca411ff19b9dfd6a96640ca12dbe847563',1,'haldls::vx::INA219Config']]],
  ['bits12_5fsamples1',['bits12_samples1',['../classhaldls_1_1vx_1_1_i_n_a219_config.html#a46fdff12c901c921345eedfad4c549aca38c9c7ee5a8f78e100222d9b064a9b39',1,'haldls::vx::INA219Config']]],
  ['bits12_5fsamples128',['bits12_samples128',['../classhaldls_1_1vx_1_1_i_n_a219_config.html#a46fdff12c901c921345eedfad4c549aca4d74d678f64354fe88ee8e787eb22a76',1,'haldls::vx::INA219Config']]],
  ['bits12_5fsamples16',['bits12_samples16',['../classhaldls_1_1vx_1_1_i_n_a219_config.html#a46fdff12c901c921345eedfad4c549acaee196bf6d536b0bf771cd89407a4287a',1,'haldls::vx::INA219Config']]],
  ['bits12_5fsamples2',['bits12_samples2',['../classhaldls_1_1vx_1_1_i_n_a219_config.html#a46fdff12c901c921345eedfad4c549aca58b67593aa92148d1636b9117d590589',1,'haldls::vx::INA219Config']]],
  ['bits12_5fsamples32',['bits12_samples32',['../classhaldls_1_1vx_1_1_i_n_a219_config.html#a46fdff12c901c921345eedfad4c549aca8dfae2455ea1f640154a336161be141e',1,'haldls::vx::INA219Config']]],
  ['bits12_5fsamples4',['bits12_samples4',['../classhaldls_1_1vx_1_1_i_n_a219_config.html#a46fdff12c901c921345eedfad4c549aca5cf9197380c727924a0df8e7e5d26edd',1,'haldls::vx::INA219Config']]],
  ['bits12_5fsamples64',['bits12_samples64',['../classhaldls_1_1vx_1_1_i_n_a219_config.html#a46fdff12c901c921345eedfad4c549acaa2afad75a61b1df0280f5bfbfd370233',1,'haldls::vx::INA219Config']]],
  ['bits12_5fsamples8',['bits12_samples8',['../classhaldls_1_1vx_1_1_i_n_a219_config.html#a46fdff12c901c921345eedfad4c549aca61e926caf73eee9fd475b004e6b7c037',1,'haldls::vx::INA219Config']]],
  ['bits9',['bits9',['../classhaldls_1_1vx_1_1_i_n_a219_config.html#a46fdff12c901c921345eedfad4c549acae9b8c39e2d788c411633fca416694512',1,'haldls::vx::INA219Config']]],
  ['block_2eh',['block.h',['../block_8h.html',1,'(Global Namespace)'],['../v1_2block_8h.html',1,'(Global Namespace)'],['../v2_2block_8h.html',1,'(Global Namespace)']]],
  ['blockpostpulse',['BlockPostPulse',['../classhaldls_1_1vx_1_1_block_post_pulse.html',1,'haldls::vx::BlockPostPulse'],['../classhaldls_1_1vx_1_1_block_post_pulse.html#aae98838f3c0fb9656bbcfcdd71aad518',1,'haldls::vx::BlockPostPulse::BlockPostPulse()'],['../namespacehaldls_1_1vx_1_1v1.html#a4ea017d166f41db6cea457e2f65e2659',1,'haldls::vx::v1::BlockPostPulse()'],['../namespacehaldls_1_1vx_1_1v2.html#a8e6ca4dc126e5981c3c710defa3ffcde',1,'haldls::vx::v2::BlockPostPulse()']]],
  ['boosta',['BoostA',['../structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_boost_a.html',1,'haldls::vx::CapMemBlockConfig&lt; Coordinates &gt;::BoostA'],['../structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_boost_a.html#a9d306d7f85ee368920203c6459d010e1',1,'haldls::vx::CapMemBlockConfig::BoostA::BoostA()'],['../structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_boost_a.html#a00b6b48af6bb766f3b27cb058519f5df',1,'haldls::vx::CapMemBlockConfig::BoostA::BoostA(uintmax_t const val)']]],
  ['boostb',['BoostB',['../structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_boost_b.html',1,'haldls::vx::CapMemBlockConfig&lt; Coordinates &gt;::BoostB'],['../structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_boost_b.html#a902ff29586dce622076c87dcba756ea5',1,'haldls::vx::CapMemBlockConfig::BoostB::BoostB()'],['../structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_boost_b.html#a456a8e6534729a4ced8cdce29871b02d',1,'haldls::vx::CapMemBlockConfig::BoostB::BoostB(uintmax_t const val)']]],
  ['boostfactor',['BoostFactor',['../structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_boost_factor.html',1,'haldls::vx::CapMemBlockConfig&lt; Coordinates &gt;::BoostFactor'],['../structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_boost_factor.html#a928ffd659b8e9c0b266bf19b416d2e01',1,'haldls::vx::CapMemBlockConfig::BoostFactor::BoostFactor()'],['../structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_boost_factor.html#a940570536371838f889e3bd50e34a4d6',1,'haldls::vx::CapMemBlockConfig::BoostFactor::BoostFactor(uintmax_t const val)']]],
  ['bottom_5fppu_5fbase_5faddress',['bottom_ppu_base_address',['../namespacehaldls_1_1vx.html#a6f858dda7dc6467c0408377a22ee3e67',1,'haldls::vx::bottom_ppu_base_address()'],['../namespacehaldls_1_1vx_1_1v1.html#aa18ff1e644bace657665ebcceeefc047',1,'haldls::vx::v1::bottom_ppu_base_address()'],['../namespacehaldls_1_1vx_1_1v2.html#a9032a4c1f4e55028b6af30141efff531',1,'haldls::vx::v2::bottom_ppu_base_address()']]],
  ['buffer_5ftype',['buffer_type',['../classhaldls_1_1vx_1_1_pad_multiplexer_config.html#aa2d1b381beb9d3d7f98e88bc118d22ca',1,'haldls::vx::PadMultiplexerConfig']]],
  ['busvoltage',['BusVoltage',['../structhaldls_1_1vx_1_1_i_n_a219_status_1_1_bus_voltage.html',1,'haldls::vx::INA219Status::BusVoltage'],['../structhaldls_1_1vx_1_1_i_n_a219_status_1_1_bus_voltage.html#a153a729d7aefa7da6db70f15654cf126',1,'haldls::vx::INA219Status::BusVoltage::BusVoltage()']]]
];
