INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week4/project_1/project_1.srcs/sources_1/new/arithmetic_circuits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module RCA
INFO: [VRFC 10-311] analyzing module parametric_RCA
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-311] analyzing module Add_Sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week4/project_1/project_1.srcs/sim_1/new/rpa_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_tb
