{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744742428180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744742428182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 15 14:40:27 2025 " "Processing started: Tue Apr 15 14:40:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744742428182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744742428182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testbench -c testbench " "Command: quartus_map --read_settings_files=on --write_settings_files=off testbench -c testbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744742428182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744742429102 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744742429103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stream_codec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stream_codec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stream_codec-behavioral " "Found design unit 1: stream_codec-behavioral" {  } { { "stream_codec.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/stream_codec.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744742441983 ""} { "Info" "ISGN_ENTITY_NAME" "1 stream_codec " "Found entity 1: stream_codec" {  } { { "stream_codec.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/stream_codec.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744742441983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744742441983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_dac-sequential " "Found design unit 1: spi_dac-sequential" {  } { { "spi_dac.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/spi_dac.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744742442000 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_dac " "Found entity 1: spi_dac" {  } { { "spi_dac.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/spi_dac.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744742442000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744742442000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_adc-convertible " "Found design unit 1: spi_adc-convertible" {  } { { "spi_adc.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/spi_adc.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744742442016 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_adc " "Found entity 1: spi_adc" {  } { { "spi_adc.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/spi_adc.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744742442016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744742442016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_codec_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_codec_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_codec_fsm-behavioral " "Found design unit 1: ram_codec_fsm-behavioral" {  } { { "ram_codec_fsm.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/ram_codec_fsm.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744742442033 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_codec_fsm " "Found entity 1: ram_codec_fsm" {  } { { "ram_codec_fsm.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/ram_codec_fsm.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744742442033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744742442033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_test-behavioral " "Found design unit 1: ps2_test-behavioral" {  } { { "ps2_test.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/ps2_test.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744742442051 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_test " "Found entity 1: ps2_test" {  } { { "ps2_test.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/ps2_test.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744742442051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744742442051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_codec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_codec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_codec-behavioral " "Found design unit 1: i2c_codec-behavioral" {  } { { "i2c_codec.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/i2c_codec.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744742442068 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_codec " "Found entity 1: i2c_codec" {  } { { "i2c_codec.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/i2c_codec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744742442068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744742442068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-behavioral " "Found design unit 1: clock_div-behavioral" {  } { { "clock_div.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/clock_div.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744742442081 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/clock_div.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744742442081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744742442081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.bdf" "" { Schematic "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744742442085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744742442085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744742442180 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK " "Pin \"CLK\" not connected" {  } { { "testbench.bdf" "" { Schematic "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/testbench.bdf" { { 640 -432 -264 656 "CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1744742442193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_codec i2c_codec:inst4 " "Elaborating entity \"i2c_codec\" for hierarchy \"i2c_codec:inst4\"" {  } { { "testbench.bdf" "inst4" { Schematic "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/testbench.bdf" { { 80 544 736 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744742442207 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ack_bit2 i2c_codec.vhd(33) " "VHDL Signal Declaration warning at i2c_codec.vhd(33): used implicit default value for signal \"ack_bit2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "i2c_codec.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/i2c_codec.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744742442232 "|testbench|i2c_codec:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:inst2 " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:inst2\"" {  } { { "testbench.bdf" "inst2" { Schematic "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/testbench.bdf" { { 96 56 208 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744742442234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_codec_fsm ram_codec_fsm:inst5 " "Elaborating entity \"ram_codec_fsm\" for hierarchy \"ram_codec_fsm:inst5\"" {  } { { "testbench.bdf" "inst5" { Schematic "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/testbench.bdf" { { 160 256 456 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744742442259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stream_codec stream_codec:inst " "Elaborating entity \"stream_codec\" for hierarchy \"stream_codec:inst\"" {  } { { "testbench.bdf" "inst" { Schematic "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/testbench.bdf" { { 288 536 768 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744742442285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_adc spi_adc:inst13 " "Elaborating entity \"spi_adc\" for hierarchy \"spi_adc:inst13\"" {  } { { "testbench.bdf" "inst13" { Schematic "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/testbench.bdf" { { 640 208 400 784 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744742442308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:inst6 " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:inst6\"" {  } { { "testbench.bdf" "inst6" { Schematic "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/testbench.bdf" { { 600 -144 8 680 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744742442330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_dac spi_dac:inst1 " "Elaborating entity \"spi_dac\" for hierarchy \"spi_dac:inst1\"" {  } { { "testbench.bdf" "inst1" { Schematic "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/testbench.bdf" { { 976 88 248 1120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744742442350 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_reg spi_dac.vhd(41) " "VHDL Process Statement warning at spi_dac.vhd(41): signal \"data_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_dac.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/spi_dac.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744742442373 "|testbench|spi_dac:inst1"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_codec.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/i2c_codec.vhd" 38 -1 0 } } { "spi_adc.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/spi_adc.vhd" 5 -1 0 } } { "i2c_codec.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/i2c_codec.vhd" 17 -1 0 } } { "i2c_codec.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/i2c_codec.vhd" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1744742443423 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1744742443423 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744742443703 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi_adc:inst13\|cs High " "Register spi_adc:inst13\|cs will power up to High" {  } { { "spi_adc.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/spi_adc.vhd" 5 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1744742443849 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2c_codec:inst4\|i2c_sda~en High " "Register i2c_codec:inst4\|i2c_sda~en will power up to High" {  } { { "i2c_codec.vhd" "" { Text "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/i2c_codec.vhd" 17 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1744742443849 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1744742443849 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744742444759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744742444759 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "testbench.bdf" "" { Schematic "C:/Users/yarma/OneDrive - purdue.edu/Software files/testbench/testbench.bdf" { { 640 -432 -264 656 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744742444908 "|testbench|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744742444908 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "589 " "Implemented 589 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744742444909 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744742444909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "535 " "Implemented 535 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744742444909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744742444909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744742444948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 15 14:40:44 2025 " "Processing ended: Tue Apr 15 14:40:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744742444948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744742444948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744742444948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744742444948 ""}
