---
title: "이온 주입 및 확산 공정을 사용한 저항 소자의 제작"
date: "2019-07-22T22:40:32.169Z"
template: "post"
draft: false
slug: "/posts/91680"
category: "Nano Physics"
tags: 
 - "Resister Design"
 - "n implantation resistor"
 - "Fabrication"
description: "EDISON 사이언스 앱을 활용하여 이온 주입 및 확산 공정을 사용한 저항 소자의 제작"
---
##Resister Design
![Aspect ratio](/media/POST/9168/0.jpg)

- Multi contact
- Silicide
- Variable length
- Other geometries : Taper, Circle, Spiral

####n implantation resistor
![Aspect ratio](/media/POST/9168/1.jpg)

##Chip Design
###Make Design
![Aspect ratio](/media/POST/9168/2.jpg)

127mm x 127mm (5’ x 5’) 6 x 6 unit cells, align key


![Aspect ratio](/media/POST/9168/3.jpg)

Unit cell design


###Design details
![Aspect ratio](/media/POST/9168/4.jpg)

Implant resistor (W =20μm) Design

![Aspect ratio](/media/POST/9168/5.jpg)

TLM(Transmission line measurement) Pattern

##Fabrication
###IC n implantation resistor 
- Type : N resistor
- Wafer : 4’ (p-substrate)
- Process : >2um process (minimum feature) 
- Doping : Implantation (Dose, Energy Split) 
- Thermal Process (Drive-in, Sillicidation)
- SIMS (Secondary ion mass spectrometry)

##Chip Design
![Aspect ratio](/media/POST/9168/6.jpg)

Hall measurement pattern (experiments Hall effect)

##Process Step
###Implantation channel fabrication process
![Aspect ratio](/media/POST/9168/7.jpg)

###Silicide contact fabrication process
![Aspect ratio](/media/POST/9168/8.jpg)

###BEOL Process
![Aspect ratio](/media/POST/9168/9.jpg)

##Simulation
![Aspect ratio](/media/POST/9168/10.jpg)

![Aspect ratio](/media/POST/9168/11.jpg)
