
Seeed-LoRa-E5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001e4c0  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013dc  0801e600  0801e600  0001f600  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .USER_embedded_Keys 000000c0  0801f9dc  0801f9dc  000209dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0801fa9c  0801fa9c  00021308  2**0
                  CONTENTS
  5 .ARM          00000008  0801fa9c  0801fa9c  00020a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0801faa4  0801faa4  00021308  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0801faa4  0801faa4  00020aa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  0801faa8  0801faa8  00020aa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000308  20000000  0801faac  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00002220  20000308  0801fdb4  00021308  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002528  0801fdb4  00021528  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00021308  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003ed3d  00000000  00000000  00021332  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000a2e1  00000000  00000000  0006006f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000032c0  00000000  00000000  0006a350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002686  00000000  00000000  0006d610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000288de  00000000  00000000  0006fc96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000439a4  00000000  00000000  00098574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb5bd  00000000  00000000  000dbf18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001a74d5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000ddfc  00000000  00000000  001a7518  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  001b5314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000308 	.word	0x20000308
 800015c:	00000000 	.word	0x00000000
 8000160:	0801e5e8 	.word	0x0801e5e8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000030c 	.word	0x2000030c
 800017c:	0801e5e8 	.word	0x0801e5e8

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_frsub>:
 8000b58:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b5c:	e002      	b.n	8000b64 <__addsf3>
 8000b5e:	bf00      	nop

08000b60 <__aeabi_fsub>:
 8000b60:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b64 <__addsf3>:
 8000b64:	0042      	lsls	r2, r0, #1
 8000b66:	bf1f      	itttt	ne
 8000b68:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b6c:	ea92 0f03 	teqne	r2, r3
 8000b70:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b74:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b78:	d06a      	beq.n	8000c50 <__addsf3+0xec>
 8000b7a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b7e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b82:	bfc1      	itttt	gt
 8000b84:	18d2      	addgt	r2, r2, r3
 8000b86:	4041      	eorgt	r1, r0
 8000b88:	4048      	eorgt	r0, r1
 8000b8a:	4041      	eorgt	r1, r0
 8000b8c:	bfb8      	it	lt
 8000b8e:	425b      	neglt	r3, r3
 8000b90:	2b19      	cmp	r3, #25
 8000b92:	bf88      	it	hi
 8000b94:	4770      	bxhi	lr
 8000b96:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b9e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000baa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bae:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4249      	negne	r1, r1
 8000bb6:	ea92 0f03 	teq	r2, r3
 8000bba:	d03f      	beq.n	8000c3c <__addsf3+0xd8>
 8000bbc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bc4:	eb10 000c 	adds.w	r0, r0, ip
 8000bc8:	f1c3 0320 	rsb	r3, r3, #32
 8000bcc:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bd4:	d502      	bpl.n	8000bdc <__addsf3+0x78>
 8000bd6:	4249      	negs	r1, r1
 8000bd8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bdc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000be0:	d313      	bcc.n	8000c0a <__addsf3+0xa6>
 8000be2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000be6:	d306      	bcc.n	8000bf6 <__addsf3+0x92>
 8000be8:	0840      	lsrs	r0, r0, #1
 8000bea:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bee:	f102 0201 	add.w	r2, r2, #1
 8000bf2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bf4:	d251      	bcs.n	8000c9a <__addsf3+0x136>
 8000bf6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bfa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bfe:	bf08      	it	eq
 8000c00:	f020 0001 	biceq.w	r0, r0, #1
 8000c04:	ea40 0003 	orr.w	r0, r0, r3
 8000c08:	4770      	bx	lr
 8000c0a:	0049      	lsls	r1, r1, #1
 8000c0c:	eb40 0000 	adc.w	r0, r0, r0
 8000c10:	3a01      	subs	r2, #1
 8000c12:	bf28      	it	cs
 8000c14:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c18:	d2ed      	bcs.n	8000bf6 <__addsf3+0x92>
 8000c1a:	fab0 fc80 	clz	ip, r0
 8000c1e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c22:	ebb2 020c 	subs.w	r2, r2, ip
 8000c26:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c2a:	bfaa      	itet	ge
 8000c2c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c30:	4252      	neglt	r2, r2
 8000c32:	4318      	orrge	r0, r3
 8000c34:	bfbc      	itt	lt
 8000c36:	40d0      	lsrlt	r0, r2
 8000c38:	4318      	orrlt	r0, r3
 8000c3a:	4770      	bx	lr
 8000c3c:	f092 0f00 	teq	r2, #0
 8000c40:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c44:	bf06      	itte	eq
 8000c46:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c4a:	3201      	addeq	r2, #1
 8000c4c:	3b01      	subne	r3, #1
 8000c4e:	e7b5      	b.n	8000bbc <__addsf3+0x58>
 8000c50:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c54:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c58:	bf18      	it	ne
 8000c5a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c5e:	d021      	beq.n	8000ca4 <__addsf3+0x140>
 8000c60:	ea92 0f03 	teq	r2, r3
 8000c64:	d004      	beq.n	8000c70 <__addsf3+0x10c>
 8000c66:	f092 0f00 	teq	r2, #0
 8000c6a:	bf08      	it	eq
 8000c6c:	4608      	moveq	r0, r1
 8000c6e:	4770      	bx	lr
 8000c70:	ea90 0f01 	teq	r0, r1
 8000c74:	bf1c      	itt	ne
 8000c76:	2000      	movne	r0, #0
 8000c78:	4770      	bxne	lr
 8000c7a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c7e:	d104      	bne.n	8000c8a <__addsf3+0x126>
 8000c80:	0040      	lsls	r0, r0, #1
 8000c82:	bf28      	it	cs
 8000c84:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c88:	4770      	bx	lr
 8000c8a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c8e:	bf3c      	itt	cc
 8000c90:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bxcc	lr
 8000c96:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c9a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c9e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca2:	4770      	bx	lr
 8000ca4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca8:	bf16      	itet	ne
 8000caa:	4608      	movne	r0, r1
 8000cac:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb0:	4601      	movne	r1, r0
 8000cb2:	0242      	lsls	r2, r0, #9
 8000cb4:	bf06      	itte	eq
 8000cb6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cba:	ea90 0f01 	teqeq	r0, r1
 8000cbe:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cc2:	4770      	bx	lr

08000cc4 <__aeabi_ui2f>:
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	e004      	b.n	8000cd4 <__aeabi_i2f+0x8>
 8000cca:	bf00      	nop

08000ccc <__aeabi_i2f>:
 8000ccc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cd0:	bf48      	it	mi
 8000cd2:	4240      	negmi	r0, r0
 8000cd4:	ea5f 0c00 	movs.w	ip, r0
 8000cd8:	bf08      	it	eq
 8000cda:	4770      	bxeq	lr
 8000cdc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ce0:	4601      	mov	r1, r0
 8000ce2:	f04f 0000 	mov.w	r0, #0
 8000ce6:	e01c      	b.n	8000d22 <__aeabi_l2f+0x2a>

08000ce8 <__aeabi_ul2f>:
 8000ce8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cec:	bf08      	it	eq
 8000cee:	4770      	bxeq	lr
 8000cf0:	f04f 0300 	mov.w	r3, #0
 8000cf4:	e00a      	b.n	8000d0c <__aeabi_l2f+0x14>
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_l2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d04:	d502      	bpl.n	8000d0c <__aeabi_l2f+0x14>
 8000d06:	4240      	negs	r0, r0
 8000d08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0c:	ea5f 0c01 	movs.w	ip, r1
 8000d10:	bf02      	ittt	eq
 8000d12:	4684      	moveq	ip, r0
 8000d14:	4601      	moveq	r1, r0
 8000d16:	2000      	moveq	r0, #0
 8000d18:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d1c:	bf08      	it	eq
 8000d1e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d22:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d26:	fabc f28c 	clz	r2, ip
 8000d2a:	3a08      	subs	r2, #8
 8000d2c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d30:	db10      	blt.n	8000d54 <__aeabi_l2f+0x5c>
 8000d32:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d36:	4463      	add	r3, ip
 8000d38:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d3c:	f1c2 0220 	rsb	r2, r2, #32
 8000d40:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d44:	fa20 f202 	lsr.w	r2, r0, r2
 8000d48:	eb43 0002 	adc.w	r0, r3, r2
 8000d4c:	bf08      	it	eq
 8000d4e:	f020 0001 	biceq.w	r0, r0, #1
 8000d52:	4770      	bx	lr
 8000d54:	f102 0220 	add.w	r2, r2, #32
 8000d58:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5c:	f1c2 0220 	rsb	r2, r2, #32
 8000d60:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d64:	fa21 f202 	lsr.w	r2, r1, r2
 8000d68:	eb43 0002 	adc.w	r0, r3, r2
 8000d6c:	bf08      	it	eq
 8000d6e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d72:	4770      	bx	lr

08000d74 <__aeabi_f2iz>:
 8000d74:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d78:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000d7c:	d30f      	bcc.n	8000d9e <__aeabi_f2iz+0x2a>
 8000d7e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000d82:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d86:	d90d      	bls.n	8000da4 <__aeabi_f2iz+0x30>
 8000d88:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d8c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000d90:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d94:	fa23 f002 	lsr.w	r0, r3, r2
 8000d98:	bf18      	it	ne
 8000d9a:	4240      	negne	r0, r0
 8000d9c:	4770      	bx	lr
 8000d9e:	f04f 0000 	mov.w	r0, #0
 8000da2:	4770      	bx	lr
 8000da4:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000da8:	d101      	bne.n	8000dae <__aeabi_f2iz+0x3a>
 8000daa:	0242      	lsls	r2, r0, #9
 8000dac:	d105      	bne.n	8000dba <__aeabi_f2iz+0x46>
 8000dae:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000db8:	4770      	bx	lr
 8000dba:	f04f 0000 	mov.w	r0, #0
 8000dbe:	4770      	bx	lr

08000dc0 <__aeabi_uldivmod>:
 8000dc0:	b953      	cbnz	r3, 8000dd8 <__aeabi_uldivmod+0x18>
 8000dc2:	b94a      	cbnz	r2, 8000dd8 <__aeabi_uldivmod+0x18>
 8000dc4:	2900      	cmp	r1, #0
 8000dc6:	bf08      	it	eq
 8000dc8:	2800      	cmpeq	r0, #0
 8000dca:	bf1c      	itt	ne
 8000dcc:	f04f 31ff 	movne.w	r1, #4294967295
 8000dd0:	f04f 30ff 	movne.w	r0, #4294967295
 8000dd4:	f000 b988 	b.w	80010e8 <__aeabi_idiv0>
 8000dd8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ddc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000de0:	f000 f806 	bl	8000df0 <__udivmoddi4>
 8000de4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000de8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dec:	b004      	add	sp, #16
 8000dee:	4770      	bx	lr

08000df0 <__udivmoddi4>:
 8000df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000df4:	9d08      	ldr	r5, [sp, #32]
 8000df6:	468e      	mov	lr, r1
 8000df8:	4604      	mov	r4, r0
 8000dfa:	4688      	mov	r8, r1
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d14a      	bne.n	8000e96 <__udivmoddi4+0xa6>
 8000e00:	428a      	cmp	r2, r1
 8000e02:	4617      	mov	r7, r2
 8000e04:	d962      	bls.n	8000ecc <__udivmoddi4+0xdc>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	b14e      	cbz	r6, 8000e20 <__udivmoddi4+0x30>
 8000e0c:	f1c6 0320 	rsb	r3, r6, #32
 8000e10:	fa01 f806 	lsl.w	r8, r1, r6
 8000e14:	fa20 f303 	lsr.w	r3, r0, r3
 8000e18:	40b7      	lsls	r7, r6
 8000e1a:	ea43 0808 	orr.w	r8, r3, r8
 8000e1e:	40b4      	lsls	r4, r6
 8000e20:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e24:	fa1f fc87 	uxth.w	ip, r7
 8000e28:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e2c:	0c23      	lsrs	r3, r4, #16
 8000e2e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e32:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e36:	fb01 f20c 	mul.w	r2, r1, ip
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x62>
 8000e3e:	18fb      	adds	r3, r7, r3
 8000e40:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e44:	f080 80ea 	bcs.w	800101c <__udivmoddi4+0x22c>
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	f240 80e7 	bls.w	800101c <__udivmoddi4+0x22c>
 8000e4e:	3902      	subs	r1, #2
 8000e50:	443b      	add	r3, r7
 8000e52:	1a9a      	subs	r2, r3, r2
 8000e54:	b2a3      	uxth	r3, r4
 8000e56:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e5a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e62:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e66:	459c      	cmp	ip, r3
 8000e68:	d909      	bls.n	8000e7e <__udivmoddi4+0x8e>
 8000e6a:	18fb      	adds	r3, r7, r3
 8000e6c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e70:	f080 80d6 	bcs.w	8001020 <__udivmoddi4+0x230>
 8000e74:	459c      	cmp	ip, r3
 8000e76:	f240 80d3 	bls.w	8001020 <__udivmoddi4+0x230>
 8000e7a:	443b      	add	r3, r7
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e82:	eba3 030c 	sub.w	r3, r3, ip
 8000e86:	2100      	movs	r1, #0
 8000e88:	b11d      	cbz	r5, 8000e92 <__udivmoddi4+0xa2>
 8000e8a:	40f3      	lsrs	r3, r6
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	e9c5 3200 	strd	r3, r2, [r5]
 8000e92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e96:	428b      	cmp	r3, r1
 8000e98:	d905      	bls.n	8000ea6 <__udivmoddi4+0xb6>
 8000e9a:	b10d      	cbz	r5, 8000ea0 <__udivmoddi4+0xb0>
 8000e9c:	e9c5 0100 	strd	r0, r1, [r5]
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	4608      	mov	r0, r1
 8000ea4:	e7f5      	b.n	8000e92 <__udivmoddi4+0xa2>
 8000ea6:	fab3 f183 	clz	r1, r3
 8000eaa:	2900      	cmp	r1, #0
 8000eac:	d146      	bne.n	8000f3c <__udivmoddi4+0x14c>
 8000eae:	4573      	cmp	r3, lr
 8000eb0:	d302      	bcc.n	8000eb8 <__udivmoddi4+0xc8>
 8000eb2:	4282      	cmp	r2, r0
 8000eb4:	f200 8105 	bhi.w	80010c2 <__udivmoddi4+0x2d2>
 8000eb8:	1a84      	subs	r4, r0, r2
 8000eba:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ebe:	2001      	movs	r0, #1
 8000ec0:	4690      	mov	r8, r2
 8000ec2:	2d00      	cmp	r5, #0
 8000ec4:	d0e5      	beq.n	8000e92 <__udivmoddi4+0xa2>
 8000ec6:	e9c5 4800 	strd	r4, r8, [r5]
 8000eca:	e7e2      	b.n	8000e92 <__udivmoddi4+0xa2>
 8000ecc:	2a00      	cmp	r2, #0
 8000ece:	f000 8090 	beq.w	8000ff2 <__udivmoddi4+0x202>
 8000ed2:	fab2 f682 	clz	r6, r2
 8000ed6:	2e00      	cmp	r6, #0
 8000ed8:	f040 80a4 	bne.w	8001024 <__udivmoddi4+0x234>
 8000edc:	1a8a      	subs	r2, r1, r2
 8000ede:	0c03      	lsrs	r3, r0, #16
 8000ee0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ee4:	b280      	uxth	r0, r0
 8000ee6:	b2bc      	uxth	r4, r7
 8000ee8:	2101      	movs	r1, #1
 8000eea:	fbb2 fcfe 	udiv	ip, r2, lr
 8000eee:	fb0e 221c 	mls	r2, lr, ip, r2
 8000ef2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ef6:	fb04 f20c 	mul.w	r2, r4, ip
 8000efa:	429a      	cmp	r2, r3
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x11e>
 8000efe:	18fb      	adds	r3, r7, r3
 8000f00:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000f04:	d202      	bcs.n	8000f0c <__udivmoddi4+0x11c>
 8000f06:	429a      	cmp	r2, r3
 8000f08:	f200 80e0 	bhi.w	80010cc <__udivmoddi4+0x2dc>
 8000f0c:	46c4      	mov	ip, r8
 8000f0e:	1a9b      	subs	r3, r3, r2
 8000f10:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f14:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f18:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f1c:	fb02 f404 	mul.w	r4, r2, r4
 8000f20:	429c      	cmp	r4, r3
 8000f22:	d907      	bls.n	8000f34 <__udivmoddi4+0x144>
 8000f24:	18fb      	adds	r3, r7, r3
 8000f26:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f2a:	d202      	bcs.n	8000f32 <__udivmoddi4+0x142>
 8000f2c:	429c      	cmp	r4, r3
 8000f2e:	f200 80ca 	bhi.w	80010c6 <__udivmoddi4+0x2d6>
 8000f32:	4602      	mov	r2, r0
 8000f34:	1b1b      	subs	r3, r3, r4
 8000f36:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f3a:	e7a5      	b.n	8000e88 <__udivmoddi4+0x98>
 8000f3c:	f1c1 0620 	rsb	r6, r1, #32
 8000f40:	408b      	lsls	r3, r1
 8000f42:	fa22 f706 	lsr.w	r7, r2, r6
 8000f46:	431f      	orrs	r7, r3
 8000f48:	fa0e f401 	lsl.w	r4, lr, r1
 8000f4c:	fa20 f306 	lsr.w	r3, r0, r6
 8000f50:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f54:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f58:	4323      	orrs	r3, r4
 8000f5a:	fa00 f801 	lsl.w	r8, r0, r1
 8000f5e:	fa1f fc87 	uxth.w	ip, r7
 8000f62:	fbbe f0f9 	udiv	r0, lr, r9
 8000f66:	0c1c      	lsrs	r4, r3, #16
 8000f68:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f6c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f70:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f74:	45a6      	cmp	lr, r4
 8000f76:	fa02 f201 	lsl.w	r2, r2, r1
 8000f7a:	d909      	bls.n	8000f90 <__udivmoddi4+0x1a0>
 8000f7c:	193c      	adds	r4, r7, r4
 8000f7e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f82:	f080 809c 	bcs.w	80010be <__udivmoddi4+0x2ce>
 8000f86:	45a6      	cmp	lr, r4
 8000f88:	f240 8099 	bls.w	80010be <__udivmoddi4+0x2ce>
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	443c      	add	r4, r7
 8000f90:	eba4 040e 	sub.w	r4, r4, lr
 8000f94:	fa1f fe83 	uxth.w	lr, r3
 8000f98:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f9c:	fb09 4413 	mls	r4, r9, r3, r4
 8000fa0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000fa4:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fa8:	45a4      	cmp	ip, r4
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x1ce>
 8000fac:	193c      	adds	r4, r7, r4
 8000fae:	f103 3eff 	add.w	lr, r3, #4294967295
 8000fb2:	f080 8082 	bcs.w	80010ba <__udivmoddi4+0x2ca>
 8000fb6:	45a4      	cmp	ip, r4
 8000fb8:	d97f      	bls.n	80010ba <__udivmoddi4+0x2ca>
 8000fba:	3b02      	subs	r3, #2
 8000fbc:	443c      	add	r4, r7
 8000fbe:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000fc2:	eba4 040c 	sub.w	r4, r4, ip
 8000fc6:	fba0 ec02 	umull	lr, ip, r0, r2
 8000fca:	4564      	cmp	r4, ip
 8000fcc:	4673      	mov	r3, lr
 8000fce:	46e1      	mov	r9, ip
 8000fd0:	d362      	bcc.n	8001098 <__udivmoddi4+0x2a8>
 8000fd2:	d05f      	beq.n	8001094 <__udivmoddi4+0x2a4>
 8000fd4:	b15d      	cbz	r5, 8000fee <__udivmoddi4+0x1fe>
 8000fd6:	ebb8 0203 	subs.w	r2, r8, r3
 8000fda:	eb64 0409 	sbc.w	r4, r4, r9
 8000fde:	fa04 f606 	lsl.w	r6, r4, r6
 8000fe2:	fa22 f301 	lsr.w	r3, r2, r1
 8000fe6:	431e      	orrs	r6, r3
 8000fe8:	40cc      	lsrs	r4, r1
 8000fea:	e9c5 6400 	strd	r6, r4, [r5]
 8000fee:	2100      	movs	r1, #0
 8000ff0:	e74f      	b.n	8000e92 <__udivmoddi4+0xa2>
 8000ff2:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ff6:	0c01      	lsrs	r1, r0, #16
 8000ff8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ffc:	b280      	uxth	r0, r0
 8000ffe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001002:	463b      	mov	r3, r7
 8001004:	4638      	mov	r0, r7
 8001006:	463c      	mov	r4, r7
 8001008:	46b8      	mov	r8, r7
 800100a:	46be      	mov	lr, r7
 800100c:	2620      	movs	r6, #32
 800100e:	fbb1 f1f7 	udiv	r1, r1, r7
 8001012:	eba2 0208 	sub.w	r2, r2, r8
 8001016:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800101a:	e766      	b.n	8000eea <__udivmoddi4+0xfa>
 800101c:	4601      	mov	r1, r0
 800101e:	e718      	b.n	8000e52 <__udivmoddi4+0x62>
 8001020:	4610      	mov	r0, r2
 8001022:	e72c      	b.n	8000e7e <__udivmoddi4+0x8e>
 8001024:	f1c6 0220 	rsb	r2, r6, #32
 8001028:	fa2e f302 	lsr.w	r3, lr, r2
 800102c:	40b7      	lsls	r7, r6
 800102e:	40b1      	lsls	r1, r6
 8001030:	fa20 f202 	lsr.w	r2, r0, r2
 8001034:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001038:	430a      	orrs	r2, r1
 800103a:	fbb3 f8fe 	udiv	r8, r3, lr
 800103e:	b2bc      	uxth	r4, r7
 8001040:	fb0e 3318 	mls	r3, lr, r8, r3
 8001044:	0c11      	lsrs	r1, r2, #16
 8001046:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800104a:	fb08 f904 	mul.w	r9, r8, r4
 800104e:	40b0      	lsls	r0, r6
 8001050:	4589      	cmp	r9, r1
 8001052:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001056:	b280      	uxth	r0, r0
 8001058:	d93e      	bls.n	80010d8 <__udivmoddi4+0x2e8>
 800105a:	1879      	adds	r1, r7, r1
 800105c:	f108 3cff 	add.w	ip, r8, #4294967295
 8001060:	d201      	bcs.n	8001066 <__udivmoddi4+0x276>
 8001062:	4589      	cmp	r9, r1
 8001064:	d81f      	bhi.n	80010a6 <__udivmoddi4+0x2b6>
 8001066:	eba1 0109 	sub.w	r1, r1, r9
 800106a:	fbb1 f9fe 	udiv	r9, r1, lr
 800106e:	fb09 f804 	mul.w	r8, r9, r4
 8001072:	fb0e 1119 	mls	r1, lr, r9, r1
 8001076:	b292      	uxth	r2, r2
 8001078:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800107c:	4542      	cmp	r2, r8
 800107e:	d229      	bcs.n	80010d4 <__udivmoddi4+0x2e4>
 8001080:	18ba      	adds	r2, r7, r2
 8001082:	f109 31ff 	add.w	r1, r9, #4294967295
 8001086:	d2c4      	bcs.n	8001012 <__udivmoddi4+0x222>
 8001088:	4542      	cmp	r2, r8
 800108a:	d2c2      	bcs.n	8001012 <__udivmoddi4+0x222>
 800108c:	f1a9 0102 	sub.w	r1, r9, #2
 8001090:	443a      	add	r2, r7
 8001092:	e7be      	b.n	8001012 <__udivmoddi4+0x222>
 8001094:	45f0      	cmp	r8, lr
 8001096:	d29d      	bcs.n	8000fd4 <__udivmoddi4+0x1e4>
 8001098:	ebbe 0302 	subs.w	r3, lr, r2
 800109c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80010a0:	3801      	subs	r0, #1
 80010a2:	46e1      	mov	r9, ip
 80010a4:	e796      	b.n	8000fd4 <__udivmoddi4+0x1e4>
 80010a6:	eba7 0909 	sub.w	r9, r7, r9
 80010aa:	4449      	add	r1, r9
 80010ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80010b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80010b4:	fb09 f804 	mul.w	r8, r9, r4
 80010b8:	e7db      	b.n	8001072 <__udivmoddi4+0x282>
 80010ba:	4673      	mov	r3, lr
 80010bc:	e77f      	b.n	8000fbe <__udivmoddi4+0x1ce>
 80010be:	4650      	mov	r0, sl
 80010c0:	e766      	b.n	8000f90 <__udivmoddi4+0x1a0>
 80010c2:	4608      	mov	r0, r1
 80010c4:	e6fd      	b.n	8000ec2 <__udivmoddi4+0xd2>
 80010c6:	443b      	add	r3, r7
 80010c8:	3a02      	subs	r2, #2
 80010ca:	e733      	b.n	8000f34 <__udivmoddi4+0x144>
 80010cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80010d0:	443b      	add	r3, r7
 80010d2:	e71c      	b.n	8000f0e <__udivmoddi4+0x11e>
 80010d4:	4649      	mov	r1, r9
 80010d6:	e79c      	b.n	8001012 <__udivmoddi4+0x222>
 80010d8:	eba1 0109 	sub.w	r1, r1, r9
 80010dc:	46c4      	mov	ip, r8
 80010de:	fbb1 f9fe 	udiv	r9, r1, lr
 80010e2:	fb09 f804 	mul.w	r8, r9, r4
 80010e6:	e7c4      	b.n	8001072 <__udivmoddi4+0x282>

080010e8 <__aeabi_idiv0>:
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop

080010ec <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b085      	sub	sp, #20
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80010f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80010f8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80010fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4313      	orrs	r3, r2
 8001102:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001104:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001108:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4013      	ands	r3, r2
 800110e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001110:	68fb      	ldr	r3, [r7, #12]
}
 8001112:	bf00      	nop
 8001114:	3714      	adds	r7, #20
 8001116:	46bd      	mov	sp, r7
 8001118:	bc80      	pop	{r7}
 800111a:	4770      	bx	lr

0800111c <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8001124:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001128:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	43db      	mvns	r3, r3
 800112e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001132:	4013      	ands	r3, r2
 8001134:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8001136:	bf00      	nop
 8001138:	370c      	adds	r7, #12
 800113a:	46bd      	mov	sp, r7
 800113c:	bc80      	pop	{r7}
 800113e:	4770      	bx	lr

08001140 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8001144:	4b23      	ldr	r3, [pc, #140]	@ (80011d4 <MX_ADC_Init+0x94>)
 8001146:	4a24      	ldr	r2, [pc, #144]	@ (80011d8 <MX_ADC_Init+0x98>)
 8001148:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800114a:	4b22      	ldr	r3, [pc, #136]	@ (80011d4 <MX_ADC_Init+0x94>)
 800114c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001150:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001152:	4b20      	ldr	r3, [pc, #128]	@ (80011d4 <MX_ADC_Init+0x94>)
 8001154:	2200      	movs	r2, #0
 8001156:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001158:	4b1e      	ldr	r3, [pc, #120]	@ (80011d4 <MX_ADC_Init+0x94>)
 800115a:	2200      	movs	r2, #0
 800115c:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800115e:	4b1d      	ldr	r3, [pc, #116]	@ (80011d4 <MX_ADC_Init+0x94>)
 8001160:	2200      	movs	r2, #0
 8001162:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001164:	4b1b      	ldr	r3, [pc, #108]	@ (80011d4 <MX_ADC_Init+0x94>)
 8001166:	2204      	movs	r2, #4
 8001168:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800116a:	4b1a      	ldr	r3, [pc, #104]	@ (80011d4 <MX_ADC_Init+0x94>)
 800116c:	2200      	movs	r2, #0
 800116e:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001170:	4b18      	ldr	r3, [pc, #96]	@ (80011d4 <MX_ADC_Init+0x94>)
 8001172:	2200      	movs	r2, #0
 8001174:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001176:	4b17      	ldr	r3, [pc, #92]	@ (80011d4 <MX_ADC_Init+0x94>)
 8001178:	2200      	movs	r2, #0
 800117a:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 800117c:	4b15      	ldr	r3, [pc, #84]	@ (80011d4 <MX_ADC_Init+0x94>)
 800117e:	2201      	movs	r2, #1
 8001180:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001182:	4b14      	ldr	r3, [pc, #80]	@ (80011d4 <MX_ADC_Init+0x94>)
 8001184:	2200      	movs	r2, #0
 8001186:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800118a:	4b12      	ldr	r3, [pc, #72]	@ (80011d4 <MX_ADC_Init+0x94>)
 800118c:	2200      	movs	r2, #0
 800118e:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001190:	4b10      	ldr	r3, [pc, #64]	@ (80011d4 <MX_ADC_Init+0x94>)
 8001192:	2200      	movs	r2, #0
 8001194:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001196:	4b0f      	ldr	r3, [pc, #60]	@ (80011d4 <MX_ADC_Init+0x94>)
 8001198:	2200      	movs	r2, #0
 800119a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800119e:	4b0d      	ldr	r3, [pc, #52]	@ (80011d4 <MX_ADC_Init+0x94>)
 80011a0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 80011a6:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <MX_ADC_Init+0x94>)
 80011a8:	2207      	movs	r2, #7
 80011aa:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 80011ac:	4b09      	ldr	r3, [pc, #36]	@ (80011d4 <MX_ADC_Init+0x94>)
 80011ae:	2207      	movs	r2, #7
 80011b0:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.OversamplingMode = DISABLE;
 80011b2:	4b08      	ldr	r3, [pc, #32]	@ (80011d4 <MX_ADC_Init+0x94>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80011ba:	4b06      	ldr	r3, [pc, #24]	@ (80011d4 <MX_ADC_Init+0x94>)
 80011bc:	2200      	movs	r2, #0
 80011be:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80011c0:	4804      	ldr	r0, [pc, #16]	@ (80011d4 <MX_ADC_Init+0x94>)
 80011c2:	f002 f9ad 	bl	8003520 <HAL_ADC_Init>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 80011cc:	f000 fcba 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80011d0:	bf00      	nop
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20000324 	.word	0x20000324
 80011d8:	40012400 	.word	0x40012400

080011dc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a05      	ldr	r2, [pc, #20]	@ (8001200 <HAL_ADC_MspInit+0x24>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d103      	bne.n	80011f6 <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80011ee:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80011f2:	f7ff ff7b 	bl	80010ec <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40012400 	.word	0x40012400

08001204 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a05      	ldr	r2, [pc, #20]	@ (8001228 <HAL_ADC_MspDeInit+0x24>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d103      	bne.n	800121e <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8001216:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800121a:	f7ff ff7f 	bl	800111c <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 800121e:	bf00      	nop
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40012400 	.word	0x40012400

0800122c <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8001230:	4b03      	ldr	r3, [pc, #12]	@ (8001240 <SYS_InitMeasurement+0x14>)
 8001232:	4a04      	ldr	r2, [pc, #16]	@ (8001244 <SYS_InitMeasurement+0x18>)
 8001234:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 8001236:	bf00      	nop
 8001238:	46bd      	mov	sp, r7
 800123a:	bc80      	pop	{r7}
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	20000324 	.word	0x20000324
 8001244:	40012400 	.word	0x40012400

08001248 <SYS_GetBatteryLevel>:

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}

uint16_t SYS_GetBatteryLevel(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 800124e:	2300      	movs	r3, #0
 8001250:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 8001252:	2300      	movs	r3, #0
 8001254:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 8001256:	4813      	ldr	r0, [pc, #76]	@ (80012a4 <SYS_GetBatteryLevel+0x5c>)
 8001258:	f000 f82a 	bl	80012b0 <ADC_ReadChannels>
 800125c:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d102      	bne.n	800126a <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 8001264:	2300      	movs	r3, #0
 8001266:	80fb      	strh	r3, [r7, #6]
 8001268:	e016      	b.n	8001298 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 800126a:	4b0f      	ldr	r3, [pc, #60]	@ (80012a8 <SYS_GetBatteryLevel+0x60>)
 800126c:	881b      	ldrh	r3, [r3, #0]
 800126e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001272:	4293      	cmp	r3, r2
 8001274:	d00b      	beq.n	800128e <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 8001276:	4b0c      	ldr	r3, [pc, #48]	@ (80012a8 <SYS_GetBatteryLevel+0x60>)
 8001278:	881b      	ldrh	r3, [r3, #0]
 800127a:	461a      	mov	r2, r3
 800127c:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8001280:	fb03 f202 	mul.w	r2, r3, r2
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	fbb2 f3f3 	udiv	r3, r2, r3
 800128a:	80fb      	strh	r3, [r7, #6]
 800128c:	e004      	b.n	8001298 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 800128e:	4a07      	ldr	r2, [pc, #28]	@ (80012ac <SYS_GetBatteryLevel+0x64>)
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	fbb2 f3f3 	udiv	r3, r2, r3
 8001296:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 8001298:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 800129a:	4618      	mov	r0, r3
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	b4002000 	.word	0xb4002000
 80012a8:	1fff75aa 	.word	0x1fff75aa
 80012ac:	004c08d8 	.word	0x004c08d8

080012b0 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 80012b8:	2300      	movs	r3, #0
 80012ba:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80012bc:	f107 0308 	add.w	r3, r7, #8
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
 80012c6:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 80012c8:	f7ff ff3a 	bl	8001140 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 80012cc:	481a      	ldr	r0, [pc, #104]	@ (8001338 <ADC_ReadChannels+0x88>)
 80012ce:	f002 ff56 	bl	800417e <HAL_ADCEx_Calibration_Start>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 80012d8:	f000 fc34 	bl	8001b44 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012e0:	2300      	movs	r3, #0
 80012e2:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80012e4:	2300      	movs	r3, #0
 80012e6:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80012e8:	f107 0308 	add.w	r3, r7, #8
 80012ec:	4619      	mov	r1, r3
 80012ee:	4812      	ldr	r0, [pc, #72]	@ (8001338 <ADC_ReadChannels+0x88>)
 80012f0:	f002 fc62 	bl	8003bb8 <HAL_ADC_ConfigChannel>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 80012fa:	f000 fc23 	bl	8001b44 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 80012fe:	480e      	ldr	r0, [pc, #56]	@ (8001338 <ADC_ReadChannels+0x88>)
 8001300:	f002 fb3e 	bl	8003980 <HAL_ADC_Start>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 800130a:	f000 fc1b 	bl	8001b44 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 800130e:	f04f 31ff 	mov.w	r1, #4294967295
 8001312:	4809      	ldr	r0, [pc, #36]	@ (8001338 <ADC_ReadChannels+0x88>)
 8001314:	f002 fbac 	bl	8003a70 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc);   /* it calls also ADC_Disable() */
 8001318:	4807      	ldr	r0, [pc, #28]	@ (8001338 <ADC_ReadChannels+0x88>)
 800131a:	f002 fb77 	bl	8003a0c <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 800131e:	4806      	ldr	r0, [pc, #24]	@ (8001338 <ADC_ReadChannels+0x88>)
 8001320:	f002 fc3d 	bl	8003b9e <HAL_ADC_GetValue>
 8001324:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 8001326:	4804      	ldr	r0, [pc, #16]	@ (8001338 <ADC_ReadChannels+0x88>)
 8001328:	f002 faae 	bl	8003888 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 800132c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 800132e:	4618      	mov	r0, r3
 8001330:	3718      	adds	r7, #24
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000324 	.word	0x20000324

0800133c <LL_AHB1_GRP1_EnableClock>:
{
 800133c:	b480      	push	{r7}
 800133e:	b085      	sub	sp, #20
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001344:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001348:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800134a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4313      	orrs	r3, r2
 8001352:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001354:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001358:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4013      	ands	r3, r2
 800135e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001360:	68fb      	ldr	r3, [r7, #12]
}
 8001362:	bf00      	nop
 8001364:	3714      	adds	r7, #20
 8001366:	46bd      	mov	sp, r7
 8001368:	bc80      	pop	{r7}
 800136a:	4770      	bx	lr

0800136c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001370:	2004      	movs	r0, #4
 8001372:	f7ff ffe3 	bl	800133c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001376:	2001      	movs	r0, #1
 8001378:	f7ff ffe0 	bl	800133c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 800137c:	2200      	movs	r2, #0
 800137e:	2102      	movs	r1, #2
 8001380:	200b      	movs	r0, #11
 8001382:	f003 f8a2 	bl	80044ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001386:	200b      	movs	r0, #11
 8001388:	f003 f8b9 	bl	80044fe <HAL_NVIC_EnableIRQ>

}
 800138c:	bf00      	nop
 800138e:	bd80      	pop	{r7, pc}

08001390 <LL_FLASH_IsActiveFlag_OperationSuspended>:
  * @rmtoll FLASH_SR      PESD         LL_FLASH_IsActiveFlag_OperationSuspended
  * @rmtoll FLASH_C2SR    PESD         LL_FLASH_IsActiveFlag_OperationSuspended
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_FLASH_IsActiveFlag_OperationSuspended(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
#if defined(CORE_CM0PLUS)
  return ((READ_BIT(FLASH->C2SR, FLASH_C2SR_PESD) == (FLASH_C2SR_PESD)) ? 1UL : 0UL);
#else
  return ((READ_BIT(FLASH->SR, FLASH_SR_PESD) == (FLASH_SR_PESD)) ? 1UL : 0UL);
 8001394:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <LL_FLASH_IsActiveFlag_OperationSuspended+0x20>)
 8001396:	691b      	ldr	r3, [r3, #16]
 8001398:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800139c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80013a0:	d101      	bne.n	80013a6 <LL_FLASH_IsActiveFlag_OperationSuspended+0x16>
 80013a2:	2301      	movs	r3, #1
 80013a4:	e000      	b.n	80013a8 <LL_FLASH_IsActiveFlag_OperationSuspended+0x18>
 80013a6:	2300      	movs	r3, #0
#endif
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bc80      	pop	{r7}
 80013ae:	4770      	bx	lr
 80013b0:	58004000 	.word	0x58004000

080013b4 <FLASH_IF_Write>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t FLASH_IF_Write(uint32_t address, uint8_t *data, uint32_t size, uint8_t *dataTempPage)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b08c      	sub	sp, #48	@ 0x30
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	607a      	str	r2, [r7, #4]
 80013c0:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN FLASH_IF_Write_1 */

  /* USER CODE END FLASH_IF_Write_1 */
  int32_t status = FLASH_OK;
 80013c2:	2300      	movs	r3, #0
 80013c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t page_start_index = PAGE(address);
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 80013cc:	4b56      	ldr	r3, [pc, #344]	@ (8001528 <FLASH_IF_Write+0x174>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	0299      	lsls	r1, r3, #10
 80013d2:	4b56      	ldr	r3, [pc, #344]	@ (800152c <FLASH_IF_Write+0x178>)
 80013d4:	400b      	ands	r3, r1
 80013d6:	fbb2 f1f3 	udiv	r1, r2, r3
 80013da:	fb01 f303 	mul.w	r3, r1, r3
 80013de:	1ad3      	subs	r3, r2, r3
 80013e0:	0adb      	lsrs	r3, r3, #11
 80013e2:	61bb      	str	r3, [r7, #24]
  uint32_t page_end_index = PAGE(address + size - 1);
 80013e4:	68fa      	ldr	r2, [r7, #12]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4413      	add	r3, r2
 80013ea:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 80013ee:	3b01      	subs	r3, #1
 80013f0:	4a4d      	ldr	r2, [pc, #308]	@ (8001528 <FLASH_IF_Write+0x174>)
 80013f2:	6812      	ldr	r2, [r2, #0]
 80013f4:	0291      	lsls	r1, r2, #10
 80013f6:	4a4d      	ldr	r2, [pc, #308]	@ (800152c <FLASH_IF_Write+0x178>)
 80013f8:	400a      	ands	r2, r1
 80013fa:	fbb3 f1f2 	udiv	r1, r3, r2
 80013fe:	fb01 f202 	mul.w	r2, r1, r2
 8001402:	1a9b      	subs	r3, r3, r2
 8001404:	0adb      	lsrs	r3, r3, #11
 8001406:	617b      	str	r3, [r7, #20]
  uint32_t curr_size = size;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t curr_dest_addr = address;
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t curr_src_addr = (uint32_t)data;
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	623b      	str	r3, [r7, #32]

  if ((data == NULL) || ((size % sizeof(uint64_t)) != 0) || ((address % sizeof(uint64_t)) != 0))
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d009      	beq.n	800142e <FLASH_IF_Write+0x7a>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	f003 0307 	and.w	r3, r3, #7
 8001420:	2b00      	cmp	r3, #0
 8001422:	d104      	bne.n	800142e <FLASH_IF_Write+0x7a>
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	f003 0307 	and.w	r3, r3, #7
 800142a:	2b00      	cmp	r3, #0
 800142c:	d002      	beq.n	8001434 <FLASH_IF_Write+0x80>
  {
    return FLASH_PARAM_ERROR;
 800142e:	f06f 0304 	mvn.w	r3, #4
 8001432:	e074      	b.n	800151e <FLASH_IF_Write+0x16a>
  }

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001434:	4b3e      	ldr	r3, [pc, #248]	@ (8001530 <FLASH_IF_Write+0x17c>)
 8001436:	695b      	ldr	r3, [r3, #20]
 8001438:	2b00      	cmp	r3, #0
 800143a:	da02      	bge.n	8001442 <FLASH_IF_Write+0x8e>
  {
    return FLASH_LOCK_ERROR;
 800143c:	f06f 0303 	mvn.w	r3, #3
 8001440:	e06d      	b.n	800151e <FLASH_IF_Write+0x16a>
  }

  if (page_start_index != page_end_index)
 8001442:	69ba      	ldr	r2, [r7, #24]
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	429a      	cmp	r2, r3
 8001448:	d005      	beq.n	8001456 <FLASH_IF_Write+0xa2>
  {
    curr_size = FLASH_PAGE_SIZE - (address % FLASH_PAGE_SIZE);
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001450:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8001454:	62bb      	str	r3, [r7, #40]	@ 0x28
  }

  for (uint32_t idx = page_start_index; idx <= page_end_index; idx++)
 8001456:	69bb      	ldr	r3, [r7, #24]
 8001458:	61fb      	str	r3, [r7, #28]
 800145a:	e05b      	b.n	8001514 <FLASH_IF_Write+0x160>
  {
    if (FLASH_IF_IsEmpty((uint8_t *)curr_dest_addr, curr_size) != FLASH_EMPTY)
 800145c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800145e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001460:	4618      	mov	r0, r3
 8001462:	f000 f8f8 	bl	8001656 <FLASH_IF_IsEmpty>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d037      	beq.n	80014dc <FLASH_IF_Write+0x128>
    {
      if (dataTempPage == NULL)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d102      	bne.n	8001478 <FLASH_IF_Write+0xc4>
      {
        return FLASH_PARAM_ERROR;
 8001472:	f06f 0304 	mvn.w	r3, #4
 8001476:	e052      	b.n	800151e <FLASH_IF_Write+0x16a>
      }
      /* backup initial Flash page data in RAM area */
      UTIL_MEM_cpy_8(dataTempPage, (uint8_t *)(idx * FLASH_PAGE_SIZE + FLASH_BASE), FLASH_PAGE_SIZE);
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800147e:	02db      	lsls	r3, r3, #11
 8001480:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001484:	4619      	mov	r1, r3
 8001486:	6838      	ldr	r0, [r7, #0]
 8001488:	f019 f8f4 	bl	801a674 <UTIL_MEM_cpy_8>
      /* copy fragment into RAM area */
      UTIL_MEM_cpy_8(&dataTempPage[((uint32_t)curr_dest_addr) % FLASH_PAGE_SIZE], (uint8_t *)curr_src_addr, curr_size);
 800148c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800148e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001492:	683a      	ldr	r2, [r7, #0]
 8001494:	4413      	add	r3, r2
 8001496:	6a39      	ldr	r1, [r7, #32]
 8001498:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800149a:	b292      	uxth	r2, r2
 800149c:	4618      	mov	r0, r3
 800149e:	f019 f8e9 	bl	801a674 <UTIL_MEM_cpy_8>

      /*  erase the Flash sector, to avoid writing twice in RAM */
      if (FLASH_IF_EraseByPages(idx, 1, 0) != FLASH_OK)
 80014a2:	2200      	movs	r2, #0
 80014a4:	2101      	movs	r1, #1
 80014a6:	69f8      	ldr	r0, [r7, #28]
 80014a8:	f000 f865 	bl	8001576 <FLASH_IF_EraseByPages>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d003      	beq.n	80014ba <FLASH_IF_Write+0x106>
      {
        status = FLASH_ERASE_ERROR;
 80014b2:	f06f 0301 	mvn.w	r3, #1
 80014b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break; /* exit for loop */
 80014b8:	e030      	b.n	800151c <FLASH_IF_Write+0x168>
      }
      else
      {
        /* copy the whole flash sector including fragment from RAM to Flash*/
        if (FLASH_IF_Write_Buffer(idx * FLASH_PAGE_SIZE + FLASH_BASE, dataTempPage, FLASH_PAGE_SIZE) != FLASH_OK)
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80014c0:	02db      	lsls	r3, r3, #11
 80014c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80014c6:	6839      	ldr	r1, [r7, #0]
 80014c8:	4618      	mov	r0, r3
 80014ca:	f000 f88a 	bl	80015e2 <FLASH_IF_Write_Buffer>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d010      	beq.n	80014f6 <FLASH_IF_Write+0x142>
        {
          status = FLASH_WRITE_ERROR;
 80014d4:	f06f 0302 	mvn.w	r3, #2
 80014d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break; /* exit for loop */
 80014da:	e01f      	b.n	800151c <FLASH_IF_Write+0x168>
        }
      }
    }
    else
    {
      if (FLASH_IF_Write_Buffer(curr_dest_addr, (uint8_t *)curr_src_addr, curr_size) != FLASH_OK)
 80014dc:	6a3b      	ldr	r3, [r7, #32]
 80014de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80014e0:	4619      	mov	r1, r3
 80014e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80014e4:	f000 f87d 	bl	80015e2 <FLASH_IF_Write_Buffer>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d003      	beq.n	80014f6 <FLASH_IF_Write+0x142>
      {
        status = FLASH_WRITE_ERROR;
 80014ee:	f06f 0302 	mvn.w	r3, #2
 80014f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break; /* exit for loop */
 80014f4:	e012      	b.n	800151c <FLASH_IF_Write+0x168>
      }
    }

    /* 2nd part of memory overlapped on 2nd flash sector */
    curr_dest_addr += curr_size;
 80014f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014fa:	4413      	add	r3, r2
 80014fc:	627b      	str	r3, [r7, #36]	@ 0x24
    curr_src_addr += curr_size;
 80014fe:	6a3a      	ldr	r2, [r7, #32]
 8001500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001502:	4413      	add	r3, r2
 8001504:	623b      	str	r3, [r7, #32]
    curr_size = size - curr_size;
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint32_t idx = page_start_index; idx <= page_end_index; idx++)
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	3301      	adds	r3, #1
 8001512:	61fb      	str	r3, [r7, #28]
 8001514:	69fa      	ldr	r2, [r7, #28]
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	429a      	cmp	r2, r3
 800151a:	d99f      	bls.n	800145c <FLASH_IF_Write+0xa8>
  }

  return status;
 800151c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN FLASH_IF_Write_2 */

  /* USER CODE END FLASH_IF_Write_2 */
}
 800151e:	4618      	mov	r0, r3
 8001520:	3730      	adds	r7, #48	@ 0x30
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	1fff75e0 	.word	0x1fff75e0
 800152c:	03fffc00 	.word	0x03fffc00
 8001530:	58004000 	.word	0x58004000

08001534 <FLASH_IF_Write64>:

int32_t FLASH_IF_Write64(uint32_t address, uint64_t data)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	60f8      	str	r0, [r7, #12]
 800153c:	e9c7 2300 	strd	r2, r3, [r7]
  /* USER CODE BEGIN FLASH_IF_Write64_1 */

  /* USER CODE END FLASH_IF_Write64_1 */
  while (*(uint64_t *)address != data)
 8001540:	e00b      	b.n	800155a <FLASH_IF_Write64+0x26>
  {
    while (LL_FLASH_IsActiveFlag_OperationSuspended());
 8001542:	bf00      	nop
 8001544:	f7ff ff24 	bl	8001390 <LL_FLASH_IsActiveFlag_OperationSuspended>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d1fa      	bne.n	8001544 <FLASH_IF_Write64+0x10>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address, data);
 800154e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001552:	68f9      	ldr	r1, [r7, #12]
 8001554:	2001      	movs	r0, #1
 8001556:	f003 fbd9 	bl	8004d0c <HAL_FLASH_Program>
  while (*(uint64_t *)address != data)
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001560:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001564:	4299      	cmp	r1, r3
 8001566:	bf08      	it	eq
 8001568:	4290      	cmpeq	r0, r2
 800156a:	d1ea      	bne.n	8001542 <FLASH_IF_Write64+0xe>
  }

  return FLASH_OK;
 800156c:	2300      	movs	r3, #0
  /* USER CODE BEGIN FLASH_IF_Write64_2 */

  /* USER CODE END FLASH_IF_Write64_2 */
}
 800156e:	4618      	mov	r0, r3
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <FLASH_IF_EraseByPages>:

int32_t FLASH_IF_EraseByPages(uint32_t page, uint16_t n, int32_t interrupt)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b08a      	sub	sp, #40	@ 0x28
 800157a:	af00      	add	r7, sp, #0
 800157c:	60f8      	str	r0, [r7, #12]
 800157e:	460b      	mov	r3, r1
 8001580:	607a      	str	r2, [r7, #4]
 8001582:	817b      	strh	r3, [r7, #10]
  /* USER CODE END FLASH_IF_EraseByPages_1 */
  HAL_StatusTypeDef hal_status;
  FLASH_EraseInitTypeDef erase_str;
  uint32_t page_error;

  erase_str.TypeErase = FLASH_TYPEERASE_PAGES;
 8001584:	2302      	movs	r3, #2
 8001586:	61bb      	str	r3, [r7, #24]
  erase_str.Page = page;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	61fb      	str	r3, [r7, #28]
  erase_str.NbPages = n;
 800158c:	897b      	ldrh	r3, [r7, #10]
 800158e:	623b      	str	r3, [r7, #32]

  /* Erase the Page */
  if (interrupt)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d008      	beq.n	80015a8 <FLASH_IF_EraseByPages+0x32>
  {
    hal_status = HAL_FLASHEx_Erase_IT(&erase_str);
 8001596:	f107 0318 	add.w	r3, r7, #24
 800159a:	4618      	mov	r0, r3
 800159c:	f003 fd54 	bl	8005048 <HAL_FLASHEx_Erase_IT>
 80015a0:	4603      	mov	r3, r0
 80015a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80015a6:	e00a      	b.n	80015be <FLASH_IF_EraseByPages+0x48>
  }
  else
  {
    hal_status = HAL_FLASHEx_Erase(&erase_str, &page_error);
 80015a8:	f107 0214 	add.w	r2, r7, #20
 80015ac:	f107 0318 	add.w	r3, r7, #24
 80015b0:	4611      	mov	r1, r2
 80015b2:	4618      	mov	r0, r3
 80015b4:	f003 fcf0 	bl	8004f98 <HAL_FLASHEx_Erase>
 80015b8:	4603      	mov	r3, r0
 80015ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return ((hal_status == HAL_OK) ? FLASH_OK : ((hal_status == HAL_BUSY) ? FLASH_BUSY : FLASH_ERASE_ERROR));
 80015be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d008      	beq.n	80015d8 <FLASH_IF_EraseByPages+0x62>
 80015c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d101      	bne.n	80015d2 <FLASH_IF_EraseByPages+0x5c>
 80015ce:	2301      	movs	r3, #1
 80015d0:	e003      	b.n	80015da <FLASH_IF_EraseByPages+0x64>
 80015d2:	f06f 0301 	mvn.w	r3, #1
 80015d6:	e000      	b.n	80015da <FLASH_IF_EraseByPages+0x64>
 80015d8:	2300      	movs	r3, #0
  /* USER CODE BEGIN FLASH_IF_EraseByPages_2 */

  /* USER CODE END FLASH_IF_EraseByPages_2 */
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3728      	adds	r7, #40	@ 0x28
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <FLASH_IF_Write_Buffer>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static int32_t FLASH_IF_Write_Buffer(uint32_t pDestination, uint8_t *pSource, uint32_t uLength)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b08a      	sub	sp, #40	@ 0x28
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	60f8      	str	r0, [r7, #12]
 80015ea:	60b9      	str	r1, [r7, #8]
 80015ec:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN FLASH_IF_Write_Buffer_1 */

  /* USER CODE END FLASH_IF_Write_Buffer_1 */
  uint8_t *pSrc = pSource;
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint64_t src_value;
  int32_t status = FLASH_OK;
 80015f2:	2300      	movs	r3, #0
 80015f4:	623b      	str	r3, [r7, #32]

  for (uint32_t i = 0; i < (uLength / sizeof(uint64_t)); i++)
 80015f6:	2300      	movs	r3, #0
 80015f8:	61fb      	str	r3, [r7, #28]
 80015fa:	e020      	b.n	800163e <FLASH_IF_Write_Buffer+0x5c>
  {
    UTIL_MEM_cpy_8(&src_value, pSrc, sizeof(uint64_t));
 80015fc:	f107 0310 	add.w	r3, r7, #16
 8001600:	2208      	movs	r2, #8
 8001602:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001604:	4618      	mov	r0, r3
 8001606:	f019 f835 	bl	801a674 <UTIL_MEM_cpy_8>

    /* Avoid writing 0xFFFFFFFFFFFFFFFFLL on erased Flash */
    if (src_value != UINT64_MAX)
 800160a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800160e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001612:	bf08      	it	eq
 8001614:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 8001618:	d005      	beq.n	8001626 <FLASH_IF_Write_Buffer+0x44>
    {
      status = FLASH_IF_Write64(pDestination, src_value);
 800161a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800161e:	68f8      	ldr	r0, [r7, #12]
 8001620:	f7ff ff88 	bl	8001534 <FLASH_IF_Write64>
 8001624:	6238      	str	r0, [r7, #32]
    }

    pDestination += sizeof(uint64_t);
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	3308      	adds	r3, #8
 800162a:	60fb      	str	r3, [r7, #12]
    pSrc += sizeof(uint64_t);
 800162c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800162e:	3308      	adds	r3, #8
 8001630:	627b      	str	r3, [r7, #36]	@ 0x24

    if (status != FLASH_OK)
 8001632:	6a3b      	ldr	r3, [r7, #32]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d108      	bne.n	800164a <FLASH_IF_Write_Buffer+0x68>
  for (uint32_t i = 0; i < (uLength / sizeof(uint64_t)); i++)
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	3301      	adds	r3, #1
 800163c:	61fb      	str	r3, [r7, #28]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	08db      	lsrs	r3, r3, #3
 8001642:	69fa      	ldr	r2, [r7, #28]
 8001644:	429a      	cmp	r2, r3
 8001646:	d3d9      	bcc.n	80015fc <FLASH_IF_Write_Buffer+0x1a>
 8001648:	e000      	b.n	800164c <FLASH_IF_Write_Buffer+0x6a>
    {
      /* exit the for loop*/
      break;
 800164a:	bf00      	nop
    }
  }

  return status;
 800164c:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN FLASH_IF_Write_Buffer_2 */

  /* USER CODE END FLASH_IF_Write_Buffer_2 */
}
 800164e:	4618      	mov	r0, r3
 8001650:	3728      	adds	r7, #40	@ 0x28
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <FLASH_IF_IsEmpty>:

static int32_t FLASH_IF_IsEmpty(uint8_t *addr, uint32_t size)
{
 8001656:	b480      	push	{r7}
 8001658:	b085      	sub	sp, #20
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
 800165e:	6039      	str	r1, [r7, #0]
  /* USER CODE END FLASH_IF_IsEmpty_1 */
  uint64_t *addr64;
  uint32_t i;

  /* start memory NOT 64bits aligned */
  while ((((uint32_t)addr) % sizeof(uint64_t)) != 0)
 8001660:	e00a      	b.n	8001678 <FLASH_IF_IsEmpty+0x22>
  {
    if (*addr++ != UINT8_MAX)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	1c5a      	adds	r2, r3, #1
 8001666:	607a      	str	r2, [r7, #4]
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	2bff      	cmp	r3, #255	@ 0xff
 800166c:	d001      	beq.n	8001672 <FLASH_IF_IsEmpty+0x1c>
    {
      return FLASH_NOT_EMPTY;
 800166e:	2301      	movs	r3, #1
 8001670:	e039      	b.n	80016e6 <FLASH_IF_IsEmpty+0x90>
    }
    size--;
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	3b01      	subs	r3, #1
 8001676:	603b      	str	r3, [r7, #0]
  while ((((uint32_t)addr) % sizeof(uint64_t)) != 0)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	f003 0307 	and.w	r3, r3, #7
 800167e:	2b00      	cmp	r3, #0
 8001680:	d1ef      	bne.n	8001662 <FLASH_IF_IsEmpty+0xc>
  }

  /* addr64 is 64 bits aligned */
  addr64 = (uint64_t *)addr;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	60fb      	str	r3, [r7, #12]
  for (i = 0; i < (size / sizeof(uint64_t)); i++)
 8001686:	2300      	movs	r3, #0
 8001688:	60bb      	str	r3, [r7, #8]
 800168a:	e010      	b.n	80016ae <FLASH_IF_IsEmpty+0x58>
  {
    if (*addr64++ != UINT64_MAX)
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	f103 0208 	add.w	r2, r3, #8
 8001692:	60fa      	str	r2, [r7, #12]
 8001694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800169c:	bf08      	it	eq
 800169e:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 80016a2:	d001      	beq.n	80016a8 <FLASH_IF_IsEmpty+0x52>
    {
      return FLASH_NOT_EMPTY;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e01e      	b.n	80016e6 <FLASH_IF_IsEmpty+0x90>
  for (i = 0; i < (size / sizeof(uint64_t)); i++)
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	3301      	adds	r3, #1
 80016ac:	60bb      	str	r3, [r7, #8]
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	08db      	lsrs	r3, r3, #3
 80016b2:	68ba      	ldr	r2, [r7, #8]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d3e9      	bcc.n	800168c <FLASH_IF_IsEmpty+0x36>
    }
  }
  size -= sizeof(uint64_t) * i;
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	00db      	lsls	r3, r3, #3
 80016bc:	683a      	ldr	r2, [r7, #0]
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	603b      	str	r3, [r7, #0]

  /* end memory NOT 64 bits aligned */
  addr = (uint8_t *)addr64;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	607b      	str	r3, [r7, #4]
  while (size != 0)
 80016c6:	e00a      	b.n	80016de <FLASH_IF_IsEmpty+0x88>
  {
    if (*addr++ != UINT8_MAX)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	1c5a      	adds	r2, r3, #1
 80016cc:	607a      	str	r2, [r7, #4]
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	2bff      	cmp	r3, #255	@ 0xff
 80016d2:	d001      	beq.n	80016d8 <FLASH_IF_IsEmpty+0x82>
    {
      return FLASH_NOT_EMPTY;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e006      	b.n	80016e6 <FLASH_IF_IsEmpty+0x90>
    }
    size--;
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	3b01      	subs	r3, #1
 80016dc:	603b      	str	r3, [r7, #0]
  while (size != 0)
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d1f1      	bne.n	80016c8 <FLASH_IF_IsEmpty+0x72>
  }
  return FLASH_EMPTY;
 80016e4:	2300      	movs	r3, #0
  /* USER CODE BEGIN FLASH_IF_IsEmpty_2 */

  /* USER CODE END FLASH_IF_IsEmpty_2 */
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3714      	adds	r7, #20
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr

080016f0 <LL_AHB2_GRP1_EnableClock>:
{
 80016f0:	b480      	push	{r7}
 80016f2:	b085      	sub	sp, #20
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80016f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016fc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80016fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4313      	orrs	r3, r2
 8001706:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001708:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800170c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4013      	ands	r3, r2
 8001712:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001714:	68fb      	ldr	r3, [r7, #12]
}
 8001716:	bf00      	nop
 8001718:	3714      	adds	r7, #20
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr

08001720 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001726:	1d3b      	adds	r3, r7, #4
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
 8001732:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001734:	2002      	movs	r0, #2
 8001736:	f7ff ffdb 	bl	80016f0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800173a:	2004      	movs	r0, #4
 800173c:	f7ff ffd8 	bl	80016f0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001740:	2001      	movs	r0, #1
 8001742:	f7ff ffd5 	bl	80016f0 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15|DBG3_Pin|DBG4_Pin|GPIO_PIN_9
 8001746:	2200      	movs	r2, #0
 8001748:	f248 6118 	movw	r1, #34328	@ 0x8618
 800174c:	4836      	ldr	r0, [pc, #216]	@ (8001828 <MX_GPIO_Init+0x108>)
 800174e:	f003 ff84 	bl	800565a <HAL_GPIO_WritePin>
                          |DBG2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001752:	2201      	movs	r2, #1
 8001754:	2120      	movs	r1, #32
 8001756:	4834      	ldr	r0, [pc, #208]	@ (8001828 <MX_GPIO_Init+0x108>)
 8001758:	f003 ff7f 	bl	800565a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DBG1_Pin|GPIO_PIN_9|RF_CTRL1_Pin|RF_CTRL2_Pin, GPIO_PIN_RESET);
 800175c:	2200      	movs	r2, #0
 800175e:	f240 2131 	movw	r1, #561	@ 0x231
 8001762:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001766:	f003 ff78 	bl	800565a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB15 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_9;
 800176a:	f44f 4302 	mov.w	r3, #33280	@ 0x8200
 800176e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001770:	2301      	movs	r3, #1
 8001772:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001774:	2300      	movs	r3, #0
 8001776:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001778:	2300      	movs	r3, #0
 800177a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177c:	1d3b      	adds	r3, r7, #4
 800177e:	4619      	mov	r1, r3
 8001780:	4829      	ldr	r0, [pc, #164]	@ (8001828 <MX_GPIO_Init+0x108>)
 8001782:	f003 fd25 	bl	80051d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DBG3_Pin|DBG4_Pin|LED2_Pin|DBG2_Pin;
 8001786:	f44f 6387 	mov.w	r3, #1080	@ 0x438
 800178a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178c:	2301      	movs	r3, #1
 800178e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001794:	2303      	movs	r3, #3
 8001796:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001798:	1d3b      	adds	r3, r7, #4
 800179a:	4619      	mov	r1, r3
 800179c:	4822      	ldr	r0, [pc, #136]	@ (8001828 <MX_GPIO_Init+0x108>)
 800179e:	f003 fd17 	bl	80051d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80017a2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80017a6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017a8:	2300      	movs	r3, #0
 80017aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ac:	2300      	movs	r3, #0
 80017ae:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b0:	1d3b      	adds	r3, r7, #4
 80017b2:	4619      	mov	r1, r3
 80017b4:	481c      	ldr	r0, [pc, #112]	@ (8001828 <MX_GPIO_Init+0x108>)
 80017b6:	f003 fd0b 	bl	80051d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DBG1_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin;
 80017ba:	2331      	movs	r3, #49	@ 0x31
 80017bc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017be:	2301      	movs	r3, #1
 80017c0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c2:	2300      	movs	r3, #0
 80017c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c6:	2303      	movs	r3, #3
 80017c8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ca:	1d3b      	adds	r3, r7, #4
 80017cc:	4619      	mov	r1, r3
 80017ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017d2:	f003 fcfd 	bl	80051d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT1_Pin;
 80017d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017dc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80017e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017e2:	2301      	movs	r3, #1
 80017e4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT1_GPIO_Port, &GPIO_InitStruct);
 80017e6:	1d3b      	adds	r3, r7, #4
 80017e8:	4619      	mov	r1, r3
 80017ea:	480f      	ldr	r0, [pc, #60]	@ (8001828 <MX_GPIO_Init+0x108>)
 80017ec:	f003 fcf0 	bl	80051d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80017f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017f4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f6:	2301      	movs	r3, #1
 80017f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fa:	2300      	movs	r3, #0
 80017fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fe:	2300      	movs	r3, #0
 8001800:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001802:	1d3b      	adds	r3, r7, #4
 8001804:	4619      	mov	r1, r3
 8001806:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800180a:	f003 fce1 	bl	80051d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800180e:	2200      	movs	r2, #0
 8001810:	2100      	movs	r1, #0
 8001812:	2029      	movs	r0, #41	@ 0x29
 8001814:	f002 fe59 	bl	80044ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001818:	2029      	movs	r0, #41	@ 0x29
 800181a:	f002 fe70 	bl	80044fe <HAL_NVIC_EnableIRQ>

}
 800181e:	bf00      	nop
 8001820:	3718      	adds	r7, #24
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	48000400 	.word	0x48000400

0800182c <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001834:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001838:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800183c:	f023 0218 	bic.w	r2, r3, #24
 8001840:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4313      	orrs	r3, r2
 8001848:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800184c:	bf00      	nop
 800184e:	370c      	adds	r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	bc80      	pop	{r7}
 8001854:	4770      	bx	lr
	...

08001858 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800185c:	f001 fc72 	bl	8003144 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001860:	f000 f81e 	bl	80018a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001864:	f7ff ff5c 	bl	8001720 <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 8001868:	f008 fcc8 	bl	800a1fc <MX_LoRaWAN_Init>
  MX_USART2_UART_Init();
 800186c:	f001 f930 	bl	8002ad0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001870:	2201      	movs	r2, #1
 8001872:	2120      	movs	r1, #32
 8001874:	4809      	ldr	r0, [pc, #36]	@ (800189c <main+0x44>)
 8001876:	f003 fef0 	bl	800565a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 800187a:	2201      	movs	r2, #1
 800187c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001880:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001884:	f003 fee9 	bl	800565a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8001888:	2201      	movs	r2, #1
 800188a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800188e:	4803      	ldr	r0, [pc, #12]	@ (800189c <main+0x44>)
 8001890:	f003 fee3 	bl	800565a <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 8001894:	f008 fcba 	bl	800a20c <MX_LoRaWAN_Process>
 8001898:	e7fc      	b.n	8001894 <main+0x3c>
 800189a:	bf00      	nop
 800189c:	48000400 	.word	0x48000400

080018a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b09a      	sub	sp, #104	@ 0x68
 80018a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018a6:	f107 0320 	add.w	r3, r7, #32
 80018aa:	2248      	movs	r2, #72	@ 0x48
 80018ac:	2100      	movs	r1, #0
 80018ae:	4618      	mov	r0, r3
 80018b0:	f01a fefd 	bl	801c6ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018b4:	f107 0308 	add.w	r3, r7, #8
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	605a      	str	r2, [r3, #4]
 80018be:	609a      	str	r2, [r3, #8]
 80018c0:	60da      	str	r2, [r3, #12]
 80018c2:	611a      	str	r2, [r3, #16]
 80018c4:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80018c6:	f003 fef7 	bl	80056b8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80018ca:	2000      	movs	r0, #0
 80018cc:	f7ff ffae 	bl	800182c <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001950 <SystemClock_Config+0xb0>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80018d8:	4a1d      	ldr	r2, [pc, #116]	@ (8001950 <SystemClock_Config+0xb0>)
 80018da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80018de:	6013      	str	r3, [r2, #0]
 80018e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001950 <SystemClock_Config+0xb0>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80018e8:	607b      	str	r3, [r7, #4]
 80018ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80018ec:	2324      	movs	r3, #36	@ 0x24
 80018ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80018f0:	2381      	movs	r3, #129	@ 0x81
 80018f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80018f4:	2301      	movs	r3, #1
 80018f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80018f8:	2300      	movs	r3, #0
 80018fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 80018fc:	23b0      	movs	r3, #176	@ 0xb0
 80018fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001900:	2300      	movs	r3, #0
 8001902:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001904:	f107 0320 	add.w	r3, r7, #32
 8001908:	4618      	mov	r0, r3
 800190a:	f004 fa21 	bl	8005d50 <HAL_RCC_OscConfig>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001914:	f000 f916 	bl	8001b44 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001918:	234f      	movs	r3, #79	@ 0x4f
 800191a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800191c:	2300      	movs	r3, #0
 800191e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001920:	2300      	movs	r3, #0
 8001922:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001924:	2300      	movs	r3, #0
 8001926:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001928:	2300      	movs	r3, #0
 800192a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 800192c:	2300      	movs	r3, #0
 800192e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001930:	f107 0308 	add.w	r3, r7, #8
 8001934:	2102      	movs	r1, #2
 8001936:	4618      	mov	r0, r3
 8001938:	f004 fda6 	bl	8006488 <HAL_RCC_ClockConfig>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001942:	f000 f8ff 	bl	8001b44 <Error_Handler>
  }
}
 8001946:	bf00      	nop
 8001948:	3768      	adds	r7, #104	@ 0x68
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	58000400 	.word	0x58000400

08001954 <PumpDelayCallback>:
UTIL_TIMER_Object_t PumpTimer;
static PumpState_t currentPumpState;
static uint8_t autoDurationMinutes = 0;

static void PumpDelayCallback(void *context)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 800195c:	2201      	movs	r2, #1
 800195e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001962:	4809      	ldr	r0, [pc, #36]	@ (8001988 <PumpDelayCallback+0x34>)
 8001964:	f003 fe79 	bl	800565a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001968:	2201      	movs	r2, #1
 800196a:	2120      	movs	r1, #32
 800196c:	4806      	ldr	r0, [pc, #24]	@ (8001988 <PumpDelayCallback+0x34>)
 800196e:	f003 fe74 	bl	800565a <HAL_GPIO_WritePin>
    APP_LOG(TS_ON, VLEVEL_M, "[PumpStateMachine] STATE_AUTO: LED OFF \r\n");
 8001972:	4b06      	ldr	r3, [pc, #24]	@ (800198c <PumpDelayCallback+0x38>)
 8001974:	2201      	movs	r2, #1
 8001976:	2100      	movs	r1, #0
 8001978:	2002      	movs	r0, #2
 800197a:	f019 fec5 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	48000400 	.word	0x48000400
 800198c:	0801e600 	.word	0x0801e600

08001990 <PumpTimerCallback>:

static void PumpTimerCallback(void *context)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af02      	add	r7, sp, #8
 8001996:	6078      	str	r0, [r7, #4]
    switch (currentPumpState)
 8001998:	4b21      	ldr	r3, [pc, #132]	@ (8001a20 <PumpTimerCallback+0x90>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	2b02      	cmp	r3, #2
 800199e:	d014      	beq.n	80019ca <PumpTimerCallback+0x3a>
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	dc38      	bgt.n	8001a16 <PumpTimerCallback+0x86>
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d002      	beq.n	80019ae <PumpTimerCallback+0x1e>
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d01b      	beq.n	80019e4 <PumpTimerCallback+0x54>
            UTIL_TIMER_Create(&PumpTimer, 1000, UTIL_TIMER_ONESHOT, PumpDelayCallback, NULL);
            UTIL_TIMER_Start(&PumpTimer);
            break;

        default:
            break;
 80019ac:	e033      	b.n	8001a16 <PumpTimerCallback+0x86>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80019ae:	2201      	movs	r2, #1
 80019b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80019b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019b8:	f003 fe4f 	bl	800565a <HAL_GPIO_WritePin>
            APP_LOG(TS_ON, VLEVEL_M, "[PumpStateMachine] STATE_PUMP_ON: \r\n");
 80019bc:	4b19      	ldr	r3, [pc, #100]	@ (8001a24 <PumpTimerCallback+0x94>)
 80019be:	2201      	movs	r2, #1
 80019c0:	2100      	movs	r1, #0
 80019c2:	2002      	movs	r0, #2
 80019c4:	f019 fea0 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
            break;
 80019c8:	e026      	b.n	8001a18 <PumpTimerCallback+0x88>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 80019ca:	2201      	movs	r2, #1
 80019cc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80019d0:	4815      	ldr	r0, [pc, #84]	@ (8001a28 <PumpTimerCallback+0x98>)
 80019d2:	f003 fe42 	bl	800565a <HAL_GPIO_WritePin>
            APP_LOG(TS_ON, VLEVEL_M, "[PumpStateMachine] STATE_PUMP_OFF: \r\n");
 80019d6:	4b15      	ldr	r3, [pc, #84]	@ (8001a2c <PumpTimerCallback+0x9c>)
 80019d8:	2201      	movs	r2, #1
 80019da:	2100      	movs	r1, #0
 80019dc:	2002      	movs	r0, #2
 80019de:	f019 fe93 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
            break;
 80019e2:	e019      	b.n	8001a18 <PumpTimerCallback+0x88>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 80019e4:	2200      	movs	r2, #0
 80019e6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80019ea:	480f      	ldr	r0, [pc, #60]	@ (8001a28 <PumpTimerCallback+0x98>)
 80019ec:	f003 fe35 	bl	800565a <HAL_GPIO_WritePin>
            APP_LOG(TS_ON, VLEVEL_M, "[PumpStateMachine] STATE_AUTO: Time out\r\n");
 80019f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001a30 <PumpTimerCallback+0xa0>)
 80019f2:	2201      	movs	r2, #1
 80019f4:	2100      	movs	r1, #0
 80019f6:	2002      	movs	r0, #2
 80019f8:	f019 fe86 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
            UTIL_TIMER_Create(&PumpTimer, 1000, UTIL_TIMER_ONESHOT, PumpDelayCallback, NULL);
 80019fc:	2300      	movs	r3, #0
 80019fe:	9300      	str	r3, [sp, #0]
 8001a00:	4b0c      	ldr	r3, [pc, #48]	@ (8001a34 <PumpTimerCallback+0xa4>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001a08:	480b      	ldr	r0, [pc, #44]	@ (8001a38 <PumpTimerCallback+0xa8>)
 8001a0a:	f019 fbcf 	bl	801b1ac <UTIL_TIMER_Create>
            UTIL_TIMER_Start(&PumpTimer);
 8001a0e:	480a      	ldr	r0, [pc, #40]	@ (8001a38 <PumpTimerCallback+0xa8>)
 8001a10:	f019 fc02 	bl	801b218 <UTIL_TIMER_Start>
            break;
 8001a14:	e000      	b.n	8001a18 <PumpTimerCallback+0x88>
            break;
 8001a16:	bf00      	nop
    }
}
 8001a18:	bf00      	nop
 8001a1a:	3708      	adds	r7, #8
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	200003a4 	.word	0x200003a4
 8001a24:	0801e62c 	.word	0x0801e62c
 8001a28:	48000400 	.word	0x48000400
 8001a2c:	0801e654 	.word	0x0801e654
 8001a30:	0801e67c 	.word	0x0801e67c
 8001a34:	08001955 	.word	0x08001955
 8001a38:	2000038c 	.word	0x2000038c

08001a3c <PumpStateMachine>:

void PumpStateMachine(PumpState_t state, uint8_t duration)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af02      	add	r7, sp, #8
 8001a42:	4603      	mov	r3, r0
 8001a44:	460a      	mov	r2, r1
 8001a46:	71fb      	strb	r3, [r7, #7]
 8001a48:	4613      	mov	r3, r2
 8001a4a:	71bb      	strb	r3, [r7, #6]
    currentPumpState = state;
 8001a4c:	4a35      	ldr	r2, [pc, #212]	@ (8001b24 <PumpStateMachine+0xe8>)
 8001a4e:	79fb      	ldrb	r3, [r7, #7]
 8001a50:	7013      	strb	r3, [r2, #0]
    autoDurationMinutes = duration;
 8001a52:	4a35      	ldr	r2, [pc, #212]	@ (8001b28 <PumpStateMachine+0xec>)
 8001a54:	79bb      	ldrb	r3, [r7, #6]
 8001a56:	7013      	strb	r3, [r2, #0]

    switch (state)
 8001a58:	79fb      	ldrb	r3, [r7, #7]
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d020      	beq.n	8001aa0 <PumpStateMachine+0x64>
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	dc5b      	bgt.n	8001b1a <PumpStateMachine+0xde>
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d002      	beq.n	8001a6c <PumpStateMachine+0x30>
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d033      	beq.n	8001ad2 <PumpStateMachine+0x96>
            UTIL_TIMER_Create(&PumpTimer, (uint32_t)duration * 60 * 1000, UTIL_TIMER_ONESHOT, PumpTimerCallback, NULL);
            UTIL_TIMER_Start(&PumpTimer);
            break;

        default:
            break;
 8001a6a:	e056      	b.n	8001b1a <PumpStateMachine+0xde>
            APP_LOG(TS_ON, VLEVEL_M, "Command 0x01: Pump ON\r\n");
 8001a6c:	4b2f      	ldr	r3, [pc, #188]	@ (8001b2c <PumpStateMachine+0xf0>)
 8001a6e:	2201      	movs	r2, #1
 8001a70:	2100      	movs	r1, #0
 8001a72:	2002      	movs	r0, #2
 8001a74:	f019 fe48 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001a78:	2200      	movs	r2, #0
 8001a7a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a82:	f003 fdea 	bl	800565a <HAL_GPIO_WritePin>
            UTIL_TIMER_Create(&PumpTimer, 1000, UTIL_TIMER_ONESHOT, PumpTimerCallback, NULL);
 8001a86:	2300      	movs	r3, #0
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	4b29      	ldr	r3, [pc, #164]	@ (8001b30 <PumpStateMachine+0xf4>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001a92:	4828      	ldr	r0, [pc, #160]	@ (8001b34 <PumpStateMachine+0xf8>)
 8001a94:	f019 fb8a 	bl	801b1ac <UTIL_TIMER_Create>
            UTIL_TIMER_Start(&PumpTimer);
 8001a98:	4826      	ldr	r0, [pc, #152]	@ (8001b34 <PumpStateMachine+0xf8>)
 8001a9a:	f019 fbbd 	bl	801b218 <UTIL_TIMER_Start>
            break;
 8001a9e:	e03d      	b.n	8001b1c <PumpStateMachine+0xe0>
            APP_LOG(TS_ON, VLEVEL_M, "Command 0x03: Pump OFF\r\n");
 8001aa0:	4b25      	ldr	r3, [pc, #148]	@ (8001b38 <PumpStateMachine+0xfc>)
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	2002      	movs	r0, #2
 8001aa8:	f019 fe2e 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8001aac:	2200      	movs	r2, #0
 8001aae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ab2:	4822      	ldr	r0, [pc, #136]	@ (8001b3c <PumpStateMachine+0x100>)
 8001ab4:	f003 fdd1 	bl	800565a <HAL_GPIO_WritePin>
            UTIL_TIMER_Create(&PumpTimer, 1000, UTIL_TIMER_ONESHOT, PumpTimerCallback, NULL);
 8001ab8:	2300      	movs	r3, #0
 8001aba:	9300      	str	r3, [sp, #0]
 8001abc:	4b1c      	ldr	r3, [pc, #112]	@ (8001b30 <PumpStateMachine+0xf4>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001ac4:	481b      	ldr	r0, [pc, #108]	@ (8001b34 <PumpStateMachine+0xf8>)
 8001ac6:	f019 fb71 	bl	801b1ac <UTIL_TIMER_Create>
            UTIL_TIMER_Start(&PumpTimer);
 8001aca:	481a      	ldr	r0, [pc, #104]	@ (8001b34 <PumpStateMachine+0xf8>)
 8001acc:	f019 fba4 	bl	801b218 <UTIL_TIMER_Start>
            break;
 8001ad0:	e024      	b.n	8001b1c <PumpStateMachine+0xe0>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2120      	movs	r1, #32
 8001ad6:	4819      	ldr	r0, [pc, #100]	@ (8001b3c <PumpStateMachine+0x100>)
 8001ad8:	f003 fdbf 	bl	800565a <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001adc:	2200      	movs	r2, #0
 8001ade:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ae2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ae6:	f003 fdb8 	bl	800565a <HAL_GPIO_WritePin>
            APP_LOG(TS_ON, VLEVEL_M, "[PumpStateMachine] STATE_AUTO: Time : ( %d Minutes)\r\n", duration);
 8001aea:	79bb      	ldrb	r3, [r7, #6]
 8001aec:	9300      	str	r3, [sp, #0]
 8001aee:	4b14      	ldr	r3, [pc, #80]	@ (8001b40 <PumpStateMachine+0x104>)
 8001af0:	2201      	movs	r2, #1
 8001af2:	2100      	movs	r1, #0
 8001af4:	2002      	movs	r0, #2
 8001af6:	f019 fe07 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
            UTIL_TIMER_Create(&PumpTimer, (uint32_t)duration * 60 * 1000, UTIL_TIMER_ONESHOT, PumpTimerCallback, NULL);
 8001afa:	79bb      	ldrb	r3, [r7, #6]
 8001afc:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8001b00:	fb02 f103 	mul.w	r1, r2, r3
 8001b04:	2300      	movs	r3, #0
 8001b06:	9300      	str	r3, [sp, #0]
 8001b08:	4b09      	ldr	r3, [pc, #36]	@ (8001b30 <PumpStateMachine+0xf4>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	4809      	ldr	r0, [pc, #36]	@ (8001b34 <PumpStateMachine+0xf8>)
 8001b0e:	f019 fb4d 	bl	801b1ac <UTIL_TIMER_Create>
            UTIL_TIMER_Start(&PumpTimer);
 8001b12:	4808      	ldr	r0, [pc, #32]	@ (8001b34 <PumpStateMachine+0xf8>)
 8001b14:	f019 fb80 	bl	801b218 <UTIL_TIMER_Start>
            break;
 8001b18:	e000      	b.n	8001b1c <PumpStateMachine+0xe0>
            break;
 8001b1a:	bf00      	nop
    }
}
 8001b1c:	bf00      	nop
 8001b1e:	3708      	adds	r7, #8
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	200003a4 	.word	0x200003a4
 8001b28:	200003a5 	.word	0x200003a5
 8001b2c:	0801e6a8 	.word	0x0801e6a8
 8001b30:	08001991 	.word	0x08001991
 8001b34:	2000038c 	.word	0x2000038c
 8001b38:	0801e6c0 	.word	0x0801e6c0
 8001b3c:	48000400 	.word	0x48000400
 8001b40:	0801e6dc 	.word	0x0801e6dc

08001b44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b48:	b672      	cpsid	i
}
 8001b4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b4c:	bf00      	nop
 8001b4e:	e7fd      	b.n	8001b4c <Error_Handler+0x8>

08001b50 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001b54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b5c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bc80      	pop	{r7}
 8001b6e:	4770      	bx	lr

08001b70 <LL_APB1_GRP1_EnableClock>:
{
 8001b70:	b480      	push	{r7}
 8001b72:	b085      	sub	sp, #20
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001b78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b7c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001b7e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001b88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b8c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4013      	ands	r3, r2
 8001b92:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b94:	68fb      	ldr	r3, [r7, #12]
}
 8001b96:	bf00      	nop
 8001b98:	3714      	adds	r7, #20
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr

08001ba0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08c      	sub	sp, #48	@ 0x30
 8001ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8001ba6:	1d3b      	adds	r3, r7, #4
 8001ba8:	222c      	movs	r2, #44	@ 0x2c
 8001baa:	2100      	movs	r1, #0
 8001bac:	4618      	mov	r0, r3
 8001bae:	f01a fd7e 	bl	801c6ae <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001bb2:	4b22      	ldr	r3, [pc, #136]	@ (8001c3c <MX_RTC_Init+0x9c>)
 8001bb4:	4a22      	ldr	r2, [pc, #136]	@ (8001c40 <MX_RTC_Init+0xa0>)
 8001bb6:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001bb8:	4b20      	ldr	r3, [pc, #128]	@ (8001c3c <MX_RTC_Init+0x9c>)
 8001bba:	221f      	movs	r2, #31
 8001bbc:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001bbe:	4b1f      	ldr	r3, [pc, #124]	@ (8001c3c <MX_RTC_Init+0x9c>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001bc4:	4b1d      	ldr	r3, [pc, #116]	@ (8001c3c <MX_RTC_Init+0x9c>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001bca:	4b1c      	ldr	r3, [pc, #112]	@ (8001c3c <MX_RTC_Init+0x9c>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001bd0:	4b1a      	ldr	r3, [pc, #104]	@ (8001c3c <MX_RTC_Init+0x9c>)
 8001bd2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bd6:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001bd8:	4b18      	ldr	r3, [pc, #96]	@ (8001c3c <MX_RTC_Init+0x9c>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001bde:	4b17      	ldr	r3, [pc, #92]	@ (8001c3c <MX_RTC_Init+0x9c>)
 8001be0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001be4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001be6:	4815      	ldr	r0, [pc, #84]	@ (8001c3c <MX_RTC_Init+0x9c>)
 8001be8:	f005 f90a 	bl	8006e00 <HAL_RTC_Init>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001bf2:	f7ff ffa7 	bl	8001b44 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001bf6:	4811      	ldr	r0, [pc, #68]	@ (8001c3c <MX_RTC_Init+0x9c>)
 8001bf8:	f005 fbf8 	bl	80073ec <HAL_RTCEx_SetSSRU_IT>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001c02:	f7ff ff9f 	bl	8001b44 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001c06:	2300      	movs	r3, #0
 8001c08:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001c12:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001c16:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001c18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8001c1e:	1d3b      	adds	r3, r7, #4
 8001c20:	2200      	movs	r2, #0
 8001c22:	4619      	mov	r1, r3
 8001c24:	4805      	ldr	r0, [pc, #20]	@ (8001c3c <MX_RTC_Init+0x9c>)
 8001c26:	f005 f965 	bl	8006ef4 <HAL_RTC_SetAlarm_IT>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001c30:	f7ff ff88 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001c34:	bf00      	nop
 8001c36:	3730      	adds	r7, #48	@ 0x30
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	200003a8 	.word	0x200003a8
 8001c40:	40002800 	.word	0x40002800

08001c44 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b090      	sub	sp, #64	@ 0x40
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c4c:	f107 0308 	add.w	r3, r7, #8
 8001c50:	2238      	movs	r2, #56	@ 0x38
 8001c52:	2100      	movs	r1, #0
 8001c54:	4618      	mov	r0, r3
 8001c56:	f01a fd2a 	bl	801c6ae <memset>
  if(rtcHandle->Instance==RTC)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a16      	ldr	r2, [pc, #88]	@ (8001cb8 <HAL_RTC_MspInit+0x74>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d125      	bne.n	8001cb0 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001c64:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c68:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001c6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c70:	f107 0308 	add.w	r3, r7, #8
 8001c74:	4618      	mov	r0, r3
 8001c76:	f004 ffa9 	bl	8006bcc <HAL_RCCEx_PeriphCLKConfig>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001c80:	f7ff ff60 	bl	8001b44 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001c84:	f7ff ff64 	bl	8001b50 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001c88:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001c8c:	f7ff ff70 	bl	8001b70 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8001c90:	2200      	movs	r2, #0
 8001c92:	2100      	movs	r1, #0
 8001c94:	2002      	movs	r0, #2
 8001c96:	f002 fc18 	bl	80044ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001c9a:	2002      	movs	r0, #2
 8001c9c:	f002 fc2f 	bl	80044fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	202a      	movs	r0, #42	@ 0x2a
 8001ca6:	f002 fc10 	bl	80044ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001caa:	202a      	movs	r0, #42	@ 0x2a
 8001cac:	f002 fc27 	bl	80044fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001cb0:	bf00      	nop
 8001cb2:	3740      	adds	r7, #64	@ 0x40
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40002800 	.word	0x40002800

08001cbc <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8001cc0:	4b03      	ldr	r3, [pc, #12]	@ (8001cd0 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8001cc8:	bf00      	nop
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bc80      	pop	{r7}
 8001cce:	4770      	bx	lr
 8001cd0:	58000400 	.word	0x58000400

08001cd4 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8001cd8:	bf00      	nop
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bc80      	pop	{r7}
 8001cde:	4770      	bx	lr

08001ce0 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bc80      	pop	{r7}
 8001cea:	4770      	bx	lr

08001cec <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8001cf0:	f001 fa48 	bl	8003184 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8001cf4:	f7ff ffe2 	bl	8001cbc <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8001cf8:	2001      	movs	r0, #1
 8001cfa:	f003 fd6f 	bl	80057dc <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}

08001d02 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8001d02:	b580      	push	{r7, lr}
 8001d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for debugger problem in dual core */
  HAL_ResumeTick();
 8001d06:	f001 fa4b 	bl	80031a0 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8001d0a:	f001 f8cb 	bl	8002ea4 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8001d16:	f001 fa35 	bl	8003184 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001d1a:	2101      	movs	r1, #1
 8001d1c:	2000      	movs	r0, #0
 8001d1e:	f003 fcd9 	bl	80056d4 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 8001d2a:	f001 fa39 	bl	80031a0 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d32:	b480      	push	{r7}
 8001d34:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d36:	bf00      	nop
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bc80      	pop	{r7}
 8001d3c:	4770      	bx	lr

08001d3e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d42:	bf00      	nop
 8001d44:	e7fd      	b.n	8001d42 <NMI_Handler+0x4>

08001d46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d46:	b480      	push	{r7}
 8001d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d4a:	bf00      	nop
 8001d4c:	e7fd      	b.n	8001d4a <HardFault_Handler+0x4>

08001d4e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d4e:	b480      	push	{r7}
 8001d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d52:	bf00      	nop
 8001d54:	e7fd      	b.n	8001d52 <MemManage_Handler+0x4>

08001d56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d56:	b480      	push	{r7}
 8001d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d5a:	bf00      	nop
 8001d5c:	e7fd      	b.n	8001d5a <BusFault_Handler+0x4>

08001d5e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d62:	bf00      	nop
 8001d64:	e7fd      	b.n	8001d62 <UsageFault_Handler+0x4>

08001d66 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d66:	b480      	push	{r7}
 8001d68:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d6a:	bf00      	nop
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bc80      	pop	{r7}
 8001d70:	4770      	bx	lr

08001d72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d72:	b480      	push	{r7}
 8001d74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d76:	bf00      	nop
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bc80      	pop	{r7}
 8001d7c:	4770      	bx	lr

08001d7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bc80      	pop	{r7}
 8001d88:	4770      	bx	lr

08001d8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bc80      	pop	{r7}
 8001d94:	4770      	bx	lr
	...

08001d98 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8001d9c:	4802      	ldr	r0, [pc, #8]	@ (8001da8 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8001d9e:	f005 fb61 	bl	8007464 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	200003a8 	.word	0x200003a8

08001dac <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001db0:	4802      	ldr	r0, [pc, #8]	@ (8001dbc <DMA1_Channel1_IRQHandler+0x10>)
 8001db2:	f002 fe3b 	bl	8004a2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001db6:	bf00      	nop
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	2000051c 	.word	0x2000051c

08001dc0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001dc4:	4802      	ldr	r0, [pc, #8]	@ (8001dd0 <USART1_IRQHandler+0x10>)
 8001dc6:	f006 f9af 	bl	8008128 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001dca:	bf00      	nop
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	200003fc 	.word	0x200003fc

08001dd4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001dd8:	4802      	ldr	r0, [pc, #8]	@ (8001de4 <USART2_IRQHandler+0x10>)
 8001dda:	f006 f9a5 	bl	8008128 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	2000048c 	.word	0x2000048c

08001de8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [15:10] Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 8001dec:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001df0:	f003 fc4a 	bl	8005688 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001df4:	bf00      	nop
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001dfc:	4802      	ldr	r0, [pc, #8]	@ (8001e08 <RTC_Alarm_IRQHandler+0x10>)
 8001dfe:	f005 f9e1 	bl	80071c4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001e02:	bf00      	nop
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	200003a8 	.word	0x200003a8

08001e0c <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001e10:	4802      	ldr	r0, [pc, #8]	@ (8001e1c <SUBGHZ_Radio_IRQHandler+0x10>)
 8001e12:	f005 fe8f 	bl	8007b34 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	200003e0 	.word	0x200003e0

08001e20 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001e28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e2c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001e2e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001e38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e3c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4013      	ands	r3, r2
 8001e42:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001e44:	68fb      	ldr	r3, [r7, #12]
}
 8001e46:	bf00      	nop
 8001e48:	3714      	adds	r7, #20
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bc80      	pop	{r7}
 8001e4e:	4770      	bx	lr

08001e50 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001e54:	4b06      	ldr	r3, [pc, #24]	@ (8001e70 <MX_SUBGHZ_Init+0x20>)
 8001e56:	2208      	movs	r2, #8
 8001e58:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8001e5a:	4805      	ldr	r0, [pc, #20]	@ (8001e70 <MX_SUBGHZ_Init+0x20>)
 8001e5c:	f005 fbee 	bl	800763c <HAL_SUBGHZ_Init>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8001e66:	f7ff fe6d 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	200003e0 	.word	0x200003e0

08001e74 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8001e7c:	2001      	movs	r0, #1
 8001e7e:	f7ff ffcf 	bl	8001e20 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8001e82:	2200      	movs	r2, #0
 8001e84:	2100      	movs	r1, #0
 8001e86:	2032      	movs	r0, #50	@ 0x32
 8001e88:	f002 fb1f 	bl	80044ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8001e8c:	2032      	movs	r0, #50	@ 0x32
 8001e8e:	f002 fb36 	bl	80044fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8001e92:	bf00      	nop
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <LL_RCC_SetClkAfterWakeFromStop>:
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	b083      	sub	sp, #12
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001ea2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001eac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	608b      	str	r3, [r1, #8]
}
 8001eb6:	bf00      	nop
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bc80      	pop	{r7}
 8001ebe:	4770      	bx	lr

08001ec0 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8001ec4:	4b02      	ldr	r3, [pc, #8]	@ (8001ed0 <LL_FLASH_GetUDN+0x10>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bc80      	pop	{r7}
 8001ece:	4770      	bx	lr
 8001ed0:	1fff7580 	.word	0x1fff7580

08001ed4 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8001ed8:	4b03      	ldr	r3, [pc, #12]	@ (8001ee8 <LL_FLASH_GetDeviceID+0x14>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	b2db      	uxtb	r3, r3
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bc80      	pop	{r7}
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	1fff7584 	.word	0x1fff7584

08001eec <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8001ef0:	4b03      	ldr	r3, [pc, #12]	@ (8001f00 <LL_FLASH_GetSTCompanyID+0x14>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	0a1b      	lsrs	r3, r3, #8
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bc80      	pop	{r7}
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	1fff7584 	.word	0x1fff7584

08001f04 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8001f08:	2000      	movs	r0, #0
 8001f0a:	f7ff ffc6 	bl	8001e9a <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 8001f0e:	f019 f93d 	bl	801b18c <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8001f12:	4b10      	ldr	r3, [pc, #64]	@ (8001f54 <SystemApp_Init+0x50>)
 8001f14:	2201      	movs	r2, #1
 8001f16:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 8001f18:	f000 f98c 	bl	8002234 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8001f1c:	f019 fbc6 	bl	801b6ac <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8001f20:	480d      	ldr	r0, [pc, #52]	@ (8001f58 <SystemApp_Init+0x54>)
 8001f22:	f019 fc71 	bl	801b808 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /* #warning "should be removed when proper obl is done" */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001f26:	4b0d      	ldr	r3, [pc, #52]	@ (8001f5c <SystemApp_Init+0x58>)
 8001f28:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001f2c:	611a      	str	r2, [r3, #16]

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001f2e:	2002      	movs	r0, #2
 8001f30:	f019 fc78 	bl	801b824 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8001f34:	f7ff f97a 	bl	800122c <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8001f38:	f000 fa02 	bl	8002340 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8001f3c:	f018 faf4 	bl	801a528 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001f40:	2101      	movs	r1, #1
 8001f42:	2001      	movs	r0, #1
 8001f44:	f018 fb30 	bl	801a5a8 <UTIL_LPM_SetOffMode>

#if defined (LOW_POWER_DISABLE) && (LOW_POWER_DISABLE == 1)
  /* Disable Stop Mode */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001f48:	2101      	movs	r1, #1
 8001f4a:	2001      	movs	r0, #1
 8001f4c:	f018 fafc 	bl	801a548 <UTIL_LPM_SetStopMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8001f50:	bf00      	nop
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	200003ec 	.word	0x200003ec
 8001f58:	08002125 	.word	0x08002125
 8001f5c:	58004000 	.word	0x58004000

08001f60 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8001f64:	f018 fb50 	bl	801a608 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8001f68:	bf00      	nop
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
  uint8_t batteryLevel = 0;
 8001f72:	2300      	movs	r3, #0
 8001f74:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8001f76:	f7ff f967 	bl	8001248 <SYS_GetBatteryLevel>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	80bb      	strh	r3, [r7, #4]

  /* Convert battery level from mV to linear scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8001f7e:	88bb      	ldrh	r3, [r7, #4]
 8001f80:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d902      	bls.n	8001f8e <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8001f88:	23fe      	movs	r3, #254	@ 0xfe
 8001f8a:	71fb      	strb	r3, [r7, #7]
 8001f8c:	e014      	b.n	8001fb8 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8001f8e:	88bb      	ldrh	r3, [r7, #4]
 8001f90:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8001f94:	d202      	bcs.n	8001f9c <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 8001f96:	2300      	movs	r3, #0
 8001f98:	71fb      	strb	r3, [r7, #7]
 8001f9a:	e00d      	b.n	8001fb8 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8001f9c:	88bb      	ldrh	r3, [r7, #4]
 8001f9e:	f5a3 63e1 	sub.w	r3, r3, #1800	@ 0x708
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	01db      	lsls	r3, r3, #7
 8001fa8:	1a9b      	subs	r3, r3, r2
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	461a      	mov	r2, r3
 8001fae:	4b05      	ldr	r3, [pc, #20]	@ (8001fc4 <GetBatteryLevel+0x58>)
 8001fb0:	fba3 2302 	umull	r2, r3, r3, r2
 8001fb4:	09db      	lsrs	r3, r3, #7
 8001fb6:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 8001fb8:	79fb      	ldrb	r3, [r7, #7]
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	1b4e81b5 	.word	0x1b4e81b5

08001fc8 <GetTemperatureLevel>:

int16_t GetTemperatureLevel(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b088      	sub	sp, #32
 8001fcc:	af00      	add	r7, sp, #0
  int16_t temperatureLevel = 0;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	83fb      	strh	r3, [r7, #30]

  sensor_t sensor_data;

  EnvSensors_Read(&sensor_data);
 8001fd2:	1d3b      	adds	r3, r7, #4
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f000 f989 	bl	80022ec <EnvSensors_Read>
  temperatureLevel = (int16_t)(sensor_data.temperature);
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7fe fec9 	bl	8000d74 <__aeabi_f2iz>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	83fb      	strh	r3, [r7, #30]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8001fe6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3720      	adds	r7, #32
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 8001ff2:	b590      	push	{r4, r7, lr}
 8001ff4:	b087      	sub	sp, #28
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8001ffe:	f7ff ff5f 	bl	8001ec0 <LL_FLASH_GetUDN>
 8002002:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800200a:	d138      	bne.n	800207e <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 800200c:	f001 f8d6 	bl	80031bc <HAL_GetUIDw0>
 8002010:	4604      	mov	r4, r0
 8002012:	f001 f8e7 	bl	80031e4 <HAL_GetUIDw2>
 8002016:	4603      	mov	r3, r0
 8002018:	4423      	add	r3, r4
 800201a:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 800201c:	f001 f8d8 	bl	80031d0 <HAL_GetUIDw1>
 8002020:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	0e1a      	lsrs	r2, r3, #24
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	3307      	adds	r3, #7
 800202a:	b2d2      	uxtb	r2, r2
 800202c:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	0c1a      	lsrs	r2, r3, #16
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	3306      	adds	r3, #6
 8002036:	b2d2      	uxtb	r2, r2
 8002038:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	0a1a      	lsrs	r2, r3, #8
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	3305      	adds	r3, #5
 8002042:	b2d2      	uxtb	r2, r2
 8002044:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	3304      	adds	r3, #4
 800204a:	693a      	ldr	r2, [r7, #16]
 800204c:	b2d2      	uxtb	r2, r2
 800204e:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	0e1a      	lsrs	r2, r3, #24
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	3303      	adds	r3, #3
 8002058:	b2d2      	uxtb	r2, r2
 800205a:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	0c1a      	lsrs	r2, r3, #16
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	3302      	adds	r3, #2
 8002064:	b2d2      	uxtb	r2, r2
 8002066:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	0a1a      	lsrs	r2, r3, #8
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	3301      	adds	r3, #1
 8002070:	b2d2      	uxtb	r2, r2
 8002072:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	b2da      	uxtb	r2, r3
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 800207c:	e031      	b.n	80020e2 <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	3307      	adds	r3, #7
 8002082:	697a      	ldr	r2, [r7, #20]
 8002084:	b2d2      	uxtb	r2, r2
 8002086:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	0a1a      	lsrs	r2, r3, #8
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	3306      	adds	r3, #6
 8002090:	b2d2      	uxtb	r2, r2
 8002092:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	0c1a      	lsrs	r2, r3, #16
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	3305      	adds	r3, #5
 800209c:	b2d2      	uxtb	r2, r2
 800209e:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	0e1a      	lsrs	r2, r3, #24
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	3304      	adds	r3, #4
 80020a8:	b2d2      	uxtb	r2, r2
 80020aa:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 80020ac:	f7ff ff12 	bl	8001ed4 <LL_FLASH_GetDeviceID>
 80020b0:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	3303      	adds	r3, #3
 80020b6:	697a      	ldr	r2, [r7, #20]
 80020b8:	b2d2      	uxtb	r2, r2
 80020ba:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 80020bc:	f7ff ff16 	bl	8001eec <LL_FLASH_GetSTCompanyID>
 80020c0:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	3302      	adds	r3, #2
 80020c6:	697a      	ldr	r2, [r7, #20]
 80020c8:	b2d2      	uxtb	r2, r2
 80020ca:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	0a1a      	lsrs	r2, r3, #8
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	3301      	adds	r3, #1
 80020d4:	b2d2      	uxtb	r2, r2
 80020d6:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	0c1b      	lsrs	r3, r3, #16
 80020dc:	b2da      	uxtb	r2, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	701a      	strb	r2, [r3, #0]
}
 80020e2:	bf00      	nop
 80020e4:	371c      	adds	r7, #28
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd90      	pop	{r4, r7, pc}

080020ea <GetDevAddr>:

uint32_t GetDevAddr(void)
{
 80020ea:	b590      	push	{r4, r7, lr}
 80020ec:	b083      	sub	sp, #12
 80020ee:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 80020f0:	2300      	movs	r3, #0
 80020f2:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 80020f4:	f7ff fee4 	bl	8001ec0 <LL_FLASH_GetUDN>
 80020f8:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002100:	d10b      	bne.n	800211a <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8002102:	f001 f85b 	bl	80031bc <HAL_GetUIDw0>
 8002106:	4604      	mov	r4, r0
 8002108:	f001 f862 	bl	80031d0 <HAL_GetUIDw1>
 800210c:	4603      	mov	r3, r0
 800210e:	405c      	eors	r4, r3
 8002110:	f001 f868 	bl	80031e4 <HAL_GetUIDw2>
 8002114:	4603      	mov	r3, r0
 8002116:	4063      	eors	r3, r4
 8002118:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 800211a:	687b      	ldr	r3, [r7, #4]

}
 800211c:	4618      	mov	r0, r3
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	bd90      	pop	{r4, r7, pc}

08002124 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b086      	sub	sp, #24
 8002128:	af02      	add	r7, sp, #8
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 800212e:	f107 0308 	add.w	r3, r7, #8
 8002132:	4618      	mov	r0, r3
 8002134:	f018 fb78 	bl	801a828 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8002138:	68bb      	ldr	r3, [r7, #8]
 800213a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800213e:	9200      	str	r2, [sp, #0]
 8002140:	4a07      	ldr	r2, [pc, #28]	@ (8002160 <TimestampNow+0x3c>)
 8002142:	2110      	movs	r1, #16
 8002144:	6878      	ldr	r0, [r7, #4]
 8002146:	f000 f81d 	bl	8002184 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f7fe f868 	bl	8000220 <strlen>
 8002150:	4603      	mov	r3, r0
 8002152:	b29a      	uxth	r2, r3
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8002158:	bf00      	nop
 800215a:	3710      	adds	r7, #16
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	0801e714 	.word	0x0801e714

08002164 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8002168:	2101      	movs	r1, #1
 800216a:	2002      	movs	r0, #2
 800216c:	f018 f9ec 	bl	801a548 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8002170:	bf00      	nop
 8002172:	bd80      	pop	{r7, pc}

08002174 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8002178:	2100      	movs	r1, #0
 800217a:	2002      	movs	r0, #2
 800217c:	f018 f9e4 	bl	801a548 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8002180:	bf00      	nop
 8002182:	bd80      	pop	{r7, pc}

08002184 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8002184:	b40c      	push	{r2, r3}
 8002186:	b580      	push	{r7, lr}
 8002188:	b084      	sub	sp, #16
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
 800218e:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8002190:	f107 031c 	add.w	r3, r7, #28
 8002194:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8002196:	6839      	ldr	r1, [r7, #0]
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	69ba      	ldr	r2, [r7, #24]
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f018 fd15 	bl	801abcc <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 80021a2:	bf00      	nop
 80021a4:	3710      	adds	r7, #16
 80021a6:	46bd      	mov	sp, r7
 80021a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80021ac:	b002      	add	sp, #8
 80021ae:	4770      	bx	lr

080021b0 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 80021b8:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	bc80      	pop	{r7}
 80021c2:	4770      	bx	lr

080021c4 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80021ca:	2300      	movs	r3, #0
 80021cc:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 80021ce:	4b06      	ldr	r3, [pc, #24]	@ (80021e8 <HAL_GetTick+0x24>)
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d002      	beq.n	80021dc <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 80021d6:	f000 fa41 	bl	800265c <TIMER_IF_GetTimerValue>
 80021da:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 80021dc:	687b      	ldr	r3, [r7, #4]
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3708      	adds	r7, #8
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	200003ec 	.word	0x200003ec

080021ec <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4618      	mov	r0, r3
 80021f8:	f000 fab7 	bl	800276a <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 80021fc:	bf00      	nop
 80021fe:	3708      	adds	r7, #8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <LL_AHB2_GRP1_EnableClock>:
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800220c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002210:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002212:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4313      	orrs	r3, r2
 800221a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800221c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002220:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4013      	ands	r3, r2
 8002226:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002228:	68fb      	ldr	r3, [r7, #12]
}
 800222a:	bf00      	nop
 800222c:	3714      	adds	r7, #20
 800222e:	46bd      	mov	sp, r7
 8002230:	bc80      	pop	{r7}
 8002232:	4770      	bx	lr

08002234 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b086      	sub	sp, #24
 8002238:	af00      	add	r7, sp, #0

  /* USER CODE END DBG_Init_1 */

  /* SW probes */
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  HAL_DBGMCU_DisableDBGSleepMode();
 800223a:	f000 ffdd 	bl	80031f8 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 800223e:	f000 ffe1 	bl	8003204 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 8002242:	f000 ffe5 	bl	8003210 <HAL_DBGMCU_DisableDBGStandbyMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
#elif !defined (DEBUGGER_ENABLED)
#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */

  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 8002246:	1d3b      	adds	r3, r7, #4
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	605a      	str	r2, [r3, #4]
 800224e:	609a      	str	r2, [r3, #8]
 8002250:	60da      	str	r2, [r3, #12]
 8002252:	611a      	str	r2, [r3, #16]

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 8002254:	2301      	movs	r3, #1
 8002256:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8002258:	2300      	movs	r3, #0
 800225a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 800225c:	2303      	movs	r3, #3
 800225e:	613b      	str	r3, [r7, #16]

  /* Enable the GPIO Clock */
  PROBE_LINE1_CLK_ENABLE();
 8002260:	2001      	movs	r0, #1
 8002262:	f7ff ffcf 	bl	8002204 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE2_CLK_ENABLE();
 8002266:	2002      	movs	r0, #2
 8002268:	f7ff ffcc 	bl	8002204 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE3_CLK_ENABLE();
 800226c:	2002      	movs	r0, #2
 800226e:	f7ff ffc9 	bl	8002204 <LL_AHB2_GRP1_EnableClock>
  PROBE_LINE4_CLK_ENABLE();
 8002272:	2002      	movs	r0, #2
 8002274:	f7ff ffc6 	bl	8002204 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Pin    = PROBE_LINE1_PIN;
 8002278:	2301      	movs	r3, #1
 800227a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE1_PORT, &GPIO_InitStruct);
 800227c:	1d3b      	adds	r3, r7, #4
 800227e:	4619      	mov	r1, r3
 8002280:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002284:	f002 ffa4 	bl	80051d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE2_PIN;
 8002288:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800228c:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE2_PORT, &GPIO_InitStruct);
 800228e:	1d3b      	adds	r3, r7, #4
 8002290:	4619      	mov	r1, r3
 8002292:	4815      	ldr	r0, [pc, #84]	@ (80022e8 <DBG_Init+0xb4>)
 8002294:	f002 ff9c 	bl	80051d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE3_PIN;
 8002298:	2308      	movs	r3, #8
 800229a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE3_PORT, &GPIO_InitStruct);
 800229c:	1d3b      	adds	r3, r7, #4
 800229e:	4619      	mov	r1, r3
 80022a0:	4811      	ldr	r0, [pc, #68]	@ (80022e8 <DBG_Init+0xb4>)
 80022a2:	f002 ff95 	bl	80051d0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE4_PIN;
 80022a6:	2310      	movs	r3, #16
 80022a8:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(PROBE_LINE4_PORT, &GPIO_InitStruct);
 80022aa:	1d3b      	adds	r3, r7, #4
 80022ac:	4619      	mov	r1, r3
 80022ae:	480e      	ldr	r0, [pc, #56]	@ (80022e8 <DBG_Init+0xb4>)
 80022b0:	f002 ff8e 	bl	80051d0 <HAL_GPIO_Init>

  /* Reset probe Pins */
  HAL_GPIO_WritePin(PROBE_LINE1_PORT, PROBE_LINE1_PIN, GPIO_PIN_RESET);
 80022b4:	2200      	movs	r2, #0
 80022b6:	2101      	movs	r1, #1
 80022b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022bc:	f003 f9cd 	bl	800565a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE2_PORT, PROBE_LINE2_PIN, GPIO_PIN_RESET);
 80022c0:	2200      	movs	r2, #0
 80022c2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80022c6:	4808      	ldr	r0, [pc, #32]	@ (80022e8 <DBG_Init+0xb4>)
 80022c8:	f003 f9c7 	bl	800565a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE3_PORT, PROBE_LINE3_PIN, GPIO_PIN_RESET);
 80022cc:	2200      	movs	r2, #0
 80022ce:	2108      	movs	r1, #8
 80022d0:	4805      	ldr	r0, [pc, #20]	@ (80022e8 <DBG_Init+0xb4>)
 80022d2:	f003 f9c2 	bl	800565a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE4_PORT, PROBE_LINE4_PIN, GPIO_PIN_RESET);
 80022d6:	2200      	movs	r2, #0
 80022d8:	2110      	movs	r1, #16
 80022da:	4803      	ldr	r0, [pc, #12]	@ (80022e8 <DBG_Init+0xb4>)
 80022dc:	f003 f9bd 	bl	800565a <HAL_GPIO_WritePin>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 80022e0:	bf00      	nop
 80022e2:	3718      	adds	r7, #24
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	48000400 	.word	0x48000400

080022ec <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t EnvSensors_Read(sensor_t *sensor_data)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b087      	sub	sp, #28
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 80022f4:	4b0d      	ldr	r3, [pc, #52]	@ (800232c <EnvSensors_Read+0x40>)
 80022f6:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 80022f8:	4b0d      	ldr	r3, [pc, #52]	@ (8002330 <EnvSensors_Read+0x44>)
 80022fa:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 80022fc:	4b0d      	ldr	r3, [pc, #52]	@ (8002334 <EnvSensors_Read+0x48>)
 80022fe:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	697a      	ldr	r2, [r7, #20]
 8002304:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	693a      	ldr	r2, [r7, #16]
 800230a:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	68fa      	ldr	r2, [r7, #12]
 8002310:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a08      	ldr	r2, [pc, #32]	@ (8002338 <EnvSensors_Read+0x4c>)
 8002316:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	4a08      	ldr	r2, [pc, #32]	@ (800233c <EnvSensors_Read+0x50>)
 800231c:	611a      	str	r2, [r3, #16]

  return 0;
 800231e:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Read */
}
 8002320:	4618      	mov	r0, r3
 8002322:	371c      	adds	r7, #28
 8002324:	46bd      	mov	sp, r7
 8002326:	bc80      	pop	{r7}
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	42480000 	.word	0x42480000
 8002330:	41900000 	.word	0x41900000
 8002334:	447a0000 	.word	0x447a0000
 8002338:	003e090d 	.word	0x003e090d
 800233c:	000503ab 	.word	0x000503ab

08002340 <EnvSensors_Init>:

int32_t EnvSensors_Init(void)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
#if defined( USE_IKS01A2_ENV_SENSOR_HTS221_0 ) || defined( USE_IKS01A2_ENV_SENSOR_LPS22HB_0 ) || \
    defined( USE_IKS01A3_ENV_SENSOR_HTS221_0 ) || defined( USE_IKS01A3_ENV_SENSOR_LPS22HH_0 ) || \
    defined( USE_BSP_DRIVER )
  int32_t ret = BSP_ERROR_NONE;
 8002346:	2300      	movs	r3, #0
 8002348:	607b      	str	r3, [r7, #4]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  return 0;
 800234a:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Init */
  return ret;
}
 800234c:	4618      	mov	r0, r3
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	bc80      	pop	{r7}
 8002354:	4770      	bx	lr

08002356 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002356:	b480      	push	{r7}
 8002358:	af00      	add	r7, sp, #0
	return 1;
 800235a:	2301      	movs	r3, #1
}
 800235c:	4618      	mov	r0, r3
 800235e:	46bd      	mov	sp, r7
 8002360:	bc80      	pop	{r7}
 8002362:	4770      	bx	lr

08002364 <_kill>:

int _kill(int pid, int sig)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800236e:	f01a f9f1 	bl	801c754 <__errno>
 8002372:	4603      	mov	r3, r0
 8002374:	2216      	movs	r2, #22
 8002376:	601a      	str	r2, [r3, #0]
	return -1;
 8002378:	f04f 33ff 	mov.w	r3, #4294967295
}
 800237c:	4618      	mov	r0, r3
 800237e:	3708      	adds	r7, #8
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <_exit>:

void _exit (int status)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b082      	sub	sp, #8
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800238c:	f04f 31ff 	mov.w	r1, #4294967295
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f7ff ffe7 	bl	8002364 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002396:	bf00      	nop
 8002398:	e7fd      	b.n	8002396 <_exit+0x12>

0800239a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800239a:	b580      	push	{r7, lr}
 800239c:	b086      	sub	sp, #24
 800239e:	af00      	add	r7, sp, #0
 80023a0:	60f8      	str	r0, [r7, #12]
 80023a2:	60b9      	str	r1, [r7, #8]
 80023a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023a6:	2300      	movs	r3, #0
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	e00a      	b.n	80023c2 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80023ac:	f3af 8000 	nop.w
 80023b0:	4601      	mov	r1, r0
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	1c5a      	adds	r2, r3, #1
 80023b6:	60ba      	str	r2, [r7, #8]
 80023b8:	b2ca      	uxtb	r2, r1
 80023ba:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	3301      	adds	r3, #1
 80023c0:	617b      	str	r3, [r7, #20]
 80023c2:	697a      	ldr	r2, [r7, #20]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	429a      	cmp	r2, r3
 80023c8:	dbf0      	blt.n	80023ac <_read+0x12>
	}

return len;
 80023ca:	687b      	ldr	r3, [r7, #4]
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3718      	adds	r7, #24
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}

080023d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b086      	sub	sp, #24
 80023d8:	af00      	add	r7, sp, #0
 80023da:	60f8      	str	r0, [r7, #12]
 80023dc:	60b9      	str	r1, [r7, #8]
 80023de:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023e0:	2300      	movs	r3, #0
 80023e2:	617b      	str	r3, [r7, #20]
 80023e4:	e009      	b.n	80023fa <_write+0x26>
	{
		__io_putchar(*ptr++);
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	1c5a      	adds	r2, r3, #1
 80023ea:	60ba      	str	r2, [r7, #8]
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	4618      	mov	r0, r3
 80023f0:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	3301      	adds	r3, #1
 80023f8:	617b      	str	r3, [r7, #20]
 80023fa:	697a      	ldr	r2, [r7, #20]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	429a      	cmp	r2, r3
 8002400:	dbf1      	blt.n	80023e6 <_write+0x12>
	}
	return len;
 8002402:	687b      	ldr	r3, [r7, #4]
}
 8002404:	4618      	mov	r0, r3
 8002406:	3718      	adds	r7, #24
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}

0800240c <_close>:

int _close(int file)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
	return -1;
 8002414:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002418:	4618      	mov	r0, r3
 800241a:	370c      	adds	r7, #12
 800241c:	46bd      	mov	sp, r7
 800241e:	bc80      	pop	{r7}
 8002420:	4770      	bx	lr

08002422 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002422:	b480      	push	{r7}
 8002424:	b083      	sub	sp, #12
 8002426:	af00      	add	r7, sp, #0
 8002428:	6078      	str	r0, [r7, #4]
 800242a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002432:	605a      	str	r2, [r3, #4]
	return 0;
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	bc80      	pop	{r7}
 800243e:	4770      	bx	lr

08002440 <_isatty>:

int _isatty(int file)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
	return 1;
 8002448:	2301      	movs	r3, #1
}
 800244a:	4618      	mov	r0, r3
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	bc80      	pop	{r7}
 8002452:	4770      	bx	lr

08002454 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	60f8      	str	r0, [r7, #12]
 800245c:	60b9      	str	r1, [r7, #8]
 800245e:	607a      	str	r2, [r7, #4]
	return 0;
 8002460:	2300      	movs	r3, #0
}
 8002462:	4618      	mov	r0, r3
 8002464:	3714      	adds	r7, #20
 8002466:	46bd      	mov	sp, r7
 8002468:	bc80      	pop	{r7}
 800246a:	4770      	bx	lr

0800246c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b086      	sub	sp, #24
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002474:	4a14      	ldr	r2, [pc, #80]	@ (80024c8 <_sbrk+0x5c>)
 8002476:	4b15      	ldr	r3, [pc, #84]	@ (80024cc <_sbrk+0x60>)
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002480:	4b13      	ldr	r3, [pc, #76]	@ (80024d0 <_sbrk+0x64>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d102      	bne.n	800248e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002488:	4b11      	ldr	r3, [pc, #68]	@ (80024d0 <_sbrk+0x64>)
 800248a:	4a12      	ldr	r2, [pc, #72]	@ (80024d4 <_sbrk+0x68>)
 800248c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800248e:	4b10      	ldr	r3, [pc, #64]	@ (80024d0 <_sbrk+0x64>)
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4413      	add	r3, r2
 8002496:	693a      	ldr	r2, [r7, #16]
 8002498:	429a      	cmp	r2, r3
 800249a:	d207      	bcs.n	80024ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800249c:	f01a f95a 	bl	801c754 <__errno>
 80024a0:	4603      	mov	r3, r0
 80024a2:	220c      	movs	r2, #12
 80024a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024a6:	f04f 33ff 	mov.w	r3, #4294967295
 80024aa:	e009      	b.n	80024c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024ac:	4b08      	ldr	r3, [pc, #32]	@ (80024d0 <_sbrk+0x64>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024b2:	4b07      	ldr	r3, [pc, #28]	@ (80024d0 <_sbrk+0x64>)
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4413      	add	r3, r2
 80024ba:	4a05      	ldr	r2, [pc, #20]	@ (80024d0 <_sbrk+0x64>)
 80024bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024be:	68fb      	ldr	r3, [r7, #12]
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3718      	adds	r7, #24
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	20010000 	.word	0x20010000
 80024cc:	00000400 	.word	0x00000400
 80024d0:	200003f0 	.word	0x200003f0
 80024d4:	20002528 	.word	0x20002528

080024d8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 80024dc:	bf00      	nop
 80024de:	46bd      	mov	sp, r7
 80024e0:	bc80      	pop	{r7}
 80024e2:	4770      	bx	lr

080024e4 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689b      	ldr	r3, [r3, #8]
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bc80      	pop	{r7}
 80024f8:	4770      	bx	lr
	...

080024fc <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002502:	2300      	movs	r3, #0
 8002504:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 8002506:	4b14      	ldr	r3, [pc, #80]	@ (8002558 <TIMER_IF_Init+0x5c>)
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	f083 0301 	eor.w	r3, r3, #1
 800250e:	b2db      	uxtb	r3, r3
 8002510:	2b00      	cmp	r3, #0
 8002512:	d01b      	beq.n	800254c <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002514:	4b11      	ldr	r3, [pc, #68]	@ (800255c <TIMER_IF_Init+0x60>)
 8002516:	f04f 32ff 	mov.w	r2, #4294967295
 800251a:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 800251c:	f7ff fb40 	bl	8001ba0 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8002520:	f000 f856 	bl	80025d0 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002524:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002528:	480c      	ldr	r0, [pc, #48]	@ (800255c <TIMER_IF_Init+0x60>)
 800252a:	f004 fdef 	bl	800710c <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800252e:	4b0b      	ldr	r3, [pc, #44]	@ (800255c <TIMER_IF_Init+0x60>)
 8002530:	f04f 32ff 	mov.w	r2, #4294967295
 8002534:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8002536:	4809      	ldr	r0, [pc, #36]	@ (800255c <TIMER_IF_Init+0x60>)
 8002538:	f004 ff26 	bl	8007388 <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 800253c:	2000      	movs	r0, #0
 800253e:	f000 f9d3 	bl	80028e8 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8002542:	f000 f85f 	bl	8002604 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 8002546:	4b04      	ldr	r3, [pc, #16]	@ (8002558 <TIMER_IF_Init+0x5c>)
 8002548:	2201      	movs	r2, #1
 800254a:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 800254c:	79fb      	ldrb	r3, [r7, #7]
}
 800254e:	4618      	mov	r0, r3
 8002550:	3708      	adds	r7, #8
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	200003f4 	.word	0x200003f4
 800255c:	200003a8 	.word	0x200003a8

08002560 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b08e      	sub	sp, #56	@ 0x38
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002568:	2300      	movs	r3, #0
 800256a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 800256e:	f107 0308 	add.w	r3, r7, #8
 8002572:	222c      	movs	r2, #44	@ 0x2c
 8002574:	2100      	movs	r1, #0
 8002576:	4618      	mov	r0, r3
 8002578:	f01a f899 	bl	801c6ae <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 800257c:	f000 f828 	bl	80025d0 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8002580:	4b11      	ldr	r3, [pc, #68]	@ (80025c8 <TIMER_IF_StartTimer+0x68>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	687a      	ldr	r2, [r7, #4]
 8002586:	4413      	add	r3, r2
 8002588:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 800258a:	2300      	movs	r3, #0
 800258c:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	43db      	mvns	r3, r3
 8002592:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002594:	2300      	movs	r3, #0
 8002596:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8002598:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800259c:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 800259e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025a2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80025a4:	f107 0308 	add.w	r3, r7, #8
 80025a8:	2201      	movs	r2, #1
 80025aa:	4619      	mov	r1, r3
 80025ac:	4807      	ldr	r0, [pc, #28]	@ (80025cc <TIMER_IF_StartTimer+0x6c>)
 80025ae:	f004 fca1 	bl	8006ef4 <HAL_RTC_SetAlarm_IT>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d001      	beq.n	80025bc <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 80025b8:	f7ff fac4 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 80025bc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3738      	adds	r7, #56	@ 0x38
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	200003f8 	.word	0x200003f8
 80025cc:	200003a8 	.word	0x200003a8

080025d0 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80025d6:	2300      	movs	r3, #0
 80025d8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 80025da:	4b08      	ldr	r3, [pc, #32]	@ (80025fc <TIMER_IF_StopTimer+0x2c>)
 80025dc:	2201      	movs	r2, #1
 80025de:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80025e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80025e4:	4806      	ldr	r0, [pc, #24]	@ (8002600 <TIMER_IF_StopTimer+0x30>)
 80025e6:	f004 fd91 	bl	800710c <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80025ea:	4b05      	ldr	r3, [pc, #20]	@ (8002600 <TIMER_IF_StopTimer+0x30>)
 80025ec:	f04f 32ff 	mov.w	r2, #4294967295
 80025f0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 80025f2:	79fb      	ldrb	r3, [r7, #7]
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40002800 	.word	0x40002800
 8002600:	200003a8 	.word	0x200003a8

08002604 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8002608:	f000 f98e 	bl	8002928 <GetTimerTicks>
 800260c:	4603      	mov	r3, r0
 800260e:	4a03      	ldr	r2, [pc, #12]	@ (800261c <TIMER_IF_SetTimerContext+0x18>)
 8002610:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002612:	4b02      	ldr	r3, [pc, #8]	@ (800261c <TIMER_IF_SetTimerContext+0x18>)
 8002614:	681b      	ldr	r3, [r3, #0]
}
 8002616:	4618      	mov	r0, r3
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	200003f8 	.word	0x200003f8

08002620 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002624:	4b02      	ldr	r3, [pc, #8]	@ (8002630 <TIMER_IF_GetTimerContext+0x10>)
 8002626:	681b      	ldr	r3, [r3, #0]
}
 8002628:	4618      	mov	r0, r3
 800262a:	46bd      	mov	sp, r7
 800262c:	bc80      	pop	{r7}
 800262e:	4770      	bx	lr
 8002630:	200003f8 	.word	0x200003f8

08002634 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800263a:	2300      	movs	r3, #0
 800263c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 800263e:	f000 f973 	bl	8002928 <GetTimerTicks>
 8002642:	4602      	mov	r2, r0
 8002644:	4b04      	ldr	r3, [pc, #16]	@ (8002658 <TIMER_IF_GetTimerElapsedTime+0x24>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 800264c:	687b      	ldr	r3, [r7, #4]
}
 800264e:	4618      	mov	r0, r3
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	200003f8 	.word	0x200003f8

0800265c <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002662:	2300      	movs	r3, #0
 8002664:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8002666:	4b06      	ldr	r3, [pc, #24]	@ (8002680 <TIMER_IF_GetTimerValue+0x24>)
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d002      	beq.n	8002674 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 800266e:	f000 f95b 	bl	8002928 <GetTimerTicks>
 8002672:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8002674:	687b      	ldr	r3, [r7, #4]
}
 8002676:	4618      	mov	r0, r3
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	200003f4 	.word	0x200003f4

08002684 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800268a:	2300      	movs	r3, #0
 800268c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 800268e:	2303      	movs	r3, #3
 8002690:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 8002692:	687b      	ldr	r3, [r7, #4]
}
 8002694:	4618      	mov	r0, r3
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	bc80      	pop	{r7}
 800269c:	4770      	bx	lr

0800269e <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 800269e:	b5b0      	push	{r4, r5, r7, lr}
 80026a0:	b084      	sub	sp, #16
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 80026a6:	2100      	movs	r1, #0
 80026a8:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 80026aa:	6879      	ldr	r1, [r7, #4]
 80026ac:	2000      	movs	r0, #0
 80026ae:	460a      	mov	r2, r1
 80026b0:	4603      	mov	r3, r0
 80026b2:	0d95      	lsrs	r5, r2, #22
 80026b4:	0294      	lsls	r4, r2, #10
 80026b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80026ba:	f04f 0300 	mov.w	r3, #0
 80026be:	4620      	mov	r0, r4
 80026c0:	4629      	mov	r1, r5
 80026c2:	f7fe fb7d 	bl	8000dc0 <__aeabi_uldivmod>
 80026c6:	4602      	mov	r2, r0
 80026c8:	460b      	mov	r3, r1
 80026ca:	4613      	mov	r3, r2
 80026cc:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 80026ce:	68fb      	ldr	r3, [r7, #12]
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3710      	adds	r7, #16
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bdb0      	pop	{r4, r5, r7, pc}

080026d8 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 80026d8:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80026dc:	b085      	sub	sp, #20
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 80026e2:	2100      	movs	r1, #0
 80026e4:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 80026e6:	6879      	ldr	r1, [r7, #4]
 80026e8:	2000      	movs	r0, #0
 80026ea:	460c      	mov	r4, r1
 80026ec:	4605      	mov	r5, r0
 80026ee:	4620      	mov	r0, r4
 80026f0:	4629      	mov	r1, r5
 80026f2:	f04f 0a00 	mov.w	sl, #0
 80026f6:	f04f 0b00 	mov.w	fp, #0
 80026fa:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 80026fe:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8002702:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8002706:	4650      	mov	r0, sl
 8002708:	4659      	mov	r1, fp
 800270a:	1b02      	subs	r2, r0, r4
 800270c:	eb61 0305 	sbc.w	r3, r1, r5
 8002710:	f04f 0000 	mov.w	r0, #0
 8002714:	f04f 0100 	mov.w	r1, #0
 8002718:	0099      	lsls	r1, r3, #2
 800271a:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800271e:	0090      	lsls	r0, r2, #2
 8002720:	4602      	mov	r2, r0
 8002722:	460b      	mov	r3, r1
 8002724:	eb12 0804 	adds.w	r8, r2, r4
 8002728:	eb43 0905 	adc.w	r9, r3, r5
 800272c:	f04f 0200 	mov.w	r2, #0
 8002730:	f04f 0300 	mov.w	r3, #0
 8002734:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002738:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800273c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002740:	4690      	mov	r8, r2
 8002742:	4699      	mov	r9, r3
 8002744:	4640      	mov	r0, r8
 8002746:	4649      	mov	r1, r9
 8002748:	f04f 0200 	mov.w	r2, #0
 800274c:	f04f 0300 	mov.w	r3, #0
 8002750:	0a82      	lsrs	r2, r0, #10
 8002752:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002756:	0a8b      	lsrs	r3, r1, #10
 8002758:	4613      	mov	r3, r2
 800275a:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 800275c:	68fb      	ldr	r3, [r7, #12]
}
 800275e:	4618      	mov	r0, r3
 8002760:	3714      	adds	r7, #20
 8002762:	46bd      	mov	sp, r7
 8002764:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002768:	4770      	bx	lr

0800276a <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 800276a:	b580      	push	{r7, lr}
 800276c:	b084      	sub	sp, #16
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f7ff ff93 	bl	800269e <TIMER_IF_Convert_ms2Tick>
 8002778:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 800277a:	f000 f8d5 	bl	8002928 <GetTimerTicks>
 800277e:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002780:	e000      	b.n	8002784 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8002782:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002784:	f000 f8d0 	bl	8002928 <GetTimerTicks>
 8002788:	4602      	mov	r2, r0
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	68fa      	ldr	r2, [r7, #12]
 8002790:	429a      	cmp	r2, r3
 8002792:	d8f6      	bhi.n	8002782 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8002794:	bf00      	nop
 8002796:	bf00      	nop
 8002798:	3710      	adds	r7, #16
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}

0800279e <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800279e:	b580      	push	{r7, lr}
 80027a0:	b082      	sub	sp, #8
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 80027a6:	f018 fe3f 	bl	801b428 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 80027aa:	bf00      	nop
 80027ac:	3708      	adds	r7, #8
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b084      	sub	sp, #16
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 80027ba:	f000 f8a5 	bl	8002908 <TIMER_IF_BkUp_Read_MSBticks>
 80027be:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	3301      	adds	r3, #1
 80027c4:	4618      	mov	r0, r3
 80027c6:	f000 f88f 	bl	80028e8 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 80027ca:	bf00      	nop
 80027cc:	3710      	adds	r7, #16
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}

080027d2 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 80027d2:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027d6:	b08c      	sub	sp, #48	@ 0x30
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 80027dc:	2300      	movs	r3, #0
 80027de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 80027e0:	f000 f8a2 	bl	8002928 <GetTimerTicks>
 80027e4:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 80027e6:	f000 f88f 	bl	8002908 <TIMER_IF_BkUp_Read_MSBticks>
 80027ea:	6278      	str	r0, [r7, #36]	@ 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 80027ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ee:	2200      	movs	r2, #0
 80027f0:	60bb      	str	r3, [r7, #8]
 80027f2:	60fa      	str	r2, [r7, #12]
 80027f4:	f04f 0200 	mov.w	r2, #0
 80027f8:	f04f 0300 	mov.w	r3, #0
 80027fc:	68b9      	ldr	r1, [r7, #8]
 80027fe:	000b      	movs	r3, r1
 8002800:	2200      	movs	r2, #0
 8002802:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002804:	2000      	movs	r0, #0
 8002806:	460c      	mov	r4, r1
 8002808:	4605      	mov	r5, r0
 800280a:	eb12 0804 	adds.w	r8, r2, r4
 800280e:	eb43 0905 	adc.w	r9, r3, r5
 8002812:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8002816:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800281a:	f04f 0200 	mov.w	r2, #0
 800281e:	f04f 0300 	mov.w	r3, #0
 8002822:	0a82      	lsrs	r2, r0, #10
 8002824:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002828:	0a8b      	lsrs	r3, r1, #10
 800282a:	4613      	mov	r3, r2
 800282c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 800282e:	69bb      	ldr	r3, [r7, #24]
 8002830:	2200      	movs	r2, #0
 8002832:	603b      	str	r3, [r7, #0]
 8002834:	607a      	str	r2, [r7, #4]
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800283c:	f04f 0b00 	mov.w	fp, #0
 8002840:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8002844:	69bb      	ldr	r3, [r7, #24]
 8002846:	4618      	mov	r0, r3
 8002848:	f7ff ff46 	bl	80026d8 <TIMER_IF_Convert_Tick2ms>
 800284c:	4603      	mov	r3, r0
 800284e:	b29a      	uxth	r2, r3
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8002854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002856:	4618      	mov	r0, r3
 8002858:	3730      	adds	r7, #48	@ 0x30
 800285a:	46bd      	mov	sp, r7
 800285c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002860 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	2100      	movs	r1, #0
 800286c:	4803      	ldr	r0, [pc, #12]	@ (800287c <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 800286e:	f004 fe1d 	bl	80074ac <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8002872:	bf00      	nop
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	200003a8 	.word	0x200003a8

08002880 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b082      	sub	sp, #8
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	2101      	movs	r1, #1
 800288c:	4803      	ldr	r0, [pc, #12]	@ (800289c <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 800288e:	f004 fe0d 	bl	80074ac <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8002892:	bf00      	nop
 8002894:	3708      	adds	r7, #8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
 800289a:	bf00      	nop
 800289c:	200003a8 	.word	0x200003a8

080028a0 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80028a6:	2300      	movs	r3, #0
 80028a8:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 80028aa:	2100      	movs	r1, #0
 80028ac:	4804      	ldr	r0, [pc, #16]	@ (80028c0 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 80028ae:	f004 fe15 	bl	80074dc <HAL_RTCEx_BKUPRead>
 80028b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 80028b4:	687b      	ldr	r3, [r7, #4]
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3708      	adds	r7, #8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	200003a8 	.word	0x200003a8

080028c4 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80028ca:	2300      	movs	r3, #0
 80028cc:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 80028ce:	2101      	movs	r1, #1
 80028d0:	4804      	ldr	r0, [pc, #16]	@ (80028e4 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 80028d2:	f004 fe03 	bl	80074dc <HAL_RTCEx_BKUPRead>
 80028d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 80028d8:	687b      	ldr	r3, [r7, #4]
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3708      	adds	r7, #8
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	200003a8 	.word	0x200003a8

080028e8 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	2102      	movs	r1, #2
 80028f4:	4803      	ldr	r0, [pc, #12]	@ (8002904 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 80028f6:	f004 fdd9 	bl	80074ac <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 80028fa:	bf00      	nop
 80028fc:	3708      	adds	r7, #8
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	200003a8 	.word	0x200003a8

08002908 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 800290e:	2102      	movs	r1, #2
 8002910:	4804      	ldr	r0, [pc, #16]	@ (8002924 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8002912:	f004 fde3 	bl	80074dc <HAL_RTCEx_BKUPRead>
 8002916:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8002918:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 800291a:	4618      	mov	r0, r3
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	200003a8 	.word	0x200003a8

08002928 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 800292e:	480b      	ldr	r0, [pc, #44]	@ (800295c <GetTimerTicks+0x34>)
 8002930:	f7ff fdd8 	bl	80024e4 <LL_RTC_TIME_GetSubSecond>
 8002934:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002936:	e003      	b.n	8002940 <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002938:	4808      	ldr	r0, [pc, #32]	@ (800295c <GetTimerTicks+0x34>)
 800293a:	f7ff fdd3 	bl	80024e4 <LL_RTC_TIME_GetSubSecond>
 800293e:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002940:	4806      	ldr	r0, [pc, #24]	@ (800295c <GetTimerTicks+0x34>)
 8002942:	f7ff fdcf 	bl	80024e4 <LL_RTC_TIME_GetSubSecond>
 8002946:	4602      	mov	r2, r0
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	4293      	cmp	r3, r2
 800294c:	d1f4      	bne.n	8002938 <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8002952:	4618      	mov	r0, r3
 8002954:	3708      	adds	r7, #8
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	40002800 	.word	0x40002800

08002960 <LL_AHB2_GRP1_EnableClock>:
{
 8002960:	b480      	push	{r7}
 8002962:	b085      	sub	sp, #20
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002968:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800296c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800296e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4313      	orrs	r3, r2
 8002976:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002978:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800297c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4013      	ands	r3, r2
 8002982:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002984:	68fb      	ldr	r3, [r7, #12]
}
 8002986:	bf00      	nop
 8002988:	3714      	adds	r7, #20
 800298a:	46bd      	mov	sp, r7
 800298c:	bc80      	pop	{r7}
 800298e:	4770      	bx	lr

08002990 <LL_APB1_GRP1_EnableClock>:
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002998:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800299c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800299e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80029a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029ac:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	4013      	ands	r3, r2
 80029b2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029b4:	68fb      	ldr	r3, [r7, #12]
}
 80029b6:	bf00      	nop
 80029b8:	3714      	adds	r7, #20
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bc80      	pop	{r7}
 80029be:	4770      	bx	lr

080029c0 <LL_APB1_GRP1_DisableClock>:
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 80029c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029cc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	43db      	mvns	r3, r3
 80029d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029d6:	4013      	ands	r3, r2
 80029d8:	658b      	str	r3, [r1, #88]	@ 0x58
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	bc80      	pop	{r7}
 80029e2:	4770      	bx	lr

080029e4 <LL_APB2_GRP1_EnableClock>:
{
 80029e4:	b480      	push	{r7}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80029ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029f0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80029f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80029fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a00:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4013      	ands	r3, r2
 8002a06:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002a08:	68fb      	ldr	r3, [r7, #12]
}
 8002a0a:	bf00      	nop
 8002a0c:	3714      	adds	r7, #20
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bc80      	pop	{r7}
 8002a12:	4770      	bx	lr

08002a14 <LL_APB2_GRP1_DisableClock>:
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8002a1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a20:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	43db      	mvns	r3, r3
 8002a26:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8002a2e:	bf00      	nop
 8002a30:	370c      	adds	r7, #12
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bc80      	pop	{r7}
 8002a36:	4770      	bx	lr

08002a38 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002a3c:	4b22      	ldr	r3, [pc, #136]	@ (8002ac8 <MX_USART1_UART_Init+0x90>)
 8002a3e:	4a23      	ldr	r2, [pc, #140]	@ (8002acc <MX_USART1_UART_Init+0x94>)
 8002a40:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002a42:	4b21      	ldr	r3, [pc, #132]	@ (8002ac8 <MX_USART1_UART_Init+0x90>)
 8002a44:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a48:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a4a:	4b1f      	ldr	r3, [pc, #124]	@ (8002ac8 <MX_USART1_UART_Init+0x90>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a50:	4b1d      	ldr	r3, [pc, #116]	@ (8002ac8 <MX_USART1_UART_Init+0x90>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a56:	4b1c      	ldr	r3, [pc, #112]	@ (8002ac8 <MX_USART1_UART_Init+0x90>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ac8 <MX_USART1_UART_Init+0x90>)
 8002a5e:	220c      	movs	r2, #12
 8002a60:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a62:	4b19      	ldr	r3, [pc, #100]	@ (8002ac8 <MX_USART1_UART_Init+0x90>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a68:	4b17      	ldr	r3, [pc, #92]	@ (8002ac8 <MX_USART1_UART_Init+0x90>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a6e:	4b16      	ldr	r3, [pc, #88]	@ (8002ac8 <MX_USART1_UART_Init+0x90>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a74:	4b14      	ldr	r3, [pc, #80]	@ (8002ac8 <MX_USART1_UART_Init+0x90>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a7a:	4b13      	ldr	r3, [pc, #76]	@ (8002ac8 <MX_USART1_UART_Init+0x90>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a80:	4811      	ldr	r0, [pc, #68]	@ (8002ac8 <MX_USART1_UART_Init+0x90>)
 8002a82:	f005 fa18 	bl	8007eb6 <HAL_UART_Init>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d001      	beq.n	8002a90 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002a8c:	f7ff f85a 	bl	8001b44 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a90:	2100      	movs	r1, #0
 8002a92:	480d      	ldr	r0, [pc, #52]	@ (8002ac8 <MX_USART1_UART_Init+0x90>)
 8002a94:	f007 fac7 	bl	800a026 <HAL_UARTEx_SetTxFifoThreshold>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d001      	beq.n	8002aa2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002a9e:	f7ff f851 	bl	8001b44 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002aa2:	2100      	movs	r1, #0
 8002aa4:	4808      	ldr	r0, [pc, #32]	@ (8002ac8 <MX_USART1_UART_Init+0x90>)
 8002aa6:	f007 fafc 	bl	800a0a2 <HAL_UARTEx_SetRxFifoThreshold>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d001      	beq.n	8002ab4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002ab0:	f7ff f848 	bl	8001b44 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 8002ab4:	4804      	ldr	r0, [pc, #16]	@ (8002ac8 <MX_USART1_UART_Init+0x90>)
 8002ab6:	f007 fa43 	bl	8009f40 <HAL_UARTEx_EnableFifoMode>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d001      	beq.n	8002ac4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002ac0:	f7ff f840 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002ac4:	bf00      	nop
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	200003fc 	.word	0x200003fc
 8002acc:	40013800 	.word	0x40013800

08002ad0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002ad4:	4b22      	ldr	r3, [pc, #136]	@ (8002b60 <MX_USART2_UART_Init+0x90>)
 8002ad6:	4a23      	ldr	r2, [pc, #140]	@ (8002b64 <MX_USART2_UART_Init+0x94>)
 8002ad8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002ada:	4b21      	ldr	r3, [pc, #132]	@ (8002b60 <MX_USART2_UART_Init+0x90>)
 8002adc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002ae0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002ae2:	4b1f      	ldr	r3, [pc, #124]	@ (8002b60 <MX_USART2_UART_Init+0x90>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ae8:	4b1d      	ldr	r3, [pc, #116]	@ (8002b60 <MX_USART2_UART_Init+0x90>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002aee:	4b1c      	ldr	r3, [pc, #112]	@ (8002b60 <MX_USART2_UART_Init+0x90>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002af4:	4b1a      	ldr	r3, [pc, #104]	@ (8002b60 <MX_USART2_UART_Init+0x90>)
 8002af6:	220c      	movs	r2, #12
 8002af8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002afa:	4b19      	ldr	r3, [pc, #100]	@ (8002b60 <MX_USART2_UART_Init+0x90>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b00:	4b17      	ldr	r3, [pc, #92]	@ (8002b60 <MX_USART2_UART_Init+0x90>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b06:	4b16      	ldr	r3, [pc, #88]	@ (8002b60 <MX_USART2_UART_Init+0x90>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002b0c:	4b14      	ldr	r3, [pc, #80]	@ (8002b60 <MX_USART2_UART_Init+0x90>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b12:	4b13      	ldr	r3, [pc, #76]	@ (8002b60 <MX_USART2_UART_Init+0x90>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002b18:	4811      	ldr	r0, [pc, #68]	@ (8002b60 <MX_USART2_UART_Init+0x90>)
 8002b1a:	f005 f9cc 	bl	8007eb6 <HAL_UART_Init>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d001      	beq.n	8002b28 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002b24:	f7ff f80e 	bl	8001b44 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b28:	2100      	movs	r1, #0
 8002b2a:	480d      	ldr	r0, [pc, #52]	@ (8002b60 <MX_USART2_UART_Init+0x90>)
 8002b2c:	f007 fa7b 	bl	800a026 <HAL_UARTEx_SetTxFifoThreshold>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d001      	beq.n	8002b3a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002b36:	f7ff f805 	bl	8001b44 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b3a:	2100      	movs	r1, #0
 8002b3c:	4808      	ldr	r0, [pc, #32]	@ (8002b60 <MX_USART2_UART_Init+0x90>)
 8002b3e:	f007 fab0 	bl	800a0a2 <HAL_UARTEx_SetRxFifoThreshold>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002b48:	f7fe fffc 	bl	8001b44 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002b4c:	4804      	ldr	r0, [pc, #16]	@ (8002b60 <MX_USART2_UART_Init+0x90>)
 8002b4e:	f007 fa32 	bl	8009fb6 <HAL_UARTEx_DisableFifoMode>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d001      	beq.n	8002b5c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002b58:	f7fe fff4 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002b5c:	bf00      	nop
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	2000048c 	.word	0x2000048c
 8002b64:	40004400 	.word	0x40004400

08002b68 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b096      	sub	sp, #88	@ 0x58
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b70:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002b74:	2200      	movs	r2, #0
 8002b76:	601a      	str	r2, [r3, #0]
 8002b78:	605a      	str	r2, [r3, #4]
 8002b7a:	609a      	str	r2, [r3, #8]
 8002b7c:	60da      	str	r2, [r3, #12]
 8002b7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b80:	f107 030c 	add.w	r3, r7, #12
 8002b84:	2238      	movs	r2, #56	@ 0x38
 8002b86:	2100      	movs	r1, #0
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f019 fd90 	bl	801c6ae <memset>
  if(uartHandle->Instance==USART1)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a49      	ldr	r2, [pc, #292]	@ (8002cb8 <HAL_UART_MspInit+0x150>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d157      	bne.n	8002c48 <HAL_UART_MspInit+0xe0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002b9c:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002ba0:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ba2:	f107 030c 	add.w	r3, r7, #12
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f004 f810 	bl	8006bcc <HAL_RCCEx_PeriphCLKConfig>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d001      	beq.n	8002bb6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002bb2:	f7fe ffc7 	bl	8001b44 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002bb6:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002bba:	f7ff ff13 	bl	80029e4 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bbe:	2002      	movs	r0, #2
 8002bc0:	f7ff fece 	bl	8002960 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8002bc4:	23c0      	movs	r3, #192	@ 0xc0
 8002bc6:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc8:	2302      	movs	r3, #2
 8002bca:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002bd4:	2307      	movs	r3, #7
 8002bd6:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bd8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002bdc:	4619      	mov	r1, r3
 8002bde:	4837      	ldr	r0, [pc, #220]	@ (8002cbc <HAL_UART_MspInit+0x154>)
 8002be0:	f002 faf6 	bl	80051d0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel1;
 8002be4:	4b36      	ldr	r3, [pc, #216]	@ (8002cc0 <HAL_UART_MspInit+0x158>)
 8002be6:	4a37      	ldr	r2, [pc, #220]	@ (8002cc4 <HAL_UART_MspInit+0x15c>)
 8002be8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002bea:	4b35      	ldr	r3, [pc, #212]	@ (8002cc0 <HAL_UART_MspInit+0x158>)
 8002bec:	2212      	movs	r2, #18
 8002bee:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bf0:	4b33      	ldr	r3, [pc, #204]	@ (8002cc0 <HAL_UART_MspInit+0x158>)
 8002bf2:	2210      	movs	r2, #16
 8002bf4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bf6:	4b32      	ldr	r3, [pc, #200]	@ (8002cc0 <HAL_UART_MspInit+0x158>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002bfc:	4b30      	ldr	r3, [pc, #192]	@ (8002cc0 <HAL_UART_MspInit+0x158>)
 8002bfe:	2280      	movs	r2, #128	@ 0x80
 8002c00:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c02:	4b2f      	ldr	r3, [pc, #188]	@ (8002cc0 <HAL_UART_MspInit+0x158>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c08:	4b2d      	ldr	r3, [pc, #180]	@ (8002cc0 <HAL_UART_MspInit+0x158>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002c0e:	4b2c      	ldr	r3, [pc, #176]	@ (8002cc0 <HAL_UART_MspInit+0x158>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002c14:	4b2a      	ldr	r3, [pc, #168]	@ (8002cc0 <HAL_UART_MspInit+0x158>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002c1a:	4829      	ldr	r0, [pc, #164]	@ (8002cc0 <HAL_UART_MspInit+0x158>)
 8002c1c:	f001 fc8c 	bl	8004538 <HAL_DMA_Init>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8002c26:	f7fe ff8d 	bl	8001b44 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a24      	ldr	r2, [pc, #144]	@ (8002cc0 <HAL_UART_MspInit+0x158>)
 8002c2e:	679a      	str	r2, [r3, #120]	@ 0x78
 8002c30:	4a23      	ldr	r2, [pc, #140]	@ (8002cc0 <HAL_UART_MspInit+0x158>)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8002c36:	2200      	movs	r2, #0
 8002c38:	2102      	movs	r1, #2
 8002c3a:	2024      	movs	r0, #36	@ 0x24
 8002c3c:	f001 fc45 	bl	80044ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002c40:	2024      	movs	r0, #36	@ 0x24
 8002c42:	f001 fc5c 	bl	80044fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002c46:	e033      	b.n	8002cb0 <HAL_UART_MspInit+0x148>
  else if(uartHandle->Instance==USART2)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a1e      	ldr	r2, [pc, #120]	@ (8002cc8 <HAL_UART_MspInit+0x160>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d12e      	bne.n	8002cb0 <HAL_UART_MspInit+0x148>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002c52:	2302      	movs	r3, #2
 8002c54:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002c56:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 8002c5a:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c5c:	f107 030c 	add.w	r3, r7, #12
 8002c60:	4618      	mov	r0, r3
 8002c62:	f003 ffb3 	bl	8006bcc <HAL_RCCEx_PeriphCLKConfig>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d001      	beq.n	8002c70 <HAL_UART_MspInit+0x108>
      Error_Handler();
 8002c6c:	f7fe ff6a 	bl	8001b44 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c70:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002c74:	f7ff fe8c 	bl	8002990 <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c78:	2001      	movs	r0, #1
 8002c7a:	f7ff fe71 	bl	8002960 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2;
 8002c7e:	230c      	movs	r3, #12
 8002c80:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c82:	2302      	movs	r3, #2
 8002c84:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c86:	2300      	movs	r3, #0
 8002c88:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c8e:	2307      	movs	r3, #7
 8002c90:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c92:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002c96:	4619      	mov	r1, r3
 8002c98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c9c:	f002 fa98 	bl	80051d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	2025      	movs	r0, #37	@ 0x25
 8002ca6:	f001 fc10 	bl	80044ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002caa:	2025      	movs	r0, #37	@ 0x25
 8002cac:	f001 fc27 	bl	80044fe <HAL_NVIC_EnableIRQ>
}
 8002cb0:	bf00      	nop
 8002cb2:	3758      	adds	r7, #88	@ 0x58
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	40013800 	.word	0x40013800
 8002cbc:	48000400 	.word	0x48000400
 8002cc0:	2000051c 	.word	0x2000051c
 8002cc4:	40020008 	.word	0x40020008
 8002cc8:	40004400 	.word	0x40004400

08002ccc <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a14      	ldr	r2, [pc, #80]	@ (8002d2c <HAL_UART_MspDeInit+0x60>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d110      	bne.n	8002d00 <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8002cde:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002ce2:	f7ff fe97 	bl	8002a14 <LL_APB2_GRP1_DisableClock>

    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOB, USARTx_RX_Pin|USARTx_TX_Pin);
 8002ce6:	21c0      	movs	r1, #192	@ 0xc0
 8002ce8:	4811      	ldr	r0, [pc, #68]	@ (8002d30 <HAL_UART_MspDeInit+0x64>)
 8002cea:	f002 fbd1 	bl	8005490 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f001 fcc8 	bl	8004688 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002cf8:	2024      	movs	r0, #36	@ 0x24
 8002cfa:	f001 fc0e 	bl	800451a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8002cfe:	e010      	b.n	8002d22 <HAL_UART_MspDeInit+0x56>
  else if(uartHandle->Instance==USART2)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a0b      	ldr	r2, [pc, #44]	@ (8002d34 <HAL_UART_MspDeInit+0x68>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d10b      	bne.n	8002d22 <HAL_UART_MspDeInit+0x56>
    __HAL_RCC_USART2_CLK_DISABLE();
 8002d0a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002d0e:	f7ff fe57 	bl	80029c0 <LL_APB1_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_3|GPIO_PIN_2);
 8002d12:	210c      	movs	r1, #12
 8002d14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d18:	f002 fbba 	bl	8005490 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8002d1c:	2025      	movs	r0, #37	@ 0x25
 8002d1e:	f001 fbfc 	bl	800451a <HAL_NVIC_DisableIRQ>
}
 8002d22:	bf00      	nop
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	40013800 	.word	0x40013800
 8002d30:	48000400 	.word	0x48000400
 8002d34:	40004400 	.word	0x40004400

08002d38 <LL_APB2_GRP1_ForceReset>:
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 8002d40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d46:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	640b      	str	r3, [r1, #64]	@ 0x40
}
 8002d50:	bf00      	nop
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bc80      	pop	{r7}
 8002d58:	4770      	bx	lr

08002d5a <LL_APB2_GRP1_ReleaseReset>:
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b083      	sub	sp, #12
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 8002d62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d66:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	43db      	mvns	r3, r3
 8002d6c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d70:	4013      	ands	r3, r2
 8002d72:	640b      	str	r3, [r1, #64]	@ 0x40
}
 8002d74:	bf00      	nop
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bc80      	pop	{r7}
 8002d7c:	4770      	bx	lr
	...

08002d80 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002d88:	4b06      	ldr	r3, [pc, #24]	@ (8002da4 <LL_EXTI_EnableIT_0_31+0x24>)
 8002d8a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8002d8e:	4905      	ldr	r1, [pc, #20]	@ (8002da4 <LL_EXTI_EnableIT_0_31+0x24>)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8002d98:	bf00      	nop
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bc80      	pop	{r7}
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	58000800 	.word	0x58000800

08002da8 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8002db0:	4a07      	ldr	r2, [pc, #28]	@ (8002dd0 <vcom_Init+0x28>)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8002db6:	f7fe fad9 	bl	800136c <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002dba:	f7ff fe3d 	bl	8002a38 <MX_USART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_26);
 8002dbe:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8002dc2:	f7ff ffdd 	bl	8002d80 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8002dc6:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3708      	adds	r7, #8
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	20000580 	.word	0x20000580

08002dd4 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART1_FORCE_RESET();
 8002dd8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002ddc:	f7ff ffac 	bl	8002d38 <LL_APB2_GRP1_ForceReset>
  __HAL_RCC_USART1_RELEASE_RESET();
 8002de0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002de4:	f7ff ffb9 	bl	8002d5a <LL_APB2_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart1);
 8002de8:	4804      	ldr	r0, [pc, #16]	@ (8002dfc <vcom_DeInit+0x28>)
 8002dea:	f7ff ff6f 	bl	8002ccc <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8002dee:	200f      	movs	r0, #15
 8002df0:	f001 fb93 	bl	800451a <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8002df4:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	200003fc 	.word	0x200003fc

08002e00 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	460b      	mov	r3, r1
 8002e0a:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart1, p_data, size);
 8002e0c:	887b      	ldrh	r3, [r7, #2]
 8002e0e:	461a      	mov	r2, r3
 8002e10:	6879      	ldr	r1, [r7, #4]
 8002e12:	4804      	ldr	r0, [pc, #16]	@ (8002e24 <vcom_Trace_DMA+0x24>)
 8002e14:	f005 f8f6 	bl	8008004 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8002e18:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	200003fc 	.word	0x200003fc

08002e28 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8002e30:	4a19      	ldr	r2, [pc, #100]	@ (8002e98 <vcom_ReceiveInit+0x70>)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8002e36:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002e3a:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 8002e3c:	f107 0308 	add.w	r3, r7, #8
 8002e40:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002e44:	4815      	ldr	r0, [pc, #84]	@ (8002e9c <vcom_ReceiveInit+0x74>)
 8002e46:	f006 ffee 	bl	8009e26 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8002e4a:	bf00      	nop
 8002e4c:	4b13      	ldr	r3, [pc, #76]	@ (8002e9c <vcom_ReceiveInit+0x74>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	69db      	ldr	r3, [r3, #28]
 8002e52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e5a:	d0f7      	beq.n	8002e4c <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8002e5c:	bf00      	nop
 8002e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8002e9c <vcom_ReceiveInit+0x74>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	69db      	ldr	r3, [r3, #28]
 8002e64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002e6c:	d1f7      	bne.n	8002e5e <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8002e6e:	4b0b      	ldr	r3, [pc, #44]	@ (8002e9c <vcom_ReceiveInit+0x74>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	689a      	ldr	r2, [r3, #8]
 8002e74:	4b09      	ldr	r3, [pc, #36]	@ (8002e9c <vcom_ReceiveInit+0x74>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002e7c:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart1);
 8002e7e:	4807      	ldr	r0, [pc, #28]	@ (8002e9c <vcom_ReceiveInit+0x74>)
 8002e80:	f007 f82c 	bl	8009edc <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart1, &charRx, 1);
 8002e84:	2201      	movs	r2, #1
 8002e86:	4906      	ldr	r1, [pc, #24]	@ (8002ea0 <vcom_ReceiveInit+0x78>)
 8002e88:	4804      	ldr	r0, [pc, #16]	@ (8002e9c <vcom_ReceiveInit+0x74>)
 8002e8a:	f005 f865 	bl	8007f58 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8002e8e:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3710      	adds	r7, #16
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	20000584 	.word	0x20000584
 8002e9c:	200003fc 	.word	0x200003fc
 8002ea0:	2000057c 	.word	0x2000057c

08002ea4 <vcom_Resume>:

void vcom_Resume(void)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ea8:	4808      	ldr	r0, [pc, #32]	@ (8002ecc <vcom_Resume+0x28>)
 8002eaa:	f005 f804 	bl	8007eb6 <HAL_UART_Init>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <vcom_Resume+0x14>
  {
    Error_Handler();
 8002eb4:	f7fe fe46 	bl	8001b44 <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002eb8:	4805      	ldr	r0, [pc, #20]	@ (8002ed0 <vcom_Resume+0x2c>)
 8002eba:	f001 fb3d 	bl	8004538 <HAL_DMA_Init>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d001      	beq.n	8002ec8 <vcom_Resume+0x24>
  {
    Error_Handler();
 8002ec4:	f7fe fe3e 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8002ec8:	bf00      	nop
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	200003fc 	.word	0x200003fc
 8002ed0:	2000051c 	.word	0x2000051c

08002ed4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART1)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a05      	ldr	r2, [pc, #20]	@ (8002ef8 <HAL_UART_TxCpltCallback+0x24>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d103      	bne.n	8002eee <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 8002ee6:	4b05      	ldr	r3, [pc, #20]	@ (8002efc <HAL_UART_TxCpltCallback+0x28>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2000      	movs	r0, #0
 8002eec:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8002eee:	bf00      	nop
 8002ef0:	3708      	adds	r7, #8
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	40013800 	.word	0x40013800
 8002efc:	20000580 	.word	0x20000580

08002f00 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART1)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a0d      	ldr	r2, [pc, #52]	@ (8002f44 <HAL_UART_RxCpltCallback+0x44>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d113      	bne.n	8002f3a <HAL_UART_RxCpltCallback+0x3a>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 8002f12:	4b0d      	ldr	r3, [pc, #52]	@ (8002f48 <HAL_UART_RxCpltCallback+0x48>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d00a      	beq.n	8002f30 <HAL_UART_RxCpltCallback+0x30>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d105      	bne.n	8002f30 <HAL_UART_RxCpltCallback+0x30>
    {
      RxCpltCallback(&charRx, 1, 0);
 8002f24:	4b08      	ldr	r3, [pc, #32]	@ (8002f48 <HAL_UART_RxCpltCallback+0x48>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	2101      	movs	r1, #1
 8002f2c:	4807      	ldr	r0, [pc, #28]	@ (8002f4c <HAL_UART_RxCpltCallback+0x4c>)
 8002f2e:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 8002f30:	2201      	movs	r2, #1
 8002f32:	4906      	ldr	r1, [pc, #24]	@ (8002f4c <HAL_UART_RxCpltCallback+0x4c>)
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f005 f80f 	bl	8007f58 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8002f3a:	bf00      	nop
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	40013800 	.word	0x40013800
 8002f48:	20000584 	.word	0x20000584
 8002f4c:	2000057c 	.word	0x2000057c

08002f50 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002f50:	480d      	ldr	r0, [pc, #52]	@ (8002f88 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002f52:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002f54:	f7ff fac0 	bl	80024d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f58:	480c      	ldr	r0, [pc, #48]	@ (8002f8c <LoopForever+0x6>)
  ldr r1, =_edata
 8002f5a:	490d      	ldr	r1, [pc, #52]	@ (8002f90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002f5c:	4a0d      	ldr	r2, [pc, #52]	@ (8002f94 <LoopForever+0xe>)
  movs r3, #0
 8002f5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f60:	e002      	b.n	8002f68 <LoopCopyDataInit>

08002f62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f66:	3304      	adds	r3, #4

08002f68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f6c:	d3f9      	bcc.n	8002f62 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002f70:	4c0a      	ldr	r4, [pc, #40]	@ (8002f9c <LoopForever+0x16>)
  movs r3, #0
 8002f72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f74:	e001      	b.n	8002f7a <LoopFillZerobss>

08002f76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f78:	3204      	adds	r2, #4

08002f7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f7c:	d3fb      	bcc.n	8002f76 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002f7e:	f019 fbef 	bl	801c760 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002f82:	f7fe fc69 	bl	8001858 <main>

08002f86 <LoopForever>:

LoopForever:
    b LoopForever
 8002f86:	e7fe      	b.n	8002f86 <LoopForever>
  ldr   r0, =_estack
 8002f88:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002f8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f90:	20000308 	.word	0x20000308
  ldr r2, =_sidata
 8002f94:	0801faac 	.word	0x0801faac
  ldr r2, =_sbss
 8002f98:	20000308 	.word	0x20000308
  ldr r4, =_ebss
 8002f9c:	20002528 	.word	0x20002528

08002fa0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002fa0:	e7fe      	b.n	8002fa0 <ADC_IRQHandler>

08002fa2 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8002fa2:	b580      	push	{r7, lr}
 8002fa4:	b086      	sub	sp, #24
 8002fa6:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8002fa8:	1d3b      	adds	r3, r7, #4
 8002faa:	2200      	movs	r2, #0
 8002fac:	601a      	str	r2, [r3, #0]
 8002fae:	605a      	str	r2, [r3, #4]
 8002fb0:	609a      	str	r2, [r3, #8]
 8002fb2:	60da      	str	r2, [r3, #12]
 8002fb4:	611a      	str	r2, [r3, #16]
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8002fb6:	2310      	movs	r3, #16
 8002fb8:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8002fc6:	1d3b      	adds	r3, r7, #4
 8002fc8:	4619      	mov	r1, r3
 8002fca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002fce:	f002 f8ff 	bl	80051d0 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8002fd2:	2320      	movs	r3, #32
 8002fd4:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8002fd6:	1d3b      	adds	r3, r7, #4
 8002fd8:	4619      	mov	r1, r3
 8002fda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002fde:	f002 f8f7 	bl	80051d0 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	2120      	movs	r1, #32
 8002fe6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002fea:	f002 fb36 	bl	800565a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002fee:	2200      	movs	r2, #0
 8002ff0:	2110      	movs	r1, #16
 8002ff2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ff6:	f002 fb30 	bl	800565a <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002ffa:	2300      	movs	r3, #0
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3718      	adds	r7, #24
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	4603      	mov	r3, r0
 800300c:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 800300e:	79fb      	ldrb	r3, [r7, #7]
 8003010:	2b03      	cmp	r3, #3
 8003012:	d83f      	bhi.n	8003094 <BSP_RADIO_ConfigRFSwitch+0x90>
 8003014:	a201      	add	r2, pc, #4	@ (adr r2, 800301c <BSP_RADIO_ConfigRFSwitch+0x18>)
 8003016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800301a:	bf00      	nop
 800301c:	0800302d 	.word	0x0800302d
 8003020:	08003047 	.word	0x08003047
 8003024:	08003061 	.word	0x08003061
 8003028:	0800307b 	.word	0x0800307b
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800302c:	2200      	movs	r2, #0
 800302e:	2110      	movs	r1, #16
 8003030:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003034:	f002 fb11 	bl	800565a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8003038:	2200      	movs	r2, #0
 800303a:	2120      	movs	r1, #32
 800303c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003040:	f002 fb0b 	bl	800565a <HAL_GPIO_WritePin>
      break;      
 8003044:	e027      	b.n	8003096 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8003046:	2201      	movs	r2, #1
 8003048:	2110      	movs	r1, #16
 800304a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800304e:	f002 fb04 	bl	800565a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8003052:	2200      	movs	r2, #0
 8003054:	2120      	movs	r1, #32
 8003056:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800305a:	f002 fafe 	bl	800565a <HAL_GPIO_WritePin>
      break;
 800305e:	e01a      	b.n	8003096 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8003060:	2201      	movs	r2, #1
 8003062:	2110      	movs	r1, #16
 8003064:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003068:	f002 faf7 	bl	800565a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 800306c:	2201      	movs	r2, #1
 800306e:	2120      	movs	r1, #32
 8003070:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003074:	f002 faf1 	bl	800565a <HAL_GPIO_WritePin>
      break;
 8003078:	e00d      	b.n	8003096 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 800307a:	2200      	movs	r2, #0
 800307c:	2110      	movs	r1, #16
 800307e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003082:	f002 faea 	bl	800565a <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8003086:	2201      	movs	r2, #1
 8003088:	2120      	movs	r1, #32
 800308a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800308e:	f002 fae4 	bl	800565a <HAL_GPIO_WritePin>
      break;
 8003092:	e000      	b.n	8003096 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 8003094:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	3708      	adds	r7, #8
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}

080030a0 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 80030a4:	2302      	movs	r3, #2
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bc80      	pop	{r7}
 80030ac:	4770      	bx	lr

080030ae <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 80030ae:	b480      	push	{r7}
 80030b0:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 80030b2:	2301      	movs	r3, #1
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bc80      	pop	{r7}
 80030ba:	4770      	bx	lr

080030bc <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 80030c0:	2301      	movs	r3, #1
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bc80      	pop	{r7}
 80030c8:	4770      	bx	lr

080030ca <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 80030ca:	b480      	push	{r7}
 80030cc:	b085      	sub	sp, #20
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	4603      	mov	r3, r0
 80030d2:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 80030d4:	79fb      	ldrb	r3, [r7, #7]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d102      	bne.n	80030e0 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 80030da:	230f      	movs	r3, #15
 80030dc:	60fb      	str	r3, [r7, #12]
 80030de:	e001      	b.n	80030e4 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 80030e0:	2316      	movs	r3, #22
 80030e2:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80030e4:	68fb      	ldr	r3, [r7, #12]
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3714      	adds	r7, #20
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bc80      	pop	{r7}
 80030ee:	4770      	bx	lr

080030f0 <LL_DBGMCU_DisableDBGSleepMode>:
{
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80030f4:	4b04      	ldr	r3, [pc, #16]	@ (8003108 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	4a03      	ldr	r2, [pc, #12]	@ (8003108 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 80030fa:	f023 0301 	bic.w	r3, r3, #1
 80030fe:	6053      	str	r3, [r2, #4]
}
 8003100:	bf00      	nop
 8003102:	46bd      	mov	sp, r7
 8003104:	bc80      	pop	{r7}
 8003106:	4770      	bx	lr
 8003108:	e0042000 	.word	0xe0042000

0800310c <LL_DBGMCU_DisableDBGStopMode>:
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8003110:	4b04      	ldr	r3, [pc, #16]	@ (8003124 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	4a03      	ldr	r2, [pc, #12]	@ (8003124 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8003116:	f023 0302 	bic.w	r3, r3, #2
 800311a:	6053      	str	r3, [r2, #4]
}
 800311c:	bf00      	nop
 800311e:	46bd      	mov	sp, r7
 8003120:	bc80      	pop	{r7}
 8003122:	4770      	bx	lr
 8003124:	e0042000 	.word	0xe0042000

08003128 <LL_DBGMCU_DisableDBGStandbyMode>:
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 800312c:	4b04      	ldr	r3, [pc, #16]	@ (8003140 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	4a03      	ldr	r2, [pc, #12]	@ (8003140 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8003132:	f023 0304 	bic.w	r3, r3, #4
 8003136:	6053      	str	r3, [r2, #4]
}
 8003138:	bf00      	nop
 800313a:	46bd      	mov	sp, r7
 800313c:	bc80      	pop	{r7}
 800313e:	4770      	bx	lr
 8003140:	e0042000 	.word	0xe0042000

08003144 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800314a:	2300      	movs	r3, #0
 800314c:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800314e:	2003      	movs	r0, #3
 8003150:	f001 f9b0 	bl	80044b4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003154:	f003 fb5c 	bl	8006810 <HAL_RCC_GetHCLKFreq>
 8003158:	4603      	mov	r3, r0
 800315a:	4a09      	ldr	r2, [pc, #36]	@ (8003180 <HAL_Init+0x3c>)
 800315c:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800315e:	200f      	movs	r0, #15
 8003160:	f7ff f826 	bl	80021b0 <HAL_InitTick>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d002      	beq.n	8003170 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	71fb      	strb	r3, [r7, #7]
 800316e:	e001      	b.n	8003174 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003170:	f7fe fddf 	bl	8001d32 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003174:	79fb      	ldrb	r3, [r7, #7]
}
 8003176:	4618      	mov	r0, r3
 8003178:	3708      	adds	r7, #8
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	20000000 	.word	0x20000000

08003184 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003184:	b480      	push	{r7}
 8003186:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003188:	4b04      	ldr	r3, [pc, #16]	@ (800319c <HAL_SuspendTick+0x18>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a03      	ldr	r2, [pc, #12]	@ (800319c <HAL_SuspendTick+0x18>)
 800318e:	f023 0302 	bic.w	r3, r3, #2
 8003192:	6013      	str	r3, [r2, #0]
}
 8003194:	bf00      	nop
 8003196:	46bd      	mov	sp, r7
 8003198:	bc80      	pop	{r7}
 800319a:	4770      	bx	lr
 800319c:	e000e010 	.word	0xe000e010

080031a0 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80031a4:	4b04      	ldr	r3, [pc, #16]	@ (80031b8 <HAL_ResumeTick+0x18>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a03      	ldr	r2, [pc, #12]	@ (80031b8 <HAL_ResumeTick+0x18>)
 80031aa:	f043 0302 	orr.w	r3, r3, #2
 80031ae:	6013      	str	r3, [r2, #0]
}
 80031b0:	bf00      	nop
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bc80      	pop	{r7}
 80031b6:	4770      	bx	lr
 80031b8:	e000e010 	.word	0xe000e010

080031bc <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 80031bc:	b480      	push	{r7}
 80031be:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 80031c0:	4b02      	ldr	r3, [pc, #8]	@ (80031cc <HAL_GetUIDw0+0x10>)
 80031c2:	681b      	ldr	r3, [r3, #0]
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bc80      	pop	{r7}
 80031ca:	4770      	bx	lr
 80031cc:	1fff7590 	.word	0x1fff7590

080031d0 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80031d4:	4b02      	ldr	r3, [pc, #8]	@ (80031e0 <HAL_GetUIDw1+0x10>)
 80031d6:	681b      	ldr	r3, [r3, #0]
}
 80031d8:	4618      	mov	r0, r3
 80031da:	46bd      	mov	sp, r7
 80031dc:	bc80      	pop	{r7}
 80031de:	4770      	bx	lr
 80031e0:	1fff7594 	.word	0x1fff7594

080031e4 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80031e4:	b480      	push	{r7}
 80031e6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80031e8:	4b02      	ldr	r3, [pc, #8]	@ (80031f4 <HAL_GetUIDw2+0x10>)
 80031ea:	681b      	ldr	r3, [r3, #0]
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bc80      	pop	{r7}
 80031f2:	4770      	bx	lr
 80031f4:	1fff7598 	.word	0x1fff7598

080031f8 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 80031fc:	f7ff ff78 	bl	80030f0 <LL_DBGMCU_DisableDBGSleepMode>
}
 8003200:	bf00      	nop
 8003202:	bd80      	pop	{r7, pc}

08003204 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 8003208:	f7ff ff80 	bl	800310c <LL_DBGMCU_DisableDBGStopMode>
}
 800320c:	bf00      	nop
 800320e:	bd80      	pop	{r7, pc}

08003210 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 8003214:	f7ff ff88 	bl	8003128 <LL_DBGMCU_DisableDBGStandbyMode>
}
 8003218:	bf00      	nop
 800321a:	bd80      	pop	{r7, pc}

0800321c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	431a      	orrs	r2, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	601a      	str	r2, [r3, #0]
}
 8003236:	bf00      	nop
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	bc80      	pop	{r7}
 800323e:	4770      	bx	lr

08003240 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003250:	4618      	mov	r0, r3
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	bc80      	pop	{r7}
 8003258:	4770      	bx	lr

0800325a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800325a:	b480      	push	{r7}
 800325c:	b085      	sub	sp, #20
 800325e:	af00      	add	r7, sp, #0
 8003260:	60f8      	str	r0, [r7, #12]
 8003262:	60b9      	str	r1, [r7, #8]
 8003264:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	695a      	ldr	r2, [r3, #20]
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	f003 0304 	and.w	r3, r3, #4
 8003270:	2107      	movs	r1, #7
 8003272:	fa01 f303 	lsl.w	r3, r1, r3
 8003276:	43db      	mvns	r3, r3
 8003278:	401a      	ands	r2, r3
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	f003 0304 	and.w	r3, r3, #4
 8003280:	6879      	ldr	r1, [r7, #4]
 8003282:	fa01 f303 	lsl.w	r3, r1, r3
 8003286:	431a      	orrs	r2, r3
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800328c:	bf00      	nop
 800328e:	3714      	adds	r7, #20
 8003290:	46bd      	mov	sp, r7
 8003292:	bc80      	pop	{r7}
 8003294:	4770      	bx	lr

08003296 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8003296:	b480      	push	{r7}
 8003298:	b083      	sub	sp, #12
 800329a:	af00      	add	r7, sp, #0
 800329c:	6078      	str	r0, [r7, #4]
 800329e:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	695a      	ldr	r2, [r3, #20]
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	f003 0304 	and.w	r3, r3, #4
 80032aa:	2107      	movs	r1, #7
 80032ac:	fa01 f303 	lsl.w	r3, r1, r3
 80032b0:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	f003 0304 	and.w	r3, r3, #4
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80032b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032bc:	4618      	mov	r0, r3
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bc80      	pop	{r7}
 80032c4:	4770      	bx	lr

080032c6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80032c6:	b480      	push	{r7}
 80032c8:	b083      	sub	sp, #12
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d101      	bne.n	80032de <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80032da:	2301      	movs	r3, #1
 80032dc:	e000      	b.n	80032e0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	370c      	adds	r7, #12
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bc80      	pop	{r7}
 80032e8:	4770      	bx	lr

080032ea <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80032ea:	b480      	push	{r7}
 80032ec:	b085      	sub	sp, #20
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	60f8      	str	r0, [r7, #12]
 80032f2:	60b9      	str	r1, [r7, #8]
 80032f4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	f003 031f 	and.w	r3, r3, #31
 8003300:	210f      	movs	r1, #15
 8003302:	fa01 f303 	lsl.w	r3, r1, r3
 8003306:	43db      	mvns	r3, r3
 8003308:	401a      	ands	r2, r3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	0e9b      	lsrs	r3, r3, #26
 800330e:	f003 010f 	and.w	r1, r3, #15
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	f003 031f 	and.w	r3, r3, #31
 8003318:	fa01 f303 	lsl.w	r3, r1, r3
 800331c:	431a      	orrs	r2, r3
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003322:	bf00      	nop
 8003324:	3714      	adds	r7, #20
 8003326:	46bd      	mov	sp, r7
 8003328:	bc80      	pop	{r7}
 800332a:	4770      	bx	lr

0800332c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003340:	431a      	orrs	r2, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003346:	bf00      	nop
 8003348:	370c      	adds	r7, #12
 800334a:	46bd      	mov	sp, r7
 800334c:	bc80      	pop	{r7}
 800334e:	4770      	bx	lr

08003350 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003350:	b480      	push	{r7}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003364:	43db      	mvns	r3, r3
 8003366:	401a      	ands	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	bc80      	pop	{r7}
 8003374:	4770      	bx	lr

08003376 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8003376:	b480      	push	{r7}
 8003378:	b085      	sub	sp, #20
 800337a:	af00      	add	r7, sp, #0
 800337c:	60f8      	str	r0, [r7, #12]
 800337e:	60b9      	str	r1, [r7, #8]
 8003380:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	695a      	ldr	r2, [r3, #20]
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	021b      	lsls	r3, r3, #8
 800338a:	43db      	mvns	r3, r3
 800338c:	401a      	ands	r2, r3
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	0219      	lsls	r1, r3, #8
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	400b      	ands	r3, r1
 8003396:	f023 437c 	bic.w	r3, r3, #4227858432	@ 0xfc000000
 800339a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800339e:	431a      	orrs	r2, r3
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80033a4:	bf00      	nop
 80033a6:	3714      	adds	r7, #20
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bc80      	pop	{r7}
 80033ac:	4770      	bx	lr

080033ae <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80033ae:	b480      	push	{r7}
 80033b0:	b083      	sub	sp, #12
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80033be:	f023 0317 	bic.w	r3, r3, #23
 80033c2:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80033ca:	bf00      	nop
 80033cc:	370c      	adds	r7, #12
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bc80      	pop	{r7}
 80033d2:	4770      	bx	lr

080033d4 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80033e4:	f023 0317 	bic.w	r3, r3, #23
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	6093      	str	r3, [r2, #8]
}
 80033ec:	bf00      	nop
 80033ee:	370c      	adds	r7, #12
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bc80      	pop	{r7}
 80033f4:	4770      	bx	lr

080033f6 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80033f6:	b480      	push	{r7}
 80033f8:	b083      	sub	sp, #12
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003406:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800340a:	d101      	bne.n	8003410 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800340c:	2301      	movs	r3, #1
 800340e:	e000      	b.n	8003412 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003410:	2300      	movs	r3, #0
}
 8003412:	4618      	mov	r0, r3
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	bc80      	pop	{r7}
 800341a:	4770      	bx	lr

0800341c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800342c:	f023 0317 	bic.w	r3, r3, #23
 8003430:	f043 0201 	orr.w	r2, r3, #1
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003438:	bf00      	nop
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	bc80      	pop	{r7}
 8003440:	4770      	bx	lr

08003442 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003442:	b480      	push	{r7}
 8003444:	b083      	sub	sp, #12
 8003446:	af00      	add	r7, sp, #0
 8003448:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003452:	f023 0317 	bic.w	r3, r3, #23
 8003456:	f043 0202 	orr.w	r2, r3, #2
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800345e:	bf00      	nop
 8003460:	370c      	adds	r7, #12
 8003462:	46bd      	mov	sp, r7
 8003464:	bc80      	pop	{r7}
 8003466:	4770      	bx	lr

08003468 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	f003 0301 	and.w	r3, r3, #1
 8003478:	2b01      	cmp	r3, #1
 800347a:	d101      	bne.n	8003480 <LL_ADC_IsEnabled+0x18>
 800347c:	2301      	movs	r3, #1
 800347e:	e000      	b.n	8003482 <LL_ADC_IsEnabled+0x1a>
 8003480:	2300      	movs	r3, #0
}
 8003482:	4618      	mov	r0, r3
 8003484:	370c      	adds	r7, #12
 8003486:	46bd      	mov	sp, r7
 8003488:	bc80      	pop	{r7}
 800348a:	4770      	bx	lr

0800348c <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800348c:	b480      	push	{r7}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	f003 0302 	and.w	r3, r3, #2
 800349c:	2b02      	cmp	r3, #2
 800349e:	d101      	bne.n	80034a4 <LL_ADC_IsDisableOngoing+0x18>
 80034a0:	2301      	movs	r3, #1
 80034a2:	e000      	b.n	80034a6 <LL_ADC_IsDisableOngoing+0x1a>
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	370c      	adds	r7, #12
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bc80      	pop	{r7}
 80034ae:	4770      	bx	lr

080034b0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80034c0:	f023 0317 	bic.w	r3, r3, #23
 80034c4:	f043 0204 	orr.w	r2, r3, #4
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80034cc:	bf00      	nop
 80034ce:	370c      	adds	r7, #12
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bc80      	pop	{r7}
 80034d4:	4770      	bx	lr

080034d6 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b083      	sub	sp, #12
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80034e6:	f023 0317 	bic.w	r3, r3, #23
 80034ea:	f043 0210 	orr.w	r2, r3, #16
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80034f2:	bf00      	nop
 80034f4:	370c      	adds	r7, #12
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bc80      	pop	{r7}
 80034fa:	4770      	bx	lr

080034fc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f003 0304 	and.w	r3, r3, #4
 800350c:	2b04      	cmp	r3, #4
 800350e:	d101      	bne.n	8003514 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003510:	2301      	movs	r3, #1
 8003512:	e000      	b.n	8003516 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003514:	2300      	movs	r3, #0
}
 8003516:	4618      	mov	r0, r3
 8003518:	370c      	adds	r7, #12
 800351a:	46bd      	mov	sp, r7
 800351c:	bc80      	pop	{r7}
 800351e:	4770      	bx	lr

08003520 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b088      	sub	sp, #32
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003528:	2300      	movs	r3, #0
 800352a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 800352c:	2300      	movs	r3, #0
 800352e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8003530:	2300      	movs	r3, #0
 8003532:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003534:	2300      	movs	r3, #0
 8003536:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d101      	bne.n	8003542 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e19e      	b.n	8003880 <HAL_ADC_Init+0x360>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	691b      	ldr	r3, [r3, #16]
 8003546:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800354c:	2b00      	cmp	r3, #0
 800354e:	d109      	bne.n	8003564 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f7fd fe43 	bl	80011dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2200      	movs	r2, #0
 8003560:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4618      	mov	r0, r3
 800356a:	f7ff ff44 	bl	80033f6 <LL_ADC_IsInternalRegulatorEnabled>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d115      	bne.n	80035a0 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4618      	mov	r0, r3
 800357a:	f7ff ff18 	bl	80033ae <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800357e:	4b99      	ldr	r3, [pc, #612]	@ (80037e4 <HAL_ADC_Init+0x2c4>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	099b      	lsrs	r3, r3, #6
 8003584:	4a98      	ldr	r2, [pc, #608]	@ (80037e8 <HAL_ADC_Init+0x2c8>)
 8003586:	fba2 2303 	umull	r2, r3, r2, r3
 800358a:	099b      	lsrs	r3, r3, #6
 800358c:	3301      	adds	r3, #1
 800358e:	005b      	lsls	r3, r3, #1
 8003590:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003592:	e002      	b.n	800359a <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	3b01      	subs	r3, #1
 8003598:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d1f9      	bne.n	8003594 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4618      	mov	r0, r3
 80035a6:	f7ff ff26 	bl	80033f6 <LL_ADC_IsInternalRegulatorEnabled>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d10d      	bne.n	80035cc <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b4:	f043 0210 	orr.w	r2, r3, #16
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035c0:	f043 0201 	orr.w	r2, r3, #1
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7ff ff93 	bl	80034fc <LL_ADC_REG_IsConversionOngoing>
 80035d6:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035dc:	f003 0310 	and.w	r3, r3, #16
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	f040 8144 	bne.w	800386e <HAL_ADC_Init+0x34e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	f040 8140 	bne.w	800386e <HAL_ADC_Init+0x34e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035f2:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80035f6:	f043 0202 	orr.w	r2, r3, #2
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4618      	mov	r0, r3
 8003604:	f7ff ff30 	bl	8003468 <LL_ADC_IsEnabled>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	f040 80a7 	bne.w	800375e <HAL_ADC_Init+0x23e>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	7e1b      	ldrb	r3, [r3, #24]
 8003618:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800361a:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	7e5b      	ldrb	r3, [r3, #25]
 8003620:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003622:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	7e9b      	ldrb	r3, [r3, #26]
 8003628:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800362a:	4313      	orrs	r3, r2
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003630:	2a00      	cmp	r2, #0
 8003632:	d002      	beq.n	800363a <HAL_ADC_Init+0x11a>
 8003634:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003638:	e000      	b.n	800363c <HAL_ADC_Init+0x11c>
 800363a:	2200      	movs	r2, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800363c:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003642:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	691b      	ldr	r3, [r3, #16]
 8003648:	2b00      	cmp	r3, #0
 800364a:	da04      	bge.n	8003656 <HAL_ADC_Init+0x136>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	691b      	ldr	r3, [r3, #16]
 8003650:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003654:	e001      	b.n	800365a <HAL_ADC_Init+0x13a>
 8003656:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                           |
 800365a:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003662:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003664:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003666:	69ba      	ldr	r2, [r7, #24]
 8003668:	4313      	orrs	r3, r2
 800366a:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003672:	2b01      	cmp	r3, #1
 8003674:	d114      	bne.n	80036a0 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	7e9b      	ldrb	r3, [r3, #26]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d104      	bne.n	8003688 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800367e:	69bb      	ldr	r3, [r7, #24]
 8003680:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003684:	61bb      	str	r3, [r7, #24]
 8003686:	e00b      	b.n	80036a0 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800368c:	f043 0220 	orr.w	r2, r3, #32
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003698:	f043 0201 	orr.w	r2, r3, #1
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d009      	beq.n	80036bc <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ac:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
                     hadc->Init.ExternalTrigConvEdge);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80036b4:	4313      	orrs	r3, r2
 80036b6:	69ba      	ldr	r2, [r7, #24]
 80036b8:	4313      	orrs	r3, r2
 80036ba:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	f423 33fe 	bic.w	r3, r3, #130048	@ 0x1fc00
 80036c6:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	6812      	ldr	r2, [r2, #0]
 80036ce:	69b9      	ldr	r1, [r7, #24]
 80036d0:	430b      	orrs	r3, r1
 80036d2:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80036e0:	4313      	orrs	r3, r2
 80036e2:	697a      	ldr	r2, [r7, #20]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d111      	bne.n	8003716 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                     hadc->Init.Oversampling.Ratio         |
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80036fe:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 8003704:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800370a:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	4313      	orrs	r3, r2
 8003710:	f043 0301 	orr.w	r3, r3, #1
 8003714:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	691a      	ldr	r2, [r3, #16]
 800371c:	4b33      	ldr	r3, [pc, #204]	@ (80037ec <HAL_ADC_Init+0x2cc>)
 800371e:	4013      	ands	r3, r2
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	6812      	ldr	r2, [r2, #0]
 8003724:	6979      	ldr	r1, [r7, #20]
 8003726:	430b      	orrs	r3, r1
 8003728:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003732:	d014      	beq.n	800375e <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003738:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800373c:	d00f      	beq.n	800375e <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003742:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003746:	d00a      	beq.n	800375e <HAL_ADC_Init+0x23e>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8003748:	4b29      	ldr	r3, [pc, #164]	@ (80037f0 <HAL_ADC_Init+0x2d0>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003758:	4925      	ldr	r1, [pc, #148]	@ (80037f0 <HAL_ADC_Init+0x2d0>)
 800375a:	4313      	orrs	r3, r2
 800375c:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6818      	ldr	r0, [r3, #0]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003766:	461a      	mov	r2, r3
 8003768:	2100      	movs	r1, #0
 800376a:	f7ff fd76 	bl	800325a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6818      	ldr	r0, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003776:	461a      	mov	r2, r3
 8003778:	491e      	ldr	r1, [pc, #120]	@ (80037f4 <HAL_ADC_Init+0x2d4>)
 800377a:	f7ff fd6e 	bl	800325a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	691b      	ldr	r3, [r3, #16]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d108      	bne.n	8003798 <HAL_ADC_Init+0x278>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f062 020f 	orn	r2, r2, #15
 8003794:	629a      	str	r2, [r3, #40]	@ 0x28
 8003796:	e042      	b.n	800381e <HAL_ADC_Init+0x2fe>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	691b      	ldr	r3, [r3, #16]
 800379c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037a0:	d13d      	bne.n	800381e <HAL_ADC_Init+0x2fe>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80037a2:	2300      	movs	r3, #0
 80037a4:	613b      	str	r3, [r7, #16]
 80037a6:	e00c      	b.n	80037c2 <HAL_ADC_Init+0x2a2>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	fa22 f303 	lsr.w	r3, r2, r3
 80037b4:	f003 030f 	and.w	r3, r3, #15
 80037b8:	2b0f      	cmp	r3, #15
 80037ba:	d006      	beq.n	80037ca <HAL_ADC_Init+0x2aa>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	3301      	adds	r3, #1
 80037c0:	613b      	str	r3, [r7, #16]
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	2b07      	cmp	r3, #7
 80037c6:	d9ef      	bls.n	80037a8 <HAL_ADC_Init+0x288>
 80037c8:	e000      	b.n	80037cc <HAL_ADC_Init+0x2ac>
            ADC_CHSELR_SQ1)
        {
          break;
 80037ca:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d112      	bne.n	80037f8 <HAL_ADC_Init+0x2d8>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f062 020f 	orn	r2, r2, #15
 80037e0:	629a      	str	r2, [r3, #40]	@ 0x28
 80037e2:	e01c      	b.n	800381e <HAL_ADC_Init+0x2fe>
 80037e4:	20000000 	.word	0x20000000
 80037e8:	053e2d63 	.word	0x053e2d63
 80037ec:	1ffffc02 	.word	0x1ffffc02
 80037f0:	40012708 	.word	0x40012708
 80037f4:	03ffff04 	.word	0x03ffff04
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	69db      	ldr	r3, [r3, #28]
 8003802:	3b01      	subs	r3, #1
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	f003 031c 	and.w	r3, r3, #28
 800380a:	f06f 020f 	mvn.w	r2, #15
 800380e:	fa02 f103 	lsl.w	r1, r2, r3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	430a      	orrs	r2, r1
 800381c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2100      	movs	r1, #0
 8003824:	4618      	mov	r0, r3
 8003826:	f7ff fd36 	bl	8003296 <LL_ADC_GetSamplingTimeCommonChannels>
 800382a:	4602      	mov	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003830:	429a      	cmp	r2, r3
 8003832:	d10b      	bne.n	800384c <HAL_ADC_Init+0x32c>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2200      	movs	r2, #0
 8003838:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800383e:	f023 0303 	bic.w	r3, r3, #3
 8003842:	f043 0201 	orr.w	r2, r3, #1
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	659a      	str	r2, [r3, #88]	@ 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800384a:	e018      	b.n	800387e <HAL_ADC_Init+0x35e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003850:	f023 0312 	bic.w	r3, r3, #18
 8003854:	f043 0210 	orr.w	r2, r3, #16
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003860:	f043 0201 	orr.w	r2, r3, #1
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	77fb      	strb	r3, [r7, #31]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800386c:	e007      	b.n	800387e <HAL_ADC_Init+0x35e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003872:	f043 0210 	orr.w	r2, r3, #16
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 800387e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003880:	4618      	mov	r0, r3
 8003882:	3720      	adds	r7, #32
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}

08003888 <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b084      	sub	sp, #16
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d101      	bne.n	800389a <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e06a      	b.n	8003970 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800389e:	f043 0202 	orr.w	r2, r3, #2
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 fabe 	bl	8003e28 <ADC_ConversionStop>
 80038ac:	4603      	mov	r3, r0
 80038ae:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80038b0:	7bfb      	ldrb	r3, [r7, #15]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d10f      	bne.n	80038d6 <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f000 fb82 	bl	8003fc0 <ADC_Disable>
 80038bc:	4603      	mov	r3, r0
 80038be:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80038c0:	7bfb      	ldrb	r3, [r7, #15]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d102      	bne.n	80038cc <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4618      	mov	r0, r3
 80038d2:	f7ff fd7f 	bl	80033d4 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	6812      	ldr	r2, [r2, #0]
 80038e0:	f423 7367 	bic.w	r3, r3, #924	@ 0x39c
 80038e4:	f023 0303 	bic.w	r3, r3, #3
 80038e8:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f240 329f 	movw	r2, #927	@ 0x39f
 80038f2:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	68d9      	ldr	r1, [r3, #12]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003978 <HAL_ADC_DeInit+0xf0>)
 8003900:	400b      	ands	r3, r1
 8003902:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	691a      	ldr	r2, [r3, #16]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8003912:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	695a      	ldr	r2, [r3, #20]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f022 0207 	bic.w	r2, r2, #7
 8003922:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	6a1a      	ldr	r2, [r3, #32]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003932:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	2200      	movs	r2, #0
 8003940:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8003942:	4b0e      	ldr	r3, [pc, #56]	@ (800397c <HAL_ADC_DeInit+0xf4>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a0d      	ldr	r2, [pc, #52]	@ (800397c <HAL_ADC_DeInit+0xf4>)
 8003948:	f023 73fe 	bic.w	r3, r3, #33292288	@ 0x1fc0000
 800394c:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f7fd fc58 	bl	8001204 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	659a      	str	r2, [r3, #88]	@ 0x58

  __HAL_UNLOCK(hadc);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 800396e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003970:	4618      	mov	r0, r3
 8003972:	3710      	adds	r7, #16
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	833e0200 	.word	0x833e0200
 800397c:	40012708 	.word	0x40012708

08003980 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4618      	mov	r0, r3
 800398e:	f7ff fdb5 	bl	80034fc <LL_ADC_REG_IsConversionOngoing>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d132      	bne.n	80039fe <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d101      	bne.n	80039a6 <HAL_ADC_Start+0x26>
 80039a2:	2302      	movs	r3, #2
 80039a4:	e02e      	b.n	8003a04 <HAL_ADC_Start+0x84>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f000 fa80 	bl	8003eb4 <ADC_Enable>
 80039b4:	4603      	mov	r3, r0
 80039b6:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80039b8:	7bfb      	ldrb	r3, [r7, #15]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d11a      	bne.n	80039f4 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039c2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80039c6:	f023 0301 	bic.w	r3, r3, #1
 80039ca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	221c      	movs	r2, #28
 80039de:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7ff fd5f 	bl	80034b0 <LL_ADC_REG_StartConversion>
 80039f2:	e006      	b.n	8003a02 <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80039fc:	e001      	b.n	8003a02 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80039fe:	2302      	movs	r3, #2
 8003a00:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 8003a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3710      	adds	r7, #16
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d101      	bne.n	8003a22 <HAL_ADC_Stop+0x16>
 8003a1e:	2302      	movs	r3, #2
 8003a20:	e022      	b.n	8003a68 <HAL_ADC_Stop+0x5c>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2201      	movs	r2, #1
 8003a26:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f000 f9fc 	bl	8003e28 <ADC_ConversionStop>
 8003a30:	4603      	mov	r3, r0
 8003a32:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003a34:	7bfb      	ldrb	r3, [r7, #15]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d111      	bne.n	8003a5e <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f000 fac0 	bl	8003fc0 <ADC_Disable>
 8003a40:	4603      	mov	r3, r0
 8003a42:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003a44:	7bfb      	ldrb	r3, [r7, #15]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d109      	bne.n	8003a5e <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a4e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a52:	f023 0301 	bic.w	r3, r3, #1
 8003a56:	f043 0201 	orr.w	r2, r3, #1
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8003a66:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3710      	adds	r7, #16
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	695b      	ldr	r3, [r3, #20]
 8003a7e:	2b08      	cmp	r3, #8
 8003a80:	d102      	bne.n	8003a88 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8003a82:	2308      	movs	r3, #8
 8003a84:	60fb      	str	r3, [r7, #12]
 8003a86:	e010      	b.n	8003aaa <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	f003 0301 	and.w	r3, r3, #1
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d007      	beq.n	8003aa6 <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a9a:	f043 0220 	orr.w	r2, r3, #32
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e077      	b.n	8003b96 <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8003aa6:	2304      	movs	r3, #4
 8003aa8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003aaa:	f7fe fb8b 	bl	80021c4 <HAL_GetTick>
 8003aae:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003ab0:	e021      	b.n	8003af6 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ab8:	d01d      	beq.n	8003af6 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003aba:	f7fe fb83 	bl	80021c4 <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	683a      	ldr	r2, [r7, #0]
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d302      	bcc.n	8003ad0 <HAL_ADC_PollForConversion+0x60>
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d112      	bne.n	8003af6 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	4013      	ands	r3, r2
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d10b      	bne.n	8003af6 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae2:	f043 0204 	orr.w	r2, r3, #4
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e04f      	b.n	8003b96 <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	4013      	ands	r3, r2
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d0d6      	beq.n	8003ab2 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b08:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4618      	mov	r0, r3
 8003b16:	f7ff fbd6 	bl	80032c6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d031      	beq.n	8003b84 <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	7e9b      	ldrb	r3, [r3, #26]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d12d      	bne.n	8003b84 <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0308 	and.w	r3, r3, #8
 8003b32:	2b08      	cmp	r3, #8
 8003b34:	d126      	bne.n	8003b84 <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f7ff fcde 	bl	80034fc <LL_ADC_REG_IsConversionOngoing>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d112      	bne.n	8003b6c <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	685a      	ldr	r2, [r3, #4]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f022 020c 	bic.w	r2, r2, #12
 8003b54:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b5a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b5e:	f023 0301 	bic.w	r3, r3, #1
 8003b62:	f043 0201 	orr.w	r2, r3, #1
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	659a      	str	r2, [r3, #88]	@ 0x58
 8003b6a:	e00b      	b.n	8003b84 <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b70:	f043 0220 	orr.w	r2, r3, #32
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b7c:	f043 0201 	orr.w	r2, r3, #1
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	7e1b      	ldrb	r3, [r3, #24]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d103      	bne.n	8003b94 <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	220c      	movs	r2, #12
 8003b92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3710      	adds	r7, #16
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}

08003b9e <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003b9e:	b480      	push	{r7}
 8003ba0:	b083      	sub	sp, #12
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	370c      	adds	r7, #12
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bc80      	pop	{r7}
 8003bb4:	4770      	bx	lr
	...

08003bb8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b088      	sub	sp, #32
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	691b      	ldr	r3, [r3, #16]
 8003bce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d101      	bne.n	8003be0 <HAL_ADC_ConfigChannel+0x28>
 8003bdc:	2302      	movs	r3, #2
 8003bde:	e110      	b.n	8003e02 <HAL_ADC_ConfigChannel+0x24a>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4618      	mov	r0, r3
 8003bee:	f7ff fc85 	bl	80034fc <LL_ADC_REG_IsConversionOngoing>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	f040 80f7 	bne.w	8003de8 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	f000 80b1 	beq.w	8003d66 <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	691b      	ldr	r3, [r3, #16]
 8003c08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c0c:	d004      	beq.n	8003c18 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003c12:	4a7e      	ldr	r2, [pc, #504]	@ (8003e0c <HAL_ADC_ConfigChannel+0x254>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d108      	bne.n	8003c2a <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4619      	mov	r1, r3
 8003c22:	4610      	mov	r0, r2
 8003c24:	f7ff fb82 	bl	800332c <LL_ADC_REG_SetSequencerChAdd>
 8003c28:	e041      	b.n	8003cae <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	f003 031f 	and.w	r3, r3, #31
 8003c36:	210f      	movs	r1, #15
 8003c38:	fa01 f303 	lsl.w	r3, r1, r3
 8003c3c:	43db      	mvns	r3, r3
 8003c3e:	401a      	ands	r2, r3
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d105      	bne.n	8003c58 <HAL_ADC_ConfigChannel+0xa0>
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	0e9b      	lsrs	r3, r3, #26
 8003c52:	f003 031f 	and.w	r3, r3, #31
 8003c56:	e011      	b.n	8003c7c <HAL_ADC_ConfigChannel+0xc4>
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	fa93 f3a3 	rbit	r3, r3
 8003c64:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d101      	bne.n	8003c74 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8003c70:	2320      	movs	r3, #32
 8003c72:	e003      	b.n	8003c7c <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	fab3 f383 	clz	r3, r3
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	6839      	ldr	r1, [r7, #0]
 8003c7e:	6849      	ldr	r1, [r1, #4]
 8003c80:	f001 011f 	and.w	r1, r1, #31
 8003c84:	408b      	lsls	r3, r1
 8003c86:	431a      	orrs	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	089b      	lsrs	r3, r3, #2
 8003c92:	1c5a      	adds	r2, r3, #1
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	69db      	ldr	r3, [r3, #28]
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d808      	bhi.n	8003cae <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6818      	ldr	r0, [r3, #0]
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	6859      	ldr	r1, [r3, #4]
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	461a      	mov	r2, r3
 8003caa:	f7ff fb1e 	bl	80032ea <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6818      	ldr	r0, [r3, #0]
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	6819      	ldr	r1, [r3, #0]
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	461a      	mov	r2, r3
 8003cbc:	f7ff fb5b 	bl	8003376 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	f280 8097 	bge.w	8003df8 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003cca:	4851      	ldr	r0, [pc, #324]	@ (8003e10 <HAL_ADC_ConfigChannel+0x258>)
 8003ccc:	f7ff fab8 	bl	8003240 <LL_ADC_GetCommonPathInternalCh>
 8003cd0:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a4f      	ldr	r2, [pc, #316]	@ (8003e14 <HAL_ADC_ConfigChannel+0x25c>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d120      	bne.n	8003d1e <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d11b      	bne.n	8003d1e <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ce6:	69bb      	ldr	r3, [r7, #24]
 8003ce8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003cec:	4619      	mov	r1, r3
 8003cee:	4848      	ldr	r0, [pc, #288]	@ (8003e10 <HAL_ADC_ConfigChannel+0x258>)
 8003cf0:	f7ff fa94 	bl	800321c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003cf4:	4b48      	ldr	r3, [pc, #288]	@ (8003e18 <HAL_ADC_ConfigChannel+0x260>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	099b      	lsrs	r3, r3, #6
 8003cfa:	4a48      	ldr	r2, [pc, #288]	@ (8003e1c <HAL_ADC_ConfigChannel+0x264>)
 8003cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8003d00:	099b      	lsrs	r3, r3, #6
 8003d02:	1c5a      	adds	r2, r3, #1
 8003d04:	4613      	mov	r3, r2
 8003d06:	005b      	lsls	r3, r3, #1
 8003d08:	4413      	add	r3, r2
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003d0e:	e002      	b.n	8003d16 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	3b01      	subs	r3, #1
 8003d14:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d1f9      	bne.n	8003d10 <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003d1c:	e06c      	b.n	8003df8 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a3f      	ldr	r2, [pc, #252]	@ (8003e20 <HAL_ADC_ConfigChannel+0x268>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d10c      	bne.n	8003d42 <HAL_ADC_ConfigChannel+0x18a>
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d107      	bne.n	8003d42 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d32:	69bb      	ldr	r3, [r7, #24]
 8003d34:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d38:	4619      	mov	r1, r3
 8003d3a:	4835      	ldr	r0, [pc, #212]	@ (8003e10 <HAL_ADC_ConfigChannel+0x258>)
 8003d3c:	f7ff fa6e 	bl	800321c <LL_ADC_SetCommonPathInternalCh>
 8003d40:	e05a      	b.n	8003df8 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a37      	ldr	r2, [pc, #220]	@ (8003e24 <HAL_ADC_ConfigChannel+0x26c>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d155      	bne.n	8003df8 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003d4c:	69bb      	ldr	r3, [r7, #24]
 8003d4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d150      	bne.n	8003df8 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	482c      	ldr	r0, [pc, #176]	@ (8003e10 <HAL_ADC_ConfigChannel+0x258>)
 8003d60:	f7ff fa5c 	bl	800321c <LL_ADC_SetCommonPathInternalCh>
 8003d64:	e048      	b.n	8003df8 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	691b      	ldr	r3, [r3, #16]
 8003d6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d6e:	d004      	beq.n	8003d7a <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003d74:	4a25      	ldr	r2, [pc, #148]	@ (8003e0c <HAL_ADC_ConfigChannel+0x254>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d107      	bne.n	8003d8a <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4619      	mov	r1, r3
 8003d84:	4610      	mov	r0, r2
 8003d86:	f7ff fae3 	bl	8003350 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	da32      	bge.n	8003df8 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d92:	481f      	ldr	r0, [pc, #124]	@ (8003e10 <HAL_ADC_ConfigChannel+0x258>)
 8003d94:	f7ff fa54 	bl	8003240 <LL_ADC_GetCommonPathInternalCh>
 8003d98:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a1d      	ldr	r2, [pc, #116]	@ (8003e14 <HAL_ADC_ConfigChannel+0x25c>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d107      	bne.n	8003db4 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003da4:	69bb      	ldr	r3, [r7, #24]
 8003da6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003daa:	4619      	mov	r1, r3
 8003dac:	4818      	ldr	r0, [pc, #96]	@ (8003e10 <HAL_ADC_ConfigChannel+0x258>)
 8003dae:	f7ff fa35 	bl	800321c <LL_ADC_SetCommonPathInternalCh>
 8003db2:	e021      	b.n	8003df8 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a19      	ldr	r2, [pc, #100]	@ (8003e20 <HAL_ADC_ConfigChannel+0x268>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d107      	bne.n	8003dce <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003dbe:	69bb      	ldr	r3, [r7, #24]
 8003dc0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003dc4:	4619      	mov	r1, r3
 8003dc6:	4812      	ldr	r0, [pc, #72]	@ (8003e10 <HAL_ADC_ConfigChannel+0x258>)
 8003dc8:	f7ff fa28 	bl	800321c <LL_ADC_SetCommonPathInternalCh>
 8003dcc:	e014      	b.n	8003df8 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a14      	ldr	r2, [pc, #80]	@ (8003e24 <HAL_ADC_ConfigChannel+0x26c>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d10f      	bne.n	8003df8 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003dde:	4619      	mov	r1, r3
 8003de0:	480b      	ldr	r0, [pc, #44]	@ (8003e10 <HAL_ADC_ConfigChannel+0x258>)
 8003de2:	f7ff fa1b 	bl	800321c <LL_ADC_SetCommonPathInternalCh>
 8003de6:	e007      	b.n	8003df8 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dec:	f043 0220 	orr.w	r2, r3, #32
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8003e00:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3720      	adds	r7, #32
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	80000004 	.word	0x80000004
 8003e10:	40012708 	.word	0x40012708
 8003e14:	b0001000 	.word	0xb0001000
 8003e18:	20000000 	.word	0x20000000
 8003e1c:	053e2d63 	.word	0x053e2d63
 8003e20:	b8004000 	.word	0xb8004000
 8003e24:	b4002000 	.word	0xb4002000

08003e28 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4618      	mov	r0, r3
 8003e36:	f7ff fb61 	bl	80034fc <LL_ADC_REG_IsConversionOngoing>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d033      	beq.n	8003ea8 <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7ff fb21 	bl	800348c <LL_ADC_IsDisableOngoing>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d104      	bne.n	8003e5a <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4618      	mov	r0, r3
 8003e56:	f7ff fb3e 	bl	80034d6 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003e5a:	f7fe f9b3 	bl	80021c4 <HAL_GetTick>
 8003e5e:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003e60:	e01b      	b.n	8003e9a <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003e62:	f7fe f9af 	bl	80021c4 <HAL_GetTick>
 8003e66:	4602      	mov	r2, r0
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	1ad3      	subs	r3, r2, r3
 8003e6c:	2b02      	cmp	r3, #2
 8003e6e:	d914      	bls.n	8003e9a <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f003 0304 	and.w	r3, r3, #4
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d00d      	beq.n	8003e9a <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e82:	f043 0210 	orr.w	r2, r3, #16
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e8e:	f043 0201 	orr.w	r2, r3, #1
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e007      	b.n	8003eaa <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	f003 0304 	and.w	r3, r3, #4
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d1dc      	bne.n	8003e62 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003ea8:	2300      	movs	r3, #0
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3710      	adds	r7, #16
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
	...

08003eb4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b084      	sub	sp, #16
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f7ff facf 	bl	8003468 <LL_ADC_IsEnabled>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d169      	bne.n	8003fa4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	689a      	ldr	r2, [r3, #8]
 8003ed6:	4b36      	ldr	r3, [pc, #216]	@ (8003fb0 <ADC_Enable+0xfc>)
 8003ed8:	4013      	ands	r3, r2
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d00d      	beq.n	8003efa <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ee2:	f043 0210 	orr.w	r2, r3, #16
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eee:	f043 0201 	orr.w	r2, r3, #1
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e055      	b.n	8003fa6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4618      	mov	r0, r3
 8003f00:	f7ff fa8c 	bl	800341c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003f04:	482b      	ldr	r0, [pc, #172]	@ (8003fb4 <ADC_Enable+0x100>)
 8003f06:	f7ff f99b 	bl	8003240 <LL_ADC_GetCommonPathInternalCh>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d00f      	beq.n	8003f34 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003f14:	4b28      	ldr	r3, [pc, #160]	@ (8003fb8 <ADC_Enable+0x104>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	099b      	lsrs	r3, r3, #6
 8003f1a:	4a28      	ldr	r2, [pc, #160]	@ (8003fbc <ADC_Enable+0x108>)
 8003f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f20:	099b      	lsrs	r3, r3, #6
 8003f22:	3301      	adds	r3, #1
 8003f24:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003f26:	e002      	b.n	8003f2e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d1f9      	bne.n	8003f28 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	7e5b      	ldrb	r3, [r3, #25]
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d033      	beq.n	8003fa4 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003f3c:	f7fe f942 	bl	80021c4 <HAL_GetTick>
 8003f40:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f42:	e028      	b.n	8003f96 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f7ff fa8d 	bl	8003468 <LL_ADC_IsEnabled>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d104      	bne.n	8003f5e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f7ff fa5f 	bl	800341c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003f5e:	f7fe f931 	bl	80021c4 <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d914      	bls.n	8003f96 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d00d      	beq.n	8003f96 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f7e:	f043 0210 	orr.w	r2, r3, #16
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f8a:	f043 0201 	orr.w	r2, r3, #1
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e007      	b.n	8003fa6 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0301 	and.w	r3, r3, #1
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d1cf      	bne.n	8003f44 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3710      	adds	r7, #16
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	80000017 	.word	0x80000017
 8003fb4:	40012708 	.word	0x40012708
 8003fb8:	20000000 	.word	0x20000000
 8003fbc:	053e2d63 	.word	0x053e2d63

08003fc0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b084      	sub	sp, #16
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f7ff fa5d 	bl	800348c <LL_ADC_IsDisableOngoing>
 8003fd2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7ff fa45 	bl	8003468 <LL_ADC_IsEnabled>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d047      	beq.n	8004074 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d144      	bne.n	8004074 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	f003 0305 	and.w	r3, r3, #5
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d10c      	bne.n	8004012 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f7ff fa20 	bl	8003442 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	2203      	movs	r2, #3
 8004008:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800400a:	f7fe f8db 	bl	80021c4 <HAL_GetTick>
 800400e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004010:	e029      	b.n	8004066 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004016:	f043 0210 	orr.w	r2, r3, #16
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004022:	f043 0201 	orr.w	r2, r3, #1
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e023      	b.n	8004076 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800402e:	f7fe f8c9 	bl	80021c4 <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	2b02      	cmp	r3, #2
 800403a:	d914      	bls.n	8004066 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	f003 0301 	and.w	r3, r3, #1
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00d      	beq.n	8004066 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800404e:	f043 0210 	orr.w	r2, r3, #16
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800405a:	f043 0201 	orr.w	r2, r3, #1
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e007      	b.n	8004076 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f003 0301 	and.w	r3, r3, #1
 8004070:	2b00      	cmp	r3, #0
 8004072:	d1dc      	bne.n	800402e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <LL_ADC_SetCalibrationFactor>:
{
 800407e:	b480      	push	{r7}
 8004080:	b083      	sub	sp, #12
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
 8004086:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800408e:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	431a      	orrs	r2, r3
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
}
 800409c:	bf00      	nop
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bc80      	pop	{r7}
 80040a4:	4770      	bx	lr

080040a6 <LL_ADC_GetCalibrationFactor>:
{
 80040a6:	b480      	push	{r7}
 80040a8:	b083      	sub	sp, #12
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80040b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	bc80      	pop	{r7}
 80040c0:	4770      	bx	lr

080040c2 <LL_ADC_Enable>:
{
 80040c2:	b480      	push	{r7}
 80040c4:	b083      	sub	sp, #12
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80040d2:	f023 0317 	bic.w	r3, r3, #23
 80040d6:	f043 0201 	orr.w	r2, r3, #1
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	609a      	str	r2, [r3, #8]
}
 80040de:	bf00      	nop
 80040e0:	370c      	adds	r7, #12
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bc80      	pop	{r7}
 80040e6:	4770      	bx	lr

080040e8 <LL_ADC_Disable>:
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80040f8:	f023 0317 	bic.w	r3, r3, #23
 80040fc:	f043 0202 	orr.w	r2, r3, #2
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	609a      	str	r2, [r3, #8]
}
 8004104:	bf00      	nop
 8004106:	370c      	adds	r7, #12
 8004108:	46bd      	mov	sp, r7
 800410a:	bc80      	pop	{r7}
 800410c:	4770      	bx	lr

0800410e <LL_ADC_IsEnabled>:
{
 800410e:	b480      	push	{r7}
 8004110:	b083      	sub	sp, #12
 8004112:	af00      	add	r7, sp, #0
 8004114:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	f003 0301 	and.w	r3, r3, #1
 800411e:	2b01      	cmp	r3, #1
 8004120:	d101      	bne.n	8004126 <LL_ADC_IsEnabled+0x18>
 8004122:	2301      	movs	r3, #1
 8004124:	e000      	b.n	8004128 <LL_ADC_IsEnabled+0x1a>
 8004126:	2300      	movs	r3, #0
}
 8004128:	4618      	mov	r0, r3
 800412a:	370c      	adds	r7, #12
 800412c:	46bd      	mov	sp, r7
 800412e:	bc80      	pop	{r7}
 8004130:	4770      	bx	lr

08004132 <LL_ADC_StartCalibration>:
{
 8004132:	b480      	push	{r7}
 8004134:	b083      	sub	sp, #12
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004142:	f023 0317 	bic.w	r3, r3, #23
 8004146:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	609a      	str	r2, [r3, #8]
}
 800414e:	bf00      	nop
 8004150:	370c      	adds	r7, #12
 8004152:	46bd      	mov	sp, r7
 8004154:	bc80      	pop	{r7}
 8004156:	4770      	bx	lr

08004158 <LL_ADC_IsCalibrationOnGoing>:
{
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004168:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800416c:	d101      	bne.n	8004172 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800416e:	2301      	movs	r3, #1
 8004170:	e000      	b.n	8004174 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004172:	2300      	movs	r3, #0
}
 8004174:	4618      	mov	r0, r3
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	bc80      	pop	{r7}
 800417c:	4770      	bx	lr

0800417e <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 800417e:	b580      	push	{r7, lr}
 8004180:	b088      	sub	sp, #32
 8004182:	af00      	add	r7, sp, #0
 8004184:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004186:	2300      	movs	r3, #0
 8004188:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 800418a:	2300      	movs	r3, #0
 800418c:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004194:	2b01      	cmp	r3, #1
 8004196:	d101      	bne.n	800419c <HAL_ADCEx_Calibration_Start+0x1e>
 8004198:	2302      	movs	r3, #2
 800419a:	e0b9      	b.n	8004310 <HAL_ADCEx_Calibration_Start+0x192>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f7ff ff0b 	bl	8003fc0 <ADC_Disable>
 80041aa:	4603      	mov	r3, r0
 80041ac:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4618      	mov	r0, r3
 80041b4:	f7ff ffab 	bl	800410e <LL_ADC_IsEnabled>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	f040 809d 	bne.w	80042fa <HAL_ADCEx_Calibration_Start+0x17c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041c4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80041c8:	f043 0202 	orr.w	r2, r3, #2
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	68da      	ldr	r2, [r3, #12]
 80041d6:	f248 0303 	movw	r3, #32771	@ 0x8003
 80041da:	4013      	ands	r3, r2
 80041dc:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	6812      	ldr	r2, [r2, #0]
 80041e8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80041ec:	f023 0303 	bic.w	r3, r3, #3
 80041f0:	60d3      	str	r3, [r2, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80041f2:	2300      	movs	r3, #0
 80041f4:	61fb      	str	r3, [r7, #28]
 80041f6:	e02e      	b.n	8004256 <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4618      	mov	r0, r3
 80041fe:	f7ff ff98 	bl	8004132 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004202:	e014      	b.n	800422e <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	3301      	adds	r3, #1
 8004208:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	f5b3 3f2e 	cmp.w	r3, #178176	@ 0x2b800
 8004210:	d30d      	bcc.n	800422e <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004216:	f023 0312 	bic.w	r3, r3, #18
 800421a:	f043 0210 	orr.w	r2, r3, #16
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e070      	b.n	8004310 <HAL_ADCEx_Calibration_Start+0x192>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4618      	mov	r0, r3
 8004234:	f7ff ff90 	bl	8004158 <LL_ADC_IsCalibrationOnGoing>
 8004238:	4603      	mov	r3, r0
 800423a:	2b00      	cmp	r3, #0
 800423c:	d1e2      	bne.n	8004204 <HAL_ADCEx_Calibration_Start+0x86>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4618      	mov	r0, r3
 8004244:	f7ff ff2f 	bl	80040a6 <LL_ADC_GetCalibrationFactor>
 8004248:	4602      	mov	r2, r0
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	4413      	add	r3, r2
 800424e:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8004250:	69fb      	ldr	r3, [r7, #28]
 8004252:	3301      	adds	r3, #1
 8004254:	61fb      	str	r3, [r7, #28]
 8004256:	69fb      	ldr	r3, [r7, #28]
 8004258:	2b07      	cmp	r3, #7
 800425a:	d9cd      	bls.n	80041f8 <HAL_ADCEx_Calibration_Start+0x7a>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 800425c:	69ba      	ldr	r2, [r7, #24]
 800425e:	69fb      	ldr	r3, [r7, #28]
 8004260:	fbb2 f3f3 	udiv	r3, r2, r3
 8004264:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4618      	mov	r0, r3
 800426c:	f7ff ff29 	bl	80040c2 <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	69b9      	ldr	r1, [r7, #24]
 8004276:	4618      	mov	r0, r3
 8004278:	f7ff ff01 	bl	800407e <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4618      	mov	r0, r3
 8004282:	f7ff ff31 	bl	80040e8 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004286:	f7fd ff9d 	bl	80021c4 <HAL_GetTick>
 800428a:	60f8      	str	r0, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800428c:	e01c      	b.n	80042c8 <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800428e:	f7fd ff99 	bl	80021c4 <HAL_GetTick>
 8004292:	4602      	mov	r2, r0
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	2b02      	cmp	r3, #2
 800429a:	d915      	bls.n	80042c8 <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4618      	mov	r0, r3
 80042a2:	f7ff ff34 	bl	800410e <LL_ADC_IsEnabled>
 80042a6:	4603      	mov	r3, r0
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d00d      	beq.n	80042c8 <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042b0:	f043 0210 	orr.w	r2, r3, #16
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042bc:	f043 0201 	orr.w	r2, r3, #1
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e023      	b.n	8004310 <HAL_ADCEx_Calibration_Start+0x192>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4618      	mov	r0, r3
 80042ce:	f7ff ff1e 	bl	800410e <LL_ADC_IsEnabled>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d1da      	bne.n	800428e <HAL_ADCEx_Calibration_Start+0x110>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68d9      	ldr	r1, [r3, #12]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	693a      	ldr	r2, [r7, #16]
 80042e4:	430a      	orrs	r2, r1
 80042e6:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ec:	f023 0303 	bic.w	r3, r3, #3
 80042f0:	f043 0201 	orr.w	r2, r3, #1
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	659a      	str	r2, [r3, #88]	@ 0x58
 80042f8:	e005      	b.n	8004306 <HAL_ADCEx_Calibration_Start+0x188>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042fe:	f043 0210 	orr.w	r2, r3, #16
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 800430e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004310:	4618      	mov	r0, r3
 8004312:	3720      	adds	r7, #32
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}

08004318 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004318:	b480      	push	{r7}
 800431a:	b085      	sub	sp, #20
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f003 0307 	and.w	r3, r3, #7
 8004326:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004328:	4b0c      	ldr	r3, [pc, #48]	@ (800435c <__NVIC_SetPriorityGrouping+0x44>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800432e:	68ba      	ldr	r2, [r7, #8]
 8004330:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004334:	4013      	ands	r3, r2
 8004336:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004340:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004344:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004348:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800434a:	4a04      	ldr	r2, [pc, #16]	@ (800435c <__NVIC_SetPriorityGrouping+0x44>)
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	60d3      	str	r3, [r2, #12]
}
 8004350:	bf00      	nop
 8004352:	3714      	adds	r7, #20
 8004354:	46bd      	mov	sp, r7
 8004356:	bc80      	pop	{r7}
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	e000ed00 	.word	0xe000ed00

08004360 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004360:	b480      	push	{r7}
 8004362:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004364:	4b04      	ldr	r3, [pc, #16]	@ (8004378 <__NVIC_GetPriorityGrouping+0x18>)
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	0a1b      	lsrs	r3, r3, #8
 800436a:	f003 0307 	and.w	r3, r3, #7
}
 800436e:	4618      	mov	r0, r3
 8004370:	46bd      	mov	sp, r7
 8004372:	bc80      	pop	{r7}
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	e000ed00 	.word	0xe000ed00

0800437c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800437c:	b480      	push	{r7}
 800437e:	b083      	sub	sp, #12
 8004380:	af00      	add	r7, sp, #0
 8004382:	4603      	mov	r3, r0
 8004384:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800438a:	2b00      	cmp	r3, #0
 800438c:	db0b      	blt.n	80043a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800438e:	79fb      	ldrb	r3, [r7, #7]
 8004390:	f003 021f 	and.w	r2, r3, #31
 8004394:	4906      	ldr	r1, [pc, #24]	@ (80043b0 <__NVIC_EnableIRQ+0x34>)
 8004396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800439a:	095b      	lsrs	r3, r3, #5
 800439c:	2001      	movs	r0, #1
 800439e:	fa00 f202 	lsl.w	r2, r0, r2
 80043a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80043a6:	bf00      	nop
 80043a8:	370c      	adds	r7, #12
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bc80      	pop	{r7}
 80043ae:	4770      	bx	lr
 80043b0:	e000e100 	.word	0xe000e100

080043b4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b083      	sub	sp, #12
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	4603      	mov	r3, r0
 80043bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	db12      	blt.n	80043ec <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043c6:	79fb      	ldrb	r3, [r7, #7]
 80043c8:	f003 021f 	and.w	r2, r3, #31
 80043cc:	490a      	ldr	r1, [pc, #40]	@ (80043f8 <__NVIC_DisableIRQ+0x44>)
 80043ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043d2:	095b      	lsrs	r3, r3, #5
 80043d4:	2001      	movs	r0, #1
 80043d6:	fa00 f202 	lsl.w	r2, r0, r2
 80043da:	3320      	adds	r3, #32
 80043dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80043e0:	f3bf 8f4f 	dsb	sy
}
 80043e4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80043e6:	f3bf 8f6f 	isb	sy
}
 80043ea:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80043ec:	bf00      	nop
 80043ee:	370c      	adds	r7, #12
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bc80      	pop	{r7}
 80043f4:	4770      	bx	lr
 80043f6:	bf00      	nop
 80043f8:	e000e100 	.word	0xe000e100

080043fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	4603      	mov	r3, r0
 8004404:	6039      	str	r1, [r7, #0]
 8004406:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800440c:	2b00      	cmp	r3, #0
 800440e:	db0a      	blt.n	8004426 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	b2da      	uxtb	r2, r3
 8004414:	490c      	ldr	r1, [pc, #48]	@ (8004448 <__NVIC_SetPriority+0x4c>)
 8004416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800441a:	0112      	lsls	r2, r2, #4
 800441c:	b2d2      	uxtb	r2, r2
 800441e:	440b      	add	r3, r1
 8004420:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004424:	e00a      	b.n	800443c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	b2da      	uxtb	r2, r3
 800442a:	4908      	ldr	r1, [pc, #32]	@ (800444c <__NVIC_SetPriority+0x50>)
 800442c:	79fb      	ldrb	r3, [r7, #7]
 800442e:	f003 030f 	and.w	r3, r3, #15
 8004432:	3b04      	subs	r3, #4
 8004434:	0112      	lsls	r2, r2, #4
 8004436:	b2d2      	uxtb	r2, r2
 8004438:	440b      	add	r3, r1
 800443a:	761a      	strb	r2, [r3, #24]
}
 800443c:	bf00      	nop
 800443e:	370c      	adds	r7, #12
 8004440:	46bd      	mov	sp, r7
 8004442:	bc80      	pop	{r7}
 8004444:	4770      	bx	lr
 8004446:	bf00      	nop
 8004448:	e000e100 	.word	0xe000e100
 800444c:	e000ed00 	.word	0xe000ed00

08004450 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004450:	b480      	push	{r7}
 8004452:	b089      	sub	sp, #36	@ 0x24
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f003 0307 	and.w	r3, r3, #7
 8004462:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	f1c3 0307 	rsb	r3, r3, #7
 800446a:	2b04      	cmp	r3, #4
 800446c:	bf28      	it	cs
 800446e:	2304      	movcs	r3, #4
 8004470:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	3304      	adds	r3, #4
 8004476:	2b06      	cmp	r3, #6
 8004478:	d902      	bls.n	8004480 <NVIC_EncodePriority+0x30>
 800447a:	69fb      	ldr	r3, [r7, #28]
 800447c:	3b03      	subs	r3, #3
 800447e:	e000      	b.n	8004482 <NVIC_EncodePriority+0x32>
 8004480:	2300      	movs	r3, #0
 8004482:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004484:	f04f 32ff 	mov.w	r2, #4294967295
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	fa02 f303 	lsl.w	r3, r2, r3
 800448e:	43da      	mvns	r2, r3
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	401a      	ands	r2, r3
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004498:	f04f 31ff 	mov.w	r1, #4294967295
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	fa01 f303 	lsl.w	r3, r1, r3
 80044a2:	43d9      	mvns	r1, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044a8:	4313      	orrs	r3, r2
         );
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3724      	adds	r7, #36	@ 0x24
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bc80      	pop	{r7}
 80044b2:	4770      	bx	lr

080044b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f7ff ff2b 	bl	8004318 <__NVIC_SetPriorityGrouping>
}
 80044c2:	bf00      	nop
 80044c4:	3708      	adds	r7, #8
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044ca:	b580      	push	{r7, lr}
 80044cc:	b086      	sub	sp, #24
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	4603      	mov	r3, r0
 80044d2:	60b9      	str	r1, [r7, #8]
 80044d4:	607a      	str	r2, [r7, #4]
 80044d6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80044d8:	f7ff ff42 	bl	8004360 <__NVIC_GetPriorityGrouping>
 80044dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	68b9      	ldr	r1, [r7, #8]
 80044e2:	6978      	ldr	r0, [r7, #20]
 80044e4:	f7ff ffb4 	bl	8004450 <NVIC_EncodePriority>
 80044e8:	4602      	mov	r2, r0
 80044ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044ee:	4611      	mov	r1, r2
 80044f0:	4618      	mov	r0, r3
 80044f2:	f7ff ff83 	bl	80043fc <__NVIC_SetPriority>
}
 80044f6:	bf00      	nop
 80044f8:	3718      	adds	r7, #24
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}

080044fe <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044fe:	b580      	push	{r7, lr}
 8004500:	b082      	sub	sp, #8
 8004502:	af00      	add	r7, sp, #0
 8004504:	4603      	mov	r3, r0
 8004506:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004508:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800450c:	4618      	mov	r0, r3
 800450e:	f7ff ff35 	bl	800437c <__NVIC_EnableIRQ>
}
 8004512:	bf00      	nop
 8004514:	3708      	adds	r7, #8
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}

0800451a <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800451a:	b580      	push	{r7, lr}
 800451c:	b082      	sub	sp, #8
 800451e:	af00      	add	r7, sp, #0
 8004520:	4603      	mov	r3, r0
 8004522:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004528:	4618      	mov	r0, r3
 800452a:	f7ff ff43 	bl	80043b4 <__NVIC_DisableIRQ>
}
 800452e:	bf00      	nop
 8004530:	3708      	adds	r7, #8
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
	...

08004538 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b082      	sub	sp, #8
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d101      	bne.n	800454a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e08e      	b.n	8004668 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	461a      	mov	r2, r3
 8004550:	4b47      	ldr	r3, [pc, #284]	@ (8004670 <HAL_DMA_Init+0x138>)
 8004552:	429a      	cmp	r2, r3
 8004554:	d80f      	bhi.n	8004576 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	461a      	mov	r2, r3
 800455c:	4b45      	ldr	r3, [pc, #276]	@ (8004674 <HAL_DMA_Init+0x13c>)
 800455e:	4413      	add	r3, r2
 8004560:	4a45      	ldr	r2, [pc, #276]	@ (8004678 <HAL_DMA_Init+0x140>)
 8004562:	fba2 2303 	umull	r2, r3, r2, r3
 8004566:	091b      	lsrs	r3, r3, #4
 8004568:	009a      	lsls	r2, r3, #2
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	4a42      	ldr	r2, [pc, #264]	@ (800467c <HAL_DMA_Init+0x144>)
 8004572:	641a      	str	r2, [r3, #64]	@ 0x40
 8004574:	e00e      	b.n	8004594 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	461a      	mov	r2, r3
 800457c:	4b40      	ldr	r3, [pc, #256]	@ (8004680 <HAL_DMA_Init+0x148>)
 800457e:	4413      	add	r3, r2
 8004580:	4a3d      	ldr	r2, [pc, #244]	@ (8004678 <HAL_DMA_Init+0x140>)
 8004582:	fba2 2303 	umull	r2, r3, r2, r3
 8004586:	091b      	lsrs	r3, r3, #4
 8004588:	009a      	lsls	r2, r3, #2
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	4a3c      	ldr	r2, [pc, #240]	@ (8004684 <HAL_DMA_Init+0x14c>)
 8004592:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2202      	movs	r2, #2
 8004598:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	687a      	ldr	r2, [r7, #4]
 80045a4:	6812      	ldr	r2, [r2, #0]
 80045a6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80045aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045ae:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	6819      	ldr	r1, [r3, #0]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	689a      	ldr	r2, [r3, #8]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	431a      	orrs	r2, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	431a      	orrs	r2, r3
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	431a      	orrs	r2, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	431a      	orrs	r2, r3
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	69db      	ldr	r3, [r3, #28]
 80045d6:	431a      	orrs	r2, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6a1b      	ldr	r3, [r3, #32]
 80045dc:	431a      	orrs	r2, r3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	430a      	orrs	r2, r1
 80045e4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 fb24 	bl	8004c34 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80045f4:	d102      	bne.n	80045fc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	685a      	ldr	r2, [r3, #4]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004604:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004608:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004612:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d010      	beq.n	800463e <HAL_DMA_Init+0x106>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	2b04      	cmp	r3, #4
 8004622:	d80c      	bhi.n	800463e <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	f000 fb4d 	bl	8004cc4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800462e:	2200      	movs	r2, #0
 8004630:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800463a:	605a      	str	r2, [r3, #4]
 800463c:	e008      	b.n	8004650 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2201      	movs	r2, #1
 800465a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004666:	2300      	movs	r3, #0
}
 8004668:	4618      	mov	r0, r3
 800466a:	3708      	adds	r7, #8
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}
 8004670:	40020407 	.word	0x40020407
 8004674:	bffdfff8 	.word	0xbffdfff8
 8004678:	cccccccd 	.word	0xcccccccd
 800467c:	40020000 	.word	0x40020000
 8004680:	bffdfbf8 	.word	0xbffdfbf8
 8004684:	40020400 	.word	0x40020400

08004688 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d101      	bne.n	800469a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e07b      	b.n	8004792 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f022 0201 	bic.w	r2, r2, #1
 80046a8:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	461a      	mov	r2, r3
 80046b0:	4b3a      	ldr	r3, [pc, #232]	@ (800479c <HAL_DMA_DeInit+0x114>)
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d80f      	bhi.n	80046d6 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	461a      	mov	r2, r3
 80046bc:	4b38      	ldr	r3, [pc, #224]	@ (80047a0 <HAL_DMA_DeInit+0x118>)
 80046be:	4413      	add	r3, r2
 80046c0:	4a38      	ldr	r2, [pc, #224]	@ (80047a4 <HAL_DMA_DeInit+0x11c>)
 80046c2:	fba2 2303 	umull	r2, r3, r2, r3
 80046c6:	091b      	lsrs	r3, r3, #4
 80046c8:	009a      	lsls	r2, r3, #2
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	4a35      	ldr	r2, [pc, #212]	@ (80047a8 <HAL_DMA_DeInit+0x120>)
 80046d2:	641a      	str	r2, [r3, #64]	@ 0x40
 80046d4:	e00e      	b.n	80046f4 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	461a      	mov	r2, r3
 80046dc:	4b33      	ldr	r3, [pc, #204]	@ (80047ac <HAL_DMA_DeInit+0x124>)
 80046de:	4413      	add	r3, r2
 80046e0:	4a30      	ldr	r2, [pc, #192]	@ (80047a4 <HAL_DMA_DeInit+0x11c>)
 80046e2:	fba2 2303 	umull	r2, r3, r2, r3
 80046e6:	091b      	lsrs	r3, r3, #4
 80046e8:	009a      	lsls	r2, r3, #2
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4a2f      	ldr	r2, [pc, #188]	@ (80047b0 <HAL_DMA_DeInit+0x128>)
 80046f2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2200      	movs	r2, #0
 80046fa:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004700:	f003 021c 	and.w	r2, r3, #28
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004708:	2101      	movs	r1, #1
 800470a:	fa01 f202 	lsl.w	r2, r1, r2
 800470e:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f000 fa8f 	bl	8004c34 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800471a:	2200      	movs	r2, #0
 800471c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004726:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d00f      	beq.n	8004750 <HAL_DMA_DeInit+0xc8>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	2b04      	cmp	r3, #4
 8004736:	d80b      	bhi.n	8004750 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004738:	6878      	ldr	r0, [r7, #4]
 800473a:	f000 fac3 	bl	8004cc4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004742:	2200      	movs	r2, #0
 8004744:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800474e:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2200      	movs	r2, #0
 8004766:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004790:	2300      	movs	r3, #0
}
 8004792:	4618      	mov	r0, r3
 8004794:	3708      	adds	r7, #8
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	40020407 	.word	0x40020407
 80047a0:	bffdfff8 	.word	0xbffdfff8
 80047a4:	cccccccd 	.word	0xcccccccd
 80047a8:	40020000 	.word	0x40020000
 80047ac:	bffdfbf8 	.word	0xbffdfbf8
 80047b0:	40020400 	.word	0x40020400

080047b4 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b086      	sub	sp, #24
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	60f8      	str	r0, [r7, #12]
 80047bc:	60b9      	str	r1, [r7, #8]
 80047be:	607a      	str	r2, [r7, #4]
 80047c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047c2:	2300      	movs	r3, #0
 80047c4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d101      	bne.n	80047d4 <HAL_DMA_Start_IT+0x20>
 80047d0:	2302      	movs	r3, #2
 80047d2:	e069      	b.n	80048a8 <HAL_DMA_Start_IT+0xf4>
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d155      	bne.n	8004894 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2202      	movs	r2, #2
 80047ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2200      	movs	r2, #0
 80047f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f022 0201 	bic.w	r2, r2, #1
 8004804:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	68b9      	ldr	r1, [r7, #8]
 800480c:	68f8      	ldr	r0, [r7, #12]
 800480e:	f000 f9d3 	bl	8004bb8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004816:	2b00      	cmp	r3, #0
 8004818:	d008      	beq.n	800482c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f042 020e 	orr.w	r2, r2, #14
 8004828:	601a      	str	r2, [r3, #0]
 800482a:	e00f      	b.n	800484c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f022 0204 	bic.w	r2, r2, #4
 800483a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f042 020a 	orr.w	r2, r2, #10
 800484a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d007      	beq.n	800486a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004864:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004868:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800486e:	2b00      	cmp	r3, #0
 8004870:	d007      	beq.n	8004882 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800487c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004880:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f042 0201 	orr.w	r2, r2, #1
 8004890:	601a      	str	r2, [r3, #0]
 8004892:	e008      	b.n	80048a6 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2280      	movs	r2, #128	@ 0x80
 8004898:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80048a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3718      	adds	r7, #24
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}

080048b0 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d101      	bne.n	80048c2 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e04f      	b.n	8004962 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b02      	cmp	r3, #2
 80048cc:	d008      	beq.n	80048e0 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2204      	movs	r2, #4
 80048d2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e040      	b.n	8004962 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f022 020e 	bic.w	r2, r2, #14
 80048ee:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80048fe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f022 0201 	bic.w	r2, r2, #1
 800490e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004914:	f003 021c 	and.w	r2, r3, #28
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491c:	2101      	movs	r1, #1
 800491e:	fa01 f202 	lsl.w	r2, r1, r2
 8004922:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004928:	687a      	ldr	r2, [r7, #4]
 800492a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800492c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004932:	2b00      	cmp	r3, #0
 8004934:	d00c      	beq.n	8004950 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004940:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004944:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800494e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	370c      	adds	r7, #12
 8004966:	46bd      	mov	sp, r7
 8004968:	bc80      	pop	{r7}
 800496a:	4770      	bx	lr

0800496c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004974:	2300      	movs	r3, #0
 8004976:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800497e:	b2db      	uxtb	r3, r3
 8004980:	2b02      	cmp	r3, #2
 8004982:	d005      	beq.n	8004990 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2204      	movs	r2, #4
 8004988:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	73fb      	strb	r3, [r7, #15]
 800498e:	e047      	b.n	8004a20 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f022 020e 	bic.w	r2, r2, #14
 800499e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f022 0201 	bic.w	r2, r2, #1
 80049ae:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049ba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80049be:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049c4:	f003 021c 	and.w	r2, r3, #28
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049cc:	2101      	movs	r1, #1
 80049ce:	fa01 f202 	lsl.w	r2, r1, r2
 80049d2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049d8:	687a      	ldr	r2, [r7, #4]
 80049da:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80049dc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d00c      	beq.n	8004a00 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80049f4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80049fe:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d003      	beq.n	8004a20 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	4798      	blx	r3
    }
  }
  return status;
 8004a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3710      	adds	r7, #16
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
	...

08004a2c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a48:	f003 031c 	and.w	r3, r3, #28
 8004a4c:	2204      	movs	r2, #4
 8004a4e:	409a      	lsls	r2, r3
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	4013      	ands	r3, r2
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d027      	beq.n	8004aa8 <HAL_DMA_IRQHandler+0x7c>
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	f003 0304 	and.w	r3, r3, #4
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d022      	beq.n	8004aa8 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0320 	and.w	r3, r3, #32
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d107      	bne.n	8004a80 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f022 0204 	bic.w	r2, r2, #4
 8004a7e:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a84:	f003 021c 	and.w	r2, r3, #28
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8c:	2104      	movs	r1, #4
 8004a8e:	fa01 f202 	lsl.w	r2, r1, r2
 8004a92:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	f000 8081 	beq.w	8004ba0 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8004aa6:	e07b      	b.n	8004ba0 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aac:	f003 031c 	and.w	r3, r3, #28
 8004ab0:	2202      	movs	r2, #2
 8004ab2:	409a      	lsls	r2, r3
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	4013      	ands	r3, r2
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d03d      	beq.n	8004b38 <HAL_DMA_IRQHandler+0x10c>
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	f003 0302 	and.w	r3, r3, #2
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d038      	beq.n	8004b38 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0320 	and.w	r3, r3, #32
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d10b      	bne.n	8004aec <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f022 020a 	bic.w	r2, r2, #10
 8004ae2:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	461a      	mov	r2, r3
 8004af2:	4b2e      	ldr	r3, [pc, #184]	@ (8004bac <HAL_DMA_IRQHandler+0x180>)
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d909      	bls.n	8004b0c <HAL_DMA_IRQHandler+0xe0>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004afc:	f003 031c 	and.w	r3, r3, #28
 8004b00:	4a2b      	ldr	r2, [pc, #172]	@ (8004bb0 <HAL_DMA_IRQHandler+0x184>)
 8004b02:	2102      	movs	r1, #2
 8004b04:	fa01 f303 	lsl.w	r3, r1, r3
 8004b08:	6053      	str	r3, [r2, #4]
 8004b0a:	e008      	b.n	8004b1e <HAL_DMA_IRQHandler+0xf2>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b10:	f003 031c 	and.w	r3, r3, #28
 8004b14:	4a27      	ldr	r2, [pc, #156]	@ (8004bb4 <HAL_DMA_IRQHandler+0x188>)
 8004b16:	2102      	movs	r1, #2
 8004b18:	fa01 f303 	lsl.w	r3, r1, r3
 8004b1c:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      if (hdma->XferCpltCallback != NULL)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d038      	beq.n	8004ba0 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8004b36:	e033      	b.n	8004ba0 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b3c:	f003 031c 	and.w	r3, r3, #28
 8004b40:	2208      	movs	r2, #8
 8004b42:	409a      	lsls	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	4013      	ands	r3, r2
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d02a      	beq.n	8004ba2 <HAL_DMA_IRQHandler+0x176>
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	f003 0308 	and.w	r3, r3, #8
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d025      	beq.n	8004ba2 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f022 020e 	bic.w	r2, r2, #14
 8004b64:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b6a:	f003 021c 	and.w	r2, r3, #28
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b72:	2101      	movs	r1, #1
 8004b74:	fa01 f202 	lsl.w	r2, r1, r2
 8004b78:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d004      	beq.n	8004ba2 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004ba0:	bf00      	nop
 8004ba2:	bf00      	nop
}
 8004ba4:	3710      	adds	r7, #16
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	40020080 	.word	0x40020080
 8004bb0:	40020400 	.word	0x40020400
 8004bb4:	40020000 	.word	0x40020000

08004bb8 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b085      	sub	sp, #20
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	60f8      	str	r0, [r7, #12]
 8004bc0:	60b9      	str	r1, [r7, #8]
 8004bc2:	607a      	str	r2, [r7, #4]
 8004bc4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bca:	68fa      	ldr	r2, [r7, #12]
 8004bcc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004bce:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d004      	beq.n	8004be2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bdc:	68fa      	ldr	r2, [r7, #12]
 8004bde:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004be0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004be6:	f003 021c 	and.w	r2, r3, #28
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bee:	2101      	movs	r1, #1
 8004bf0:	fa01 f202 	lsl.w	r2, r1, r2
 8004bf4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	683a      	ldr	r2, [r7, #0]
 8004bfc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	2b10      	cmp	r3, #16
 8004c04:	d108      	bne.n	8004c18 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	68ba      	ldr	r2, [r7, #8]
 8004c14:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004c16:	e007      	b.n	8004c28 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	68ba      	ldr	r2, [r7, #8]
 8004c1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	60da      	str	r2, [r3, #12]
}
 8004c28:	bf00      	nop
 8004c2a:	3714      	adds	r7, #20
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bc80      	pop	{r7}
 8004c30:	4770      	bx	lr
	...

08004c34 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b085      	sub	sp, #20
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	461a      	mov	r2, r3
 8004c42:	4b1c      	ldr	r3, [pc, #112]	@ (8004cb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d813      	bhi.n	8004c70 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c4c:	089b      	lsrs	r3, r3, #2
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004c54:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8004c58:	687a      	ldr	r2, [r7, #4]
 8004c5a:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	3b08      	subs	r3, #8
 8004c64:	4a14      	ldr	r2, [pc, #80]	@ (8004cb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8004c66:	fba2 2303 	umull	r2, r3, r2, r3
 8004c6a:	091b      	lsrs	r3, r3, #4
 8004c6c:	60fb      	str	r3, [r7, #12]
 8004c6e:	e011      	b.n	8004c94 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c74:	089b      	lsrs	r3, r3, #2
 8004c76:	009a      	lsls	r2, r3, #2
 8004c78:	4b10      	ldr	r3, [pc, #64]	@ (8004cbc <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8004c7a:	4413      	add	r3, r2
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	3b08      	subs	r3, #8
 8004c88:	4a0b      	ldr	r2, [pc, #44]	@ (8004cb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8004c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c8e:	091b      	lsrs	r3, r3, #4
 8004c90:	3307      	adds	r3, #7
 8004c92:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	4a0a      	ldr	r2, [pc, #40]	@ (8004cc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8004c98:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f003 031f 	and.w	r3, r3, #31
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	409a      	lsls	r2, r3
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004ca8:	bf00      	nop
 8004caa:	3714      	adds	r7, #20
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bc80      	pop	{r7}
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	40020407 	.word	0x40020407
 8004cb8:	cccccccd 	.word	0xcccccccd
 8004cbc:	4002081c 	.word	0x4002081c
 8004cc0:	40020880 	.word	0x40020880

08004cc4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b085      	sub	sp, #20
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cd4:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004cd6:	68fa      	ldr	r2, [r7, #12]
 8004cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8004d04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004cda:	4413      	add	r3, r2
 8004cdc:	009b      	lsls	r3, r3, #2
 8004cde:	461a      	mov	r2, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a08      	ldr	r2, [pc, #32]	@ (8004d08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004ce8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	3b01      	subs	r3, #1
 8004cee:	f003 0303 	and.w	r3, r3, #3
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	409a      	lsls	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004cfa:	bf00      	nop
 8004cfc:	3714      	adds	r7, #20
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bc80      	pop	{r7}
 8004d02:	4770      	bx	lr
 8004d04:	1000823f 	.word	0x1000823f
 8004d08:	40020940 	.word	0x40020940

08004d0c <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b086      	sub	sp, #24
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	60f8      	str	r0, [r7, #12]
 8004d14:	60b9      	str	r1, [r7, #8]
 8004d16:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004d1a:	4b1c      	ldr	r3, [pc, #112]	@ (8004d8c <HAL_FLASH_Program+0x80>)
 8004d1c:	781b      	ldrb	r3, [r3, #0]
 8004d1e:	2b01      	cmp	r3, #1
 8004d20:	d101      	bne.n	8004d26 <HAL_FLASH_Program+0x1a>
 8004d22:	2302      	movs	r3, #2
 8004d24:	e02d      	b.n	8004d82 <HAL_FLASH_Program+0x76>
 8004d26:	4b19      	ldr	r3, [pc, #100]	@ (8004d8c <HAL_FLASH_Program+0x80>)
 8004d28:	2201      	movs	r2, #1
 8004d2a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004d2c:	4b17      	ldr	r3, [pc, #92]	@ (8004d8c <HAL_FLASH_Program+0x80>)
 8004d2e:	2200      	movs	r2, #0
 8004d30:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004d32:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004d36:	f000 f869 	bl	8004e0c <FLASH_WaitForLastOperation>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8004d3e:	7dfb      	ldrb	r3, [r7, #23]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d11a      	bne.n	8004d7a <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d105      	bne.n	8004d56 <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8004d4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d4e:	68b8      	ldr	r0, [r7, #8]
 8004d50:	f000 f8be 	bl	8004ed0 <FLASH_Program_DoubleWord>
 8004d54:	e004      	b.n	8004d60 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 double-word (64-bit) row at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	4619      	mov	r1, r3
 8004d5a:	68b8      	ldr	r0, [r7, #8]
 8004d5c:	f000 f8de 	bl	8004f1c <FLASH_Program_Fast>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004d60:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004d64:	f000 f852 	bl	8004e0c <FLASH_WaitForLastOperation>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, TypeProgram);
#else
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8004d6c:	4b08      	ldr	r3, [pc, #32]	@ (8004d90 <HAL_FLASH_Program+0x84>)
 8004d6e:	695a      	ldr	r2, [r3, #20]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	43db      	mvns	r3, r3
 8004d74:	4906      	ldr	r1, [pc, #24]	@ (8004d90 <HAL_FLASH_Program+0x84>)
 8004d76:	4013      	ands	r3, r2
 8004d78:	614b      	str	r3, [r1, #20]
#endif
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004d7a:	4b04      	ldr	r3, [pc, #16]	@ (8004d8c <HAL_FLASH_Program+0x80>)
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8004d80:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3718      	adds	r7, #24
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
 8004d8a:	bf00      	nop
 8004d8c:	20000588 	.word	0x20000588
 8004d90:	58004000 	.word	0x58004000

08004d94 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8004dcc <HAL_FLASH_Unlock+0x38>)
 8004da0:	695b      	ldr	r3, [r3, #20]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	da0b      	bge.n	8004dbe <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004da6:	4b09      	ldr	r3, [pc, #36]	@ (8004dcc <HAL_FLASH_Unlock+0x38>)
 8004da8:	4a09      	ldr	r2, [pc, #36]	@ (8004dd0 <HAL_FLASH_Unlock+0x3c>)
 8004daa:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004dac:	4b07      	ldr	r3, [pc, #28]	@ (8004dcc <HAL_FLASH_Unlock+0x38>)
 8004dae:	4a09      	ldr	r2, [pc, #36]	@ (8004dd4 <HAL_FLASH_Unlock+0x40>)
 8004db0:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004db2:	4b06      	ldr	r3, [pc, #24]	@ (8004dcc <HAL_FLASH_Unlock+0x38>)
 8004db4:	695b      	ldr	r3, [r3, #20]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	da01      	bge.n	8004dbe <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8004dbe:	79fb      	ldrb	r3, [r7, #7]
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bc80      	pop	{r7}
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	58004000 	.word	0x58004000
 8004dd0:	45670123 	.word	0x45670123
 8004dd4:	cdef89ab 	.word	0xcdef89ab

08004dd8 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b083      	sub	sp, #12
 8004ddc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004dde:	2300      	movs	r3, #0
 8004de0:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004de2:	4b09      	ldr	r3, [pc, #36]	@ (8004e08 <HAL_FLASH_Lock+0x30>)
 8004de4:	695b      	ldr	r3, [r3, #20]
 8004de6:	4a08      	ldr	r2, [pc, #32]	@ (8004e08 <HAL_FLASH_Lock+0x30>)
 8004de8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004dec:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 8004dee:	4b06      	ldr	r3, [pc, #24]	@ (8004e08 <HAL_FLASH_Lock+0x30>)
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	db01      	blt.n	8004dfa <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8004dfa:	79fb      	ldrb	r3, [r7, #7]
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bc80      	pop	{r7}
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	58004000 	.word	0x58004000

08004e0c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8004e14:	f7fd f9d6 	bl	80021c4 <HAL_GetTick>
 8004e18:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004e1a:	e009      	b.n	8004e30 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8004e1c:	f7fd f9d2 	bl	80021c4 <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d801      	bhi.n	8004e30 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8004e2c:	2303      	movs	r3, #3
 8004e2e:	e046      	b.n	8004ebe <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004e30:	4b25      	ldr	r3, [pc, #148]	@ (8004ec8 <FLASH_WaitForLastOperation+0xbc>)
 8004e32:	691b      	ldr	r3, [r3, #16]
 8004e34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e3c:	d0ee      	beq.n	8004e1c <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 8004e3e:	4b22      	ldr	r3, [pc, #136]	@ (8004ec8 <FLASH_WaitForLastOperation+0xbc>)
 8004e40:	691b      	ldr	r3, [r3, #16]
 8004e42:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	f003 0301 	and.w	r3, r3, #1
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d002      	beq.n	8004e54 <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004e4e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ec8 <FLASH_WaitForLastOperation+0xbc>)
 8004e50:	2201      	movs	r2, #1
 8004e52:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 8004e54:	68ba      	ldr	r2, [r7, #8]
 8004e56:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e64:	d307      	bcc.n	8004e76 <FLASH_WaitForLastOperation+0x6a>
 8004e66:	4b18      	ldr	r3, [pc, #96]	@ (8004ec8 <FLASH_WaitForLastOperation+0xbc>)
 8004e68:	699a      	ldr	r2, [r3, #24]
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004e70:	4915      	ldr	r1, [pc, #84]	@ (8004ec8 <FLASH_WaitForLastOperation+0xbc>)
 8004e72:	4313      	orrs	r3, r2
 8004e74:	618b      	str	r3, [r1, #24]
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d004      	beq.n	8004e8a <FLASH_WaitForLastOperation+0x7e>
 8004e80:	4a11      	ldr	r2, [pc, #68]	@ (8004ec8 <FLASH_WaitForLastOperation+0xbc>)
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004e88:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d00e      	beq.n	8004eae <FLASH_WaitForLastOperation+0xa2>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8004e90:	4a0e      	ldr	r2, [pc, #56]	@ (8004ecc <FLASH_WaitForLastOperation+0xc0>)
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	e011      	b.n	8004ebe <FLASH_WaitForLastOperation+0xb2>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8004e9a:	f7fd f993 	bl	80021c4 <HAL_GetTick>
 8004e9e:	4602      	mov	r2, r0
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	1ad3      	subs	r3, r2, r3
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d801      	bhi.n	8004eae <FLASH_WaitForLastOperation+0xa2>
    {
      return HAL_TIMEOUT;
 8004eaa:	2303      	movs	r3, #3
 8004eac:	e007      	b.n	8004ebe <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 8004eae:	4b06      	ldr	r3, [pc, #24]	@ (8004ec8 <FLASH_WaitForLastOperation+0xbc>)
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004eb6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004eba:	d0ee      	beq.n	8004e9a <FLASH_WaitForLastOperation+0x8e>
    }
  }

  return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3710      	adds	r7, #16
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	58004000 	.word	0x58004000
 8004ecc:	20000588 	.word	0x20000588

08004ed0 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b085      	sub	sp, #20
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004edc:	4b0e      	ldr	r3, [pc, #56]	@ (8004f18 <FLASH_Program_DoubleWord+0x48>)
 8004ede:	695b      	ldr	r3, [r3, #20]
 8004ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8004f18 <FLASH_Program_DoubleWord+0x48>)
 8004ee2:	f043 0301 	orr.w	r3, r3, #1
 8004ee6:	6153      	str	r3, [r2, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	683a      	ldr	r2, [r7, #0]
 8004eec:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004eee:	f3bf 8f6f 	isb	sy
}
 8004ef2:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8004ef4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ef8:	f04f 0200 	mov.w	r2, #0
 8004efc:	f04f 0300 	mov.w	r3, #0
 8004f00:	000a      	movs	r2, r1
 8004f02:	2300      	movs	r3, #0
 8004f04:	68f9      	ldr	r1, [r7, #12]
 8004f06:	3104      	adds	r1, #4
 8004f08:	4613      	mov	r3, r2
 8004f0a:	600b      	str	r3, [r1, #0]
}
 8004f0c:	bf00      	nop
 8004f0e:	3714      	adds	r7, #20
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bc80      	pop	{r7}
 8004f14:	4770      	bx	lr
 8004f16:	bf00      	nop
 8004f18:	58004000 	.word	0x58004000

08004f1c <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b089      	sub	sp, #36	@ 0x24
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8004f26:	2340      	movs	r3, #64	@ 0x40
 8004f28:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	617b      	str	r3, [r7, #20]

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8004f32:	4b18      	ldr	r3, [pc, #96]	@ (8004f94 <FLASH_Program_Fast+0x78>)
 8004f34:	695b      	ldr	r3, [r3, #20]
 8004f36:	4a17      	ldr	r2, [pc, #92]	@ (8004f94 <FLASH_Program_Fast+0x78>)
 8004f38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f3c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f3e:	f3ef 8310 	mrs	r3, PRIMASK
 8004f42:	60fb      	str	r3, [r7, #12]
  return(result);
 8004f44:	68fb      	ldr	r3, [r7, #12]
#endif

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 8004f46:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8004f48:	b672      	cpsid	i
}
 8004f4a:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	69bb      	ldr	r3, [r7, #24]
 8004f52:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8004f54:	69bb      	ldr	r3, [r7, #24]
 8004f56:	3304      	adds	r3, #4
 8004f58:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	3304      	adds	r3, #4
 8004f5e:	617b      	str	r3, [r7, #20]
    row_index--;
 8004f60:	7ffb      	ldrb	r3, [r7, #31]
 8004f62:	3b01      	subs	r3, #1
 8004f64:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8004f66:	7ffb      	ldrb	r3, [r7, #31]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d1ef      	bne.n	8004f4c <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 8004f6c:	bf00      	nop
 8004f6e:	4b09      	ldr	r3, [pc, #36]	@ (8004f94 <FLASH_Program_Fast+0x78>)
 8004f70:	691b      	ldr	r3, [r3, #16]
 8004f72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f7a:	d0f8      	beq.n	8004f6e <FLASH_Program_Fast+0x52>
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	f383 8810 	msr	PRIMASK, r3
}
 8004f86:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8004f88:	bf00      	nop
 8004f8a:	3724      	adds	r7, #36	@ 0x24
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bc80      	pop	{r7}
 8004f90:	4770      	bx	lr
 8004f92:	bf00      	nop
 8004f94:	58004000 	.word	0x58004000

08004f98 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004fa2:	4b28      	ldr	r3, [pc, #160]	@ (8005044 <HAL_FLASHEx_Erase+0xac>)
 8004fa4:	781b      	ldrb	r3, [r3, #0]
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d101      	bne.n	8004fae <HAL_FLASHEx_Erase+0x16>
 8004faa:	2302      	movs	r3, #2
 8004fac:	e046      	b.n	800503c <HAL_FLASHEx_Erase+0xa4>
 8004fae:	4b25      	ldr	r3, [pc, #148]	@ (8005044 <HAL_FLASHEx_Erase+0xac>)
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004fb4:	4b23      	ldr	r3, [pc, #140]	@ (8005044 <HAL_FLASHEx_Erase+0xac>)
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004fba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004fbe:	f7ff ff25 	bl	8004e0c <FLASH_WaitForLastOperation>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004fc6:	7bfb      	ldrb	r3, [r7, #15]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d133      	bne.n	8005034 <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2b04      	cmp	r3, #4
 8004fd2:	d108      	bne.n	8004fe6 <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 8004fd4:	f000 f880 	bl	80050d8 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004fd8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004fdc:	f7ff ff16 	bl	8004e0c <FLASH_WaitForLastOperation>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	73fb      	strb	r3, [r7, #15]
 8004fe4:	e024      	b.n	8005030 <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8004fec:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	60bb      	str	r3, [r7, #8]
 8004ff4:	e012      	b.n	800501c <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 8004ff6:	68b8      	ldr	r0, [r7, #8]
 8004ff8:	f000 f87e 	bl	80050f8 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004ffc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005000:	f7ff ff04 	bl	8004e0c <FLASH_WaitForLastOperation>
 8005004:	4603      	mov	r3, r0
 8005006:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 8005008:	7bfb      	ldrb	r3, [r7, #15]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d003      	beq.n	8005016 <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	68ba      	ldr	r2, [r7, #8]
 8005012:	601a      	str	r2, [r3, #0]
          break;
 8005014:	e00a      	b.n	800502c <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	3301      	adds	r3, #1
 800501a:	60bb      	str	r3, [r7, #8]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	685a      	ldr	r2, [r3, #4]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	4413      	add	r3, r2
 8005026:	68ba      	ldr	r2, [r7, #8]
 8005028:	429a      	cmp	r2, r3
 800502a:	d3e4      	bcc.n	8004ff6 <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 800502c:	f000 f8c0 	bl	80051b0 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8005030:	f000 f87a 	bl	8005128 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005034:	4b03      	ldr	r3, [pc, #12]	@ (8005044 <HAL_FLASHEx_Erase+0xac>)
 8005036:	2200      	movs	r2, #0
 8005038:	701a      	strb	r2, [r3, #0]

  return status;
 800503a:	7bfb      	ldrb	r3, [r7, #15]
}
 800503c:	4618      	mov	r0, r3
 800503e:	3710      	adds	r7, #16
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}
 8005044:	20000588 	.word	0x20000588

08005048 <HAL_FLASHEx_Erase_IT>:
  * @param  pEraseInit Pointer to an @ref FLASH_EraseInitTypeDef structure that
  *         contains the configuration information for the erasing.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005050:	4b1f      	ldr	r3, [pc, #124]	@ (80050d0 <HAL_FLASHEx_Erase_IT+0x88>)
 8005052:	781b      	ldrb	r3, [r3, #0]
 8005054:	2b01      	cmp	r3, #1
 8005056:	d101      	bne.n	800505c <HAL_FLASHEx_Erase_IT+0x14>
 8005058:	2302      	movs	r3, #2
 800505a:	e034      	b.n	80050c6 <HAL_FLASHEx_Erase_IT+0x7e>
 800505c:	4b1c      	ldr	r3, [pc, #112]	@ (80050d0 <HAL_FLASHEx_Erase_IT+0x88>)
 800505e:	2201      	movs	r2, #1
 8005060:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005062:	4b1b      	ldr	r3, [pc, #108]	@ (80050d0 <HAL_FLASHEx_Erase_IT+0x88>)
 8005064:	2200      	movs	r2, #0
 8005066:	605a      	str	r2, [r3, #4]

  /* save procedure for interrupt treatment */
  pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a18      	ldr	r2, [pc, #96]	@ (80050d0 <HAL_FLASHEx_Erase_IT+0x88>)
 800506e:	6093      	str	r3, [r2, #8]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005070:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005074:	f7ff feca 	bl	8004e0c <FLASH_WaitForLastOperation>
 8005078:	4603      	mov	r3, r0
 800507a:	73fb      	strb	r3, [r7, #15]

  if (status != HAL_OK)
 800507c:	7bfb      	ldrb	r3, [r7, #15]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d003      	beq.n	800508a <HAL_FLASHEx_Erase_IT+0x42>
  {
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8005082:	4b13      	ldr	r3, [pc, #76]	@ (80050d0 <HAL_FLASHEx_Erase_IT+0x88>)
 8005084:	2200      	movs	r2, #0
 8005086:	701a      	strb	r2, [r3, #0]
 8005088:	e01c      	b.n	80050c4 <HAL_FLASHEx_Erase_IT+0x7c>
  }
  else
  {
    /* Enable End of Operation and Error interrupts */
    __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 800508a:	4b12      	ldr	r3, [pc, #72]	@ (80050d4 <HAL_FLASHEx_Erase_IT+0x8c>)
 800508c:	695b      	ldr	r3, [r3, #20]
 800508e:	4a11      	ldr	r2, [pc, #68]	@ (80050d4 <HAL_FLASHEx_Erase_IT+0x8c>)
 8005090:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
 8005094:	6153      	str	r3, [r2, #20]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	2b04      	cmp	r3, #4
 800509c:	d105      	bne.n	80050aa <HAL_FLASHEx_Erase_IT+0x62>
    {
      /* Set Page to 0 for Interrupt callback management */
      pFlash.Page = 0;
 800509e:	4b0c      	ldr	r3, [pc, #48]	@ (80050d0 <HAL_FLASHEx_Erase_IT+0x88>)
 80050a0:	2200      	movs	r2, #0
 80050a2:	611a      	str	r2, [r3, #16]

      /* Proceed to Mass Erase */
      FLASH_MassErase();
 80050a4:	f000 f818 	bl	80050d8 <FLASH_MassErase>
 80050a8:	e00c      	b.n	80050c4 <HAL_FLASHEx_Erase_IT+0x7c>
    }
    else
    {
      /* Erase by page to be done */
      pFlash.NbPagesToErase = pEraseInit->NbPages;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	4a08      	ldr	r2, [pc, #32]	@ (80050d0 <HAL_FLASHEx_Erase_IT+0x88>)
 80050b0:	6153      	str	r3, [r2, #20]
      pFlash.Page = pEraseInit->Page;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	4a06      	ldr	r2, [pc, #24]	@ (80050d0 <HAL_FLASHEx_Erase_IT+0x88>)
 80050b8:	6113      	str	r3, [r2, #16]

      /*Erase 1st page and wait for IT */
      FLASH_PageErase(pEraseInit->Page);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	4618      	mov	r0, r3
 80050c0:	f000 f81a 	bl	80050f8 <FLASH_PageErase>
    }
  }

  /* return status */
  return status;
 80050c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3710      	adds	r7, #16
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	20000588 	.word	0x20000588
 80050d4:	58004000 	.word	0x58004000

080050d8 <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 80050d8:	b480      	push	{r7}
 80050da:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 80050dc:	4b05      	ldr	r3, [pc, #20]	@ (80050f4 <FLASH_MassErase+0x1c>)
 80050de:	695b      	ldr	r3, [r3, #20]
 80050e0:	4a04      	ldr	r2, [pc, #16]	@ (80050f4 <FLASH_MassErase+0x1c>)
 80050e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050e6:	f043 0304 	orr.w	r3, r3, #4
 80050ea:	6153      	str	r3, [r2, #20]
#endif
}
 80050ec:	bf00      	nop
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bc80      	pop	{r7}
 80050f2:	4770      	bx	lr
 80050f4:	58004000 	.word	0x58004000

080050f8 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b083      	sub	sp, #12
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8005100:	4b08      	ldr	r3, [pc, #32]	@ (8005124 <FLASH_PageErase+0x2c>)
 8005102:	695b      	ldr	r3, [r3, #20]
 8005104:	f423 727e 	bic.w	r2, r3, #1016	@ 0x3f8
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	00db      	lsls	r3, r3, #3
 800510c:	4313      	orrs	r3, r2
 800510e:	4a05      	ldr	r2, [pc, #20]	@ (8005124 <FLASH_PageErase+0x2c>)
 8005110:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005114:	f043 0302 	orr.w	r3, r3, #2
 8005118:	6153      	str	r3, [r2, #20]
#endif
}
 800511a:	bf00      	nop
 800511c:	370c      	adds	r7, #12
 800511e:	46bd      	mov	sp, r7
 8005120:	bc80      	pop	{r7}
 8005122:	4770      	bx	lr
 8005124:	58004000 	.word	0x58004000

08005128 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8005128:	b480      	push	{r7}
 800512a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 800512c:	4b1f      	ldr	r3, [pc, #124]	@ (80051ac <FLASH_FlushCaches+0x84>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005134:	2b01      	cmp	r3, #1
 8005136:	d117      	bne.n	8005168 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005138:	4b1c      	ldr	r3, [pc, #112]	@ (80051ac <FLASH_FlushCaches+0x84>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a1b      	ldr	r2, [pc, #108]	@ (80051ac <FLASH_FlushCaches+0x84>)
 800513e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005142:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8005144:	4b19      	ldr	r3, [pc, #100]	@ (80051ac <FLASH_FlushCaches+0x84>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a18      	ldr	r2, [pc, #96]	@ (80051ac <FLASH_FlushCaches+0x84>)
 800514a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800514e:	6013      	str	r3, [r2, #0]
 8005150:	4b16      	ldr	r3, [pc, #88]	@ (80051ac <FLASH_FlushCaches+0x84>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a15      	ldr	r2, [pc, #84]	@ (80051ac <FLASH_FlushCaches+0x84>)
 8005156:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800515a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800515c:	4b13      	ldr	r3, [pc, #76]	@ (80051ac <FLASH_FlushCaches+0x84>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a12      	ldr	r2, [pc, #72]	@ (80051ac <FLASH_FlushCaches+0x84>)
 8005162:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005166:	6013      	str	r3, [r2, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 8005168:	4b10      	ldr	r3, [pc, #64]	@ (80051ac <FLASH_FlushCaches+0x84>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005170:	2b01      	cmp	r3, #1
 8005172:	d117      	bne.n	80051a4 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8005174:	4b0d      	ldr	r3, [pc, #52]	@ (80051ac <FLASH_FlushCaches+0x84>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a0c      	ldr	r2, [pc, #48]	@ (80051ac <FLASH_FlushCaches+0x84>)
 800517a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800517e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8005180:	4b0a      	ldr	r3, [pc, #40]	@ (80051ac <FLASH_FlushCaches+0x84>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a09      	ldr	r2, [pc, #36]	@ (80051ac <FLASH_FlushCaches+0x84>)
 8005186:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800518a:	6013      	str	r3, [r2, #0]
 800518c:	4b07      	ldr	r3, [pc, #28]	@ (80051ac <FLASH_FlushCaches+0x84>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a06      	ldr	r2, [pc, #24]	@ (80051ac <FLASH_FlushCaches+0x84>)
 8005192:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005196:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005198:	4b04      	ldr	r3, [pc, #16]	@ (80051ac <FLASH_FlushCaches+0x84>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a03      	ldr	r2, [pc, #12]	@ (80051ac <FLASH_FlushCaches+0x84>)
 800519e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80051a2:	6013      	str	r3, [r2, #0]
  }
#endif
}
 80051a4:	bf00      	nop
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bc80      	pop	{r7}
 80051aa:	4770      	bx	lr
 80051ac:	58004000 	.word	0x58004000

080051b0 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 80051b0:	b480      	push	{r7}
 80051b2:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80051b4:	4b05      	ldr	r3, [pc, #20]	@ (80051cc <FLASH_AcknowledgePageErase+0x1c>)
 80051b6:	695b      	ldr	r3, [r3, #20]
 80051b8:	4a04      	ldr	r2, [pc, #16]	@ (80051cc <FLASH_AcknowledgePageErase+0x1c>)
 80051ba:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 80051be:	f023 0302 	bic.w	r3, r3, #2
 80051c2:	6153      	str	r3, [r2, #20]
#endif
}
 80051c4:	bf00      	nop
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bc80      	pop	{r7}
 80051ca:	4770      	bx	lr
 80051cc:	58004000 	.word	0x58004000

080051d0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b087      	sub	sp, #28
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80051da:	2300      	movs	r3, #0
 80051dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80051de:	e140      	b.n	8005462 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	2101      	movs	r1, #1
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	fa01 f303 	lsl.w	r3, r1, r3
 80051ec:	4013      	ands	r3, r2
 80051ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	f000 8132 	beq.w	800545c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	f003 0303 	and.w	r3, r3, #3
 8005200:	2b01      	cmp	r3, #1
 8005202:	d005      	beq.n	8005210 <HAL_GPIO_Init+0x40>
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	f003 0303 	and.w	r3, r3, #3
 800520c:	2b02      	cmp	r3, #2
 800520e:	d130      	bne.n	8005272 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	005b      	lsls	r3, r3, #1
 800521a:	2203      	movs	r2, #3
 800521c:	fa02 f303 	lsl.w	r3, r2, r3
 8005220:	43db      	mvns	r3, r3
 8005222:	693a      	ldr	r2, [r7, #16]
 8005224:	4013      	ands	r3, r2
 8005226:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	68da      	ldr	r2, [r3, #12]
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	005b      	lsls	r3, r3, #1
 8005230:	fa02 f303 	lsl.w	r3, r2, r3
 8005234:	693a      	ldr	r2, [r7, #16]
 8005236:	4313      	orrs	r3, r2
 8005238:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	693a      	ldr	r2, [r7, #16]
 800523e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005246:	2201      	movs	r2, #1
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	fa02 f303 	lsl.w	r3, r2, r3
 800524e:	43db      	mvns	r3, r3
 8005250:	693a      	ldr	r2, [r7, #16]
 8005252:	4013      	ands	r3, r2
 8005254:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	091b      	lsrs	r3, r3, #4
 800525c:	f003 0201 	and.w	r2, r3, #1
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	fa02 f303 	lsl.w	r3, r2, r3
 8005266:	693a      	ldr	r2, [r7, #16]
 8005268:	4313      	orrs	r3, r2
 800526a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	693a      	ldr	r2, [r7, #16]
 8005270:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	f003 0303 	and.w	r3, r3, #3
 800527a:	2b03      	cmp	r3, #3
 800527c:	d017      	beq.n	80052ae <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	68db      	ldr	r3, [r3, #12]
 8005282:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	005b      	lsls	r3, r3, #1
 8005288:	2203      	movs	r2, #3
 800528a:	fa02 f303 	lsl.w	r3, r2, r3
 800528e:	43db      	mvns	r3, r3
 8005290:	693a      	ldr	r2, [r7, #16]
 8005292:	4013      	ands	r3, r2
 8005294:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	689a      	ldr	r2, [r3, #8]
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	005b      	lsls	r3, r3, #1
 800529e:	fa02 f303 	lsl.w	r3, r2, r3
 80052a2:	693a      	ldr	r2, [r7, #16]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	693a      	ldr	r2, [r7, #16]
 80052ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	f003 0303 	and.w	r3, r3, #3
 80052b6:	2b02      	cmp	r3, #2
 80052b8:	d123      	bne.n	8005302 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	08da      	lsrs	r2, r3, #3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	3208      	adds	r2, #8
 80052c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	f003 0307 	and.w	r3, r3, #7
 80052ce:	009b      	lsls	r3, r3, #2
 80052d0:	220f      	movs	r2, #15
 80052d2:	fa02 f303 	lsl.w	r3, r2, r3
 80052d6:	43db      	mvns	r3, r3
 80052d8:	693a      	ldr	r2, [r7, #16]
 80052da:	4013      	ands	r3, r2
 80052dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	691a      	ldr	r2, [r3, #16]
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	f003 0307 	and.w	r3, r3, #7
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	fa02 f303 	lsl.w	r3, r2, r3
 80052ee:	693a      	ldr	r2, [r7, #16]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	08da      	lsrs	r2, r3, #3
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	3208      	adds	r2, #8
 80052fc:	6939      	ldr	r1, [r7, #16]
 80052fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	005b      	lsls	r3, r3, #1
 800530c:	2203      	movs	r2, #3
 800530e:	fa02 f303 	lsl.w	r3, r2, r3
 8005312:	43db      	mvns	r3, r3
 8005314:	693a      	ldr	r2, [r7, #16]
 8005316:	4013      	ands	r3, r2
 8005318:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	f003 0203 	and.w	r2, r3, #3
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	005b      	lsls	r3, r3, #1
 8005326:	fa02 f303 	lsl.w	r3, r2, r3
 800532a:	693a      	ldr	r2, [r7, #16]
 800532c:	4313      	orrs	r3, r2
 800532e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	693a      	ldr	r2, [r7, #16]
 8005334:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800533e:	2b00      	cmp	r3, #0
 8005340:	f000 808c 	beq.w	800545c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8005344:	4a4e      	ldr	r2, [pc, #312]	@ (8005480 <HAL_GPIO_Init+0x2b0>)
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	089b      	lsrs	r3, r3, #2
 800534a:	3302      	adds	r3, #2
 800534c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005350:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	f003 0303 	and.w	r3, r3, #3
 8005358:	009b      	lsls	r3, r3, #2
 800535a:	2207      	movs	r2, #7
 800535c:	fa02 f303 	lsl.w	r3, r2, r3
 8005360:	43db      	mvns	r3, r3
 8005362:	693a      	ldr	r2, [r7, #16]
 8005364:	4013      	ands	r3, r2
 8005366:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800536e:	d00d      	beq.n	800538c <HAL_GPIO_Init+0x1bc>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4a44      	ldr	r2, [pc, #272]	@ (8005484 <HAL_GPIO_Init+0x2b4>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d007      	beq.n	8005388 <HAL_GPIO_Init+0x1b8>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a43      	ldr	r2, [pc, #268]	@ (8005488 <HAL_GPIO_Init+0x2b8>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d101      	bne.n	8005384 <HAL_GPIO_Init+0x1b4>
 8005380:	2302      	movs	r3, #2
 8005382:	e004      	b.n	800538e <HAL_GPIO_Init+0x1be>
 8005384:	2307      	movs	r3, #7
 8005386:	e002      	b.n	800538e <HAL_GPIO_Init+0x1be>
 8005388:	2301      	movs	r3, #1
 800538a:	e000      	b.n	800538e <HAL_GPIO_Init+0x1be>
 800538c:	2300      	movs	r3, #0
 800538e:	697a      	ldr	r2, [r7, #20]
 8005390:	f002 0203 	and.w	r2, r2, #3
 8005394:	0092      	lsls	r2, r2, #2
 8005396:	4093      	lsls	r3, r2
 8005398:	693a      	ldr	r2, [r7, #16]
 800539a:	4313      	orrs	r3, r2
 800539c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800539e:	4938      	ldr	r1, [pc, #224]	@ (8005480 <HAL_GPIO_Init+0x2b0>)
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	089b      	lsrs	r3, r3, #2
 80053a4:	3302      	adds	r3, #2
 80053a6:	693a      	ldr	r2, [r7, #16]
 80053a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80053ac:	4b37      	ldr	r3, [pc, #220]	@ (800548c <HAL_GPIO_Init+0x2bc>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	43db      	mvns	r3, r3
 80053b6:	693a      	ldr	r2, [r7, #16]
 80053b8:	4013      	ands	r3, r2
 80053ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d003      	beq.n	80053d0 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 80053c8:	693a      	ldr	r2, [r7, #16]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	4313      	orrs	r3, r2
 80053ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80053d0:	4a2e      	ldr	r2, [pc, #184]	@ (800548c <HAL_GPIO_Init+0x2bc>)
 80053d2:	693b      	ldr	r3, [r7, #16]
 80053d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80053d6:	4b2d      	ldr	r3, [pc, #180]	@ (800548c <HAL_GPIO_Init+0x2bc>)
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	43db      	mvns	r3, r3
 80053e0:	693a      	ldr	r2, [r7, #16]
 80053e2:	4013      	ands	r3, r2
 80053e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d003      	beq.n	80053fa <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 80053f2:	693a      	ldr	r2, [r7, #16]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80053fa:	4a24      	ldr	r2, [pc, #144]	@ (800548c <HAL_GPIO_Init+0x2bc>)
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8005400:	4b22      	ldr	r3, [pc, #136]	@ (800548c <HAL_GPIO_Init+0x2bc>)
 8005402:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005406:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	43db      	mvns	r3, r3
 800540c:	693a      	ldr	r2, [r7, #16]
 800540e:	4013      	ands	r3, r2
 8005410:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800541a:	2b00      	cmp	r3, #0
 800541c:	d003      	beq.n	8005426 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 800541e:	693a      	ldr	r2, [r7, #16]
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	4313      	orrs	r3, r2
 8005424:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8005426:	4a19      	ldr	r2, [pc, #100]	@ (800548c <HAL_GPIO_Init+0x2bc>)
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 800542e:	4b17      	ldr	r3, [pc, #92]	@ (800548c <HAL_GPIO_Init+0x2bc>)
 8005430:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005434:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	43db      	mvns	r3, r3
 800543a:	693a      	ldr	r2, [r7, #16]
 800543c:	4013      	ands	r3, r2
 800543e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005448:	2b00      	cmp	r3, #0
 800544a:	d003      	beq.n	8005454 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800544c:	693a      	ldr	r2, [r7, #16]
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	4313      	orrs	r3, r2
 8005452:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8005454:	4a0d      	ldr	r2, [pc, #52]	@ (800548c <HAL_GPIO_Init+0x2bc>)
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	3301      	adds	r3, #1
 8005460:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	fa22 f303 	lsr.w	r3, r2, r3
 800546c:	2b00      	cmp	r3, #0
 800546e:	f47f aeb7 	bne.w	80051e0 <HAL_GPIO_Init+0x10>
  }
}
 8005472:	bf00      	nop
 8005474:	bf00      	nop
 8005476:	371c      	adds	r7, #28
 8005478:	46bd      	mov	sp, r7
 800547a:	bc80      	pop	{r7}
 800547c:	4770      	bx	lr
 800547e:	bf00      	nop
 8005480:	40010000 	.word	0x40010000
 8005484:	48000400 	.word	0x48000400
 8005488:	48000800 	.word	0x48000800
 800548c:	58000800 	.word	0x58000800

08005490 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005490:	b480      	push	{r7}
 8005492:	b087      	sub	sp, #28
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800549a:	2300      	movs	r3, #0
 800549c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800549e:	e0af      	b.n	8005600 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80054a0:	2201      	movs	r2, #1
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	fa02 f303 	lsl.w	r3, r2, r3
 80054a8:	683a      	ldr	r2, [r7, #0]
 80054aa:	4013      	ands	r3, r2
 80054ac:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	f000 80a2 	beq.w	80055fa <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80054b6:	4a59      	ldr	r2, [pc, #356]	@ (800561c <HAL_GPIO_DeInit+0x18c>)
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	089b      	lsrs	r3, r3, #2
 80054bc:	3302      	adds	r3, #2
 80054be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054c2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	f003 0303 	and.w	r3, r3, #3
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	2207      	movs	r2, #7
 80054ce:	fa02 f303 	lsl.w	r3, r2, r3
 80054d2:	68fa      	ldr	r2, [r7, #12]
 80054d4:	4013      	ands	r3, r2
 80054d6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80054de:	d00d      	beq.n	80054fc <HAL_GPIO_DeInit+0x6c>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	4a4f      	ldr	r2, [pc, #316]	@ (8005620 <HAL_GPIO_DeInit+0x190>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d007      	beq.n	80054f8 <HAL_GPIO_DeInit+0x68>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	4a4e      	ldr	r2, [pc, #312]	@ (8005624 <HAL_GPIO_DeInit+0x194>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d101      	bne.n	80054f4 <HAL_GPIO_DeInit+0x64>
 80054f0:	2302      	movs	r3, #2
 80054f2:	e004      	b.n	80054fe <HAL_GPIO_DeInit+0x6e>
 80054f4:	2307      	movs	r3, #7
 80054f6:	e002      	b.n	80054fe <HAL_GPIO_DeInit+0x6e>
 80054f8:	2301      	movs	r3, #1
 80054fa:	e000      	b.n	80054fe <HAL_GPIO_DeInit+0x6e>
 80054fc:	2300      	movs	r3, #0
 80054fe:	697a      	ldr	r2, [r7, #20]
 8005500:	f002 0203 	and.w	r2, r2, #3
 8005504:	0092      	lsls	r2, r2, #2
 8005506:	4093      	lsls	r3, r2
 8005508:	68fa      	ldr	r2, [r7, #12]
 800550a:	429a      	cmp	r2, r3
 800550c:	d136      	bne.n	800557c <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 800550e:	4b46      	ldr	r3, [pc, #280]	@ (8005628 <HAL_GPIO_DeInit+0x198>)
 8005510:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	43db      	mvns	r3, r3
 8005518:	4943      	ldr	r1, [pc, #268]	@ (8005628 <HAL_GPIO_DeInit+0x198>)
 800551a:	4013      	ands	r3, r2
 800551c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8005520:	4b41      	ldr	r3, [pc, #260]	@ (8005628 <HAL_GPIO_DeInit+0x198>)
 8005522:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	43db      	mvns	r3, r3
 800552a:	493f      	ldr	r1, [pc, #252]	@ (8005628 <HAL_GPIO_DeInit+0x198>)
 800552c:	4013      	ands	r3, r2
 800552e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8005532:	4b3d      	ldr	r3, [pc, #244]	@ (8005628 <HAL_GPIO_DeInit+0x198>)
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	43db      	mvns	r3, r3
 800553a:	493b      	ldr	r1, [pc, #236]	@ (8005628 <HAL_GPIO_DeInit+0x198>)
 800553c:	4013      	ands	r3, r2
 800553e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8005540:	4b39      	ldr	r3, [pc, #228]	@ (8005628 <HAL_GPIO_DeInit+0x198>)
 8005542:	685a      	ldr	r2, [r3, #4]
 8005544:	693b      	ldr	r3, [r7, #16]
 8005546:	43db      	mvns	r3, r3
 8005548:	4937      	ldr	r1, [pc, #220]	@ (8005628 <HAL_GPIO_DeInit+0x198>)
 800554a:	4013      	ands	r3, r2
 800554c:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	f003 0303 	and.w	r3, r3, #3
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	2207      	movs	r2, #7
 8005558:	fa02 f303 	lsl.w	r3, r2, r3
 800555c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800555e:	4a2f      	ldr	r2, [pc, #188]	@ (800561c <HAL_GPIO_DeInit+0x18c>)
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	089b      	lsrs	r3, r3, #2
 8005564:	3302      	adds	r3, #2
 8005566:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	43da      	mvns	r2, r3
 800556e:	482b      	ldr	r0, [pc, #172]	@ (800561c <HAL_GPIO_DeInit+0x18c>)
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	089b      	lsrs	r3, r3, #2
 8005574:	400a      	ands	r2, r1
 8005576:	3302      	adds	r3, #2
 8005578:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	005b      	lsls	r3, r3, #1
 8005584:	2103      	movs	r1, #3
 8005586:	fa01 f303 	lsl.w	r3, r1, r3
 800558a:	431a      	orrs	r2, r3
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	08da      	lsrs	r2, r3, #3
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	3208      	adds	r2, #8
 8005598:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	f003 0307 	and.w	r3, r3, #7
 80055a2:	009b      	lsls	r3, r3, #2
 80055a4:	220f      	movs	r2, #15
 80055a6:	fa02 f303 	lsl.w	r3, r2, r3
 80055aa:	43db      	mvns	r3, r3
 80055ac:	697a      	ldr	r2, [r7, #20]
 80055ae:	08d2      	lsrs	r2, r2, #3
 80055b0:	4019      	ands	r1, r3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	3208      	adds	r2, #8
 80055b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	689a      	ldr	r2, [r3, #8]
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	005b      	lsls	r3, r3, #1
 80055c2:	2103      	movs	r1, #3
 80055c4:	fa01 f303 	lsl.w	r3, r1, r3
 80055c8:	43db      	mvns	r3, r3
 80055ca:	401a      	ands	r2, r3
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	685a      	ldr	r2, [r3, #4]
 80055d4:	2101      	movs	r1, #1
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	fa01 f303 	lsl.w	r3, r1, r3
 80055dc:	43db      	mvns	r3, r3
 80055de:	401a      	ands	r2, r3
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	68da      	ldr	r2, [r3, #12]
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	005b      	lsls	r3, r3, #1
 80055ec:	2103      	movs	r1, #3
 80055ee:	fa01 f303 	lsl.w	r3, r1, r3
 80055f2:	43db      	mvns	r3, r3
 80055f4:	401a      	ands	r2, r3
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	60da      	str	r2, [r3, #12]
    }

    position++;
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	3301      	adds	r3, #1
 80055fe:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005600:	683a      	ldr	r2, [r7, #0]
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	fa22 f303 	lsr.w	r3, r2, r3
 8005608:	2b00      	cmp	r3, #0
 800560a:	f47f af49 	bne.w	80054a0 <HAL_GPIO_DeInit+0x10>
  }
}
 800560e:	bf00      	nop
 8005610:	bf00      	nop
 8005612:	371c      	adds	r7, #28
 8005614:	46bd      	mov	sp, r7
 8005616:	bc80      	pop	{r7}
 8005618:	4770      	bx	lr
 800561a:	bf00      	nop
 800561c:	40010000 	.word	0x40010000
 8005620:	48000400 	.word	0x48000400
 8005624:	48000800 	.word	0x48000800
 8005628:	58000800 	.word	0x58000800

0800562c <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800562c:	b480      	push	{r7}
 800562e:	b085      	sub	sp, #20
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	460b      	mov	r3, r1
 8005636:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	691a      	ldr	r2, [r3, #16]
 800563c:	887b      	ldrh	r3, [r7, #2]
 800563e:	4013      	ands	r3, r2
 8005640:	2b00      	cmp	r3, #0
 8005642:	d002      	beq.n	800564a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005644:	2301      	movs	r3, #1
 8005646:	73fb      	strb	r3, [r7, #15]
 8005648:	e001      	b.n	800564e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800564a:	2300      	movs	r3, #0
 800564c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800564e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005650:	4618      	mov	r0, r3
 8005652:	3714      	adds	r7, #20
 8005654:	46bd      	mov	sp, r7
 8005656:	bc80      	pop	{r7}
 8005658:	4770      	bx	lr

0800565a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800565a:	b480      	push	{r7}
 800565c:	b083      	sub	sp, #12
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
 8005662:	460b      	mov	r3, r1
 8005664:	807b      	strh	r3, [r7, #2]
 8005666:	4613      	mov	r3, r2
 8005668:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800566a:	787b      	ldrb	r3, [r7, #1]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d003      	beq.n	8005678 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005670:	887a      	ldrh	r2, [r7, #2]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005676:	e002      	b.n	800567e <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005678:	887a      	ldrh	r2, [r7, #2]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800567e:	bf00      	nop
 8005680:	370c      	adds	r7, #12
 8005682:	46bd      	mov	sp, r7
 8005684:	bc80      	pop	{r7}
 8005686:	4770      	bx	lr

08005688 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b082      	sub	sp, #8
 800568c:	af00      	add	r7, sp, #0
 800568e:	4603      	mov	r3, r0
 8005690:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005692:	4b08      	ldr	r3, [pc, #32]	@ (80056b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005694:	68da      	ldr	r2, [r3, #12]
 8005696:	88fb      	ldrh	r3, [r7, #6]
 8005698:	4013      	ands	r3, r2
 800569a:	2b00      	cmp	r3, #0
 800569c:	d006      	beq.n	80056ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800569e:	4a05      	ldr	r2, [pc, #20]	@ (80056b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80056a0:	88fb      	ldrh	r3, [r7, #6]
 80056a2:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80056a4:	88fb      	ldrh	r3, [r7, #6]
 80056a6:	4618      	mov	r0, r3
 80056a8:	f004 fed0 	bl	800a44c <HAL_GPIO_EXTI_Callback>
  }
}
 80056ac:	bf00      	nop
 80056ae:	3708      	adds	r7, #8
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}
 80056b4:	58000800 	.word	0x58000800

080056b8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80056b8:	b480      	push	{r7}
 80056ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80056bc:	4b04      	ldr	r3, [pc, #16]	@ (80056d0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4a03      	ldr	r2, [pc, #12]	@ (80056d0 <HAL_PWR_EnableBkUpAccess+0x18>)
 80056c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056c6:	6013      	str	r3, [r2, #0]
}
 80056c8:	bf00      	nop
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bc80      	pop	{r7}
 80056ce:	4770      	bx	lr
 80056d0:	58000400 	.word	0x58000400

080056d4 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b082      	sub	sp, #8
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	460b      	mov	r3, r1
 80056de:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d10c      	bne.n	8005700 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80056e6:	4b13      	ldr	r3, [pc, #76]	@ (8005734 <HAL_PWR_EnterSLEEPMode+0x60>)
 80056e8:	695b      	ldr	r3, [r3, #20]
 80056ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056f2:	d10d      	bne.n	8005710 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 80056f4:	f000 f83c 	bl	8005770 <HAL_PWREx_DisableLowPowerRunMode>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d008      	beq.n	8005710 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 80056fe:	e015      	b.n	800572c <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8005700:	4b0c      	ldr	r3, [pc, #48]	@ (8005734 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005702:	695b      	ldr	r3, [r3, #20]
 8005704:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005708:	2b00      	cmp	r3, #0
 800570a:	d101      	bne.n	8005710 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 800570c:	f000 f822 	bl	8005754 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005710:	4b09      	ldr	r3, [pc, #36]	@ (8005738 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005712:	691b      	ldr	r3, [r3, #16]
 8005714:	4a08      	ldr	r2, [pc, #32]	@ (8005738 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005716:	f023 0304 	bic.w	r3, r3, #4
 800571a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800571c:	78fb      	ldrb	r3, [r7, #3]
 800571e:	2b01      	cmp	r3, #1
 8005720:	d101      	bne.n	8005726 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005722:	bf30      	wfi
 8005724:	e002      	b.n	800572c <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005726:	bf40      	sev
    __WFE();
 8005728:	bf20      	wfe
    __WFE();
 800572a:	bf20      	wfe
  }
}
 800572c:	3708      	adds	r7, #8
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
 8005732:	bf00      	nop
 8005734:	58000400 	.word	0x58000400
 8005738:	e000ed00 	.word	0xe000ed00

0800573c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800573c:	b480      	push	{r7}
 800573e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005740:	4b03      	ldr	r3, [pc, #12]	@ (8005750 <HAL_PWREx_GetVoltageRange+0x14>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8005748:	4618      	mov	r0, r3
 800574a:	46bd      	mov	sp, r7
 800574c:	bc80      	pop	{r7}
 800574e:	4770      	bx	lr
 8005750:	58000400 	.word	0x58000400

08005754 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8005754:	b480      	push	{r7}
 8005756:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8005758:	4b04      	ldr	r3, [pc, #16]	@ (800576c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a03      	ldr	r2, [pc, #12]	@ (800576c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 800575e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005762:	6013      	str	r3, [r2, #0]
}
 8005764:	bf00      	nop
 8005766:	46bd      	mov	sp, r7
 8005768:	bc80      	pop	{r7}
 800576a:	4770      	bx	lr
 800576c:	58000400 	.word	0x58000400

08005770 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8005770:	b480      	push	{r7}
 8005772:	b083      	sub	sp, #12
 8005774:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8005776:	4b16      	ldr	r3, [pc, #88]	@ (80057d0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a15      	ldr	r2, [pc, #84]	@ (80057d0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800577c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005780:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8005782:	4b14      	ldr	r3, [pc, #80]	@ (80057d4 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	2232      	movs	r2, #50	@ 0x32
 8005788:	fb02 f303 	mul.w	r3, r2, r3
 800578c:	4a12      	ldr	r2, [pc, #72]	@ (80057d8 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 800578e:	fba2 2303 	umull	r2, r3, r2, r3
 8005792:	0c9b      	lsrs	r3, r3, #18
 8005794:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005796:	e002      	b.n	800579e <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	3b01      	subs	r3, #1
 800579c:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800579e:	4b0c      	ldr	r3, [pc, #48]	@ (80057d0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80057a0:	695b      	ldr	r3, [r3, #20]
 80057a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057aa:	d102      	bne.n	80057b2 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d1f2      	bne.n	8005798 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80057b2:	4b07      	ldr	r3, [pc, #28]	@ (80057d0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80057b4:	695b      	ldr	r3, [r3, #20]
 80057b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057be:	d101      	bne.n	80057c4 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 80057c0:	2303      	movs	r3, #3
 80057c2:	e000      	b.n	80057c6 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	370c      	adds	r7, #12
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bc80      	pop	{r7}
 80057ce:	4770      	bx	lr
 80057d0:	58000400 	.word	0x58000400
 80057d4:	20000000 	.word	0x20000000
 80057d8:	431bde83 	.word	0x431bde83

080057dc <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	4603      	mov	r3, r0
 80057e4:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 80057e6:	4b10      	ldr	r3, [pc, #64]	@ (8005828 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f023 0307 	bic.w	r3, r3, #7
 80057ee:	4a0e      	ldr	r2, [pc, #56]	@ (8005828 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 80057f0:	f043 0302 	orr.w	r3, r3, #2
 80057f4:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80057f6:	4b0d      	ldr	r3, [pc, #52]	@ (800582c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 80057f8:	691b      	ldr	r3, [r3, #16]
 80057fa:	4a0c      	ldr	r2, [pc, #48]	@ (800582c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 80057fc:	f043 0304 	orr.w	r3, r3, #4
 8005800:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8005802:	79fb      	ldrb	r3, [r7, #7]
 8005804:	2b01      	cmp	r3, #1
 8005806:	d101      	bne.n	800580c <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005808:	bf30      	wfi
 800580a:	e002      	b.n	8005812 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800580c:	bf40      	sev
    __WFE();
 800580e:	bf20      	wfe
    __WFE();
 8005810:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005812:	4b06      	ldr	r3, [pc, #24]	@ (800582c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005814:	691b      	ldr	r3, [r3, #16]
 8005816:	4a05      	ldr	r2, [pc, #20]	@ (800582c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005818:	f023 0304 	bic.w	r3, r3, #4
 800581c:	6113      	str	r3, [r2, #16]
}
 800581e:	bf00      	nop
 8005820:	370c      	adds	r7, #12
 8005822:	46bd      	mov	sp, r7
 8005824:	bc80      	pop	{r7}
 8005826:	4770      	bx	lr
 8005828:	58000400 	.word	0x58000400
 800582c:	e000ed00 	.word	0xe000ed00

08005830 <LL_PWR_IsEnabledBkUpAccess>:
{
 8005830:	b480      	push	{r7}
 8005832:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005834:	4b06      	ldr	r3, [pc, #24]	@ (8005850 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800583c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005840:	d101      	bne.n	8005846 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8005842:	2301      	movs	r3, #1
 8005844:	e000      	b.n	8005848 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8005846:	2300      	movs	r3, #0
}
 8005848:	4618      	mov	r0, r3
 800584a:	46bd      	mov	sp, r7
 800584c:	bc80      	pop	{r7}
 800584e:	4770      	bx	lr
 8005850:	58000400 	.word	0x58000400

08005854 <LL_RCC_HSE_EnableTcxo>:
{
 8005854:	b480      	push	{r7}
 8005856:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005858:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005862:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005866:	6013      	str	r3, [r2, #0]
}
 8005868:	bf00      	nop
 800586a:	46bd      	mov	sp, r7
 800586c:	bc80      	pop	{r7}
 800586e:	4770      	bx	lr

08005870 <LL_RCC_HSE_DisableTcxo>:
{
 8005870:	b480      	push	{r7}
 8005872:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005874:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800587e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005882:	6013      	str	r3, [r2, #0]
}
 8005884:	bf00      	nop
 8005886:	46bd      	mov	sp, r7
 8005888:	bc80      	pop	{r7}
 800588a:	4770      	bx	lr

0800588c <LL_RCC_HSE_IsEnabledDiv2>:
{
 800588c:	b480      	push	{r7}
 800588e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005890:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800589a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800589e:	d101      	bne.n	80058a4 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80058a0:	2301      	movs	r3, #1
 80058a2:	e000      	b.n	80058a6 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80058a4:	2300      	movs	r3, #0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bc80      	pop	{r7}
 80058ac:	4770      	bx	lr

080058ae <LL_RCC_HSE_Enable>:
{
 80058ae:	b480      	push	{r7}
 80058b0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80058b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80058bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058c0:	6013      	str	r3, [r2, #0]
}
 80058c2:	bf00      	nop
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bc80      	pop	{r7}
 80058c8:	4770      	bx	lr

080058ca <LL_RCC_HSE_Disable>:
{
 80058ca:	b480      	push	{r7}
 80058cc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80058ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80058d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058dc:	6013      	str	r3, [r2, #0]
}
 80058de:	bf00      	nop
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bc80      	pop	{r7}
 80058e4:	4770      	bx	lr

080058e6 <LL_RCC_HSE_IsReady>:
{
 80058e6:	b480      	push	{r7}
 80058e8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80058ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80058f8:	d101      	bne.n	80058fe <LL_RCC_HSE_IsReady+0x18>
 80058fa:	2301      	movs	r3, #1
 80058fc:	e000      	b.n	8005900 <LL_RCC_HSE_IsReady+0x1a>
 80058fe:	2300      	movs	r3, #0
}
 8005900:	4618      	mov	r0, r3
 8005902:	46bd      	mov	sp, r7
 8005904:	bc80      	pop	{r7}
 8005906:	4770      	bx	lr

08005908 <LL_RCC_HSI_Enable>:
{
 8005908:	b480      	push	{r7}
 800590a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800590c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005916:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800591a:	6013      	str	r3, [r2, #0]
}
 800591c:	bf00      	nop
 800591e:	46bd      	mov	sp, r7
 8005920:	bc80      	pop	{r7}
 8005922:	4770      	bx	lr

08005924 <LL_RCC_HSI_Disable>:
{
 8005924:	b480      	push	{r7}
 8005926:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005928:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005932:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005936:	6013      	str	r3, [r2, #0]
}
 8005938:	bf00      	nop
 800593a:	46bd      	mov	sp, r7
 800593c:	bc80      	pop	{r7}
 800593e:	4770      	bx	lr

08005940 <LL_RCC_HSI_IsReady>:
{
 8005940:	b480      	push	{r7}
 8005942:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005944:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800594e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005952:	d101      	bne.n	8005958 <LL_RCC_HSI_IsReady+0x18>
 8005954:	2301      	movs	r3, #1
 8005956:	e000      	b.n	800595a <LL_RCC_HSI_IsReady+0x1a>
 8005958:	2300      	movs	r3, #0
}
 800595a:	4618      	mov	r0, r3
 800595c:	46bd      	mov	sp, r7
 800595e:	bc80      	pop	{r7}
 8005960:	4770      	bx	lr

08005962 <LL_RCC_HSI_SetCalibTrimming>:
{
 8005962:	b480      	push	{r7}
 8005964:	b083      	sub	sp, #12
 8005966:	af00      	add	r7, sp, #0
 8005968:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800596a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	061b      	lsls	r3, r3, #24
 8005978:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800597c:	4313      	orrs	r3, r2
 800597e:	604b      	str	r3, [r1, #4]
}
 8005980:	bf00      	nop
 8005982:	370c      	adds	r7, #12
 8005984:	46bd      	mov	sp, r7
 8005986:	bc80      	pop	{r7}
 8005988:	4770      	bx	lr

0800598a <LL_RCC_LSE_IsReady>:
{
 800598a:	b480      	push	{r7}
 800598c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800598e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005996:	f003 0302 	and.w	r3, r3, #2
 800599a:	2b02      	cmp	r3, #2
 800599c:	d101      	bne.n	80059a2 <LL_RCC_LSE_IsReady+0x18>
 800599e:	2301      	movs	r3, #1
 80059a0:	e000      	b.n	80059a4 <LL_RCC_LSE_IsReady+0x1a>
 80059a2:	2300      	movs	r3, #0
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bc80      	pop	{r7}
 80059aa:	4770      	bx	lr

080059ac <LL_RCC_LSI_Enable>:
{
 80059ac:	b480      	push	{r7}
 80059ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80059b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80059bc:	f043 0301 	orr.w	r3, r3, #1
 80059c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80059c4:	bf00      	nop
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bc80      	pop	{r7}
 80059ca:	4770      	bx	lr

080059cc <LL_RCC_LSI_Disable>:
{
 80059cc:	b480      	push	{r7}
 80059ce:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80059d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80059dc:	f023 0301 	bic.w	r3, r3, #1
 80059e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80059e4:	bf00      	nop
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bc80      	pop	{r7}
 80059ea:	4770      	bx	lr

080059ec <LL_RCC_LSI_IsReady>:
{
 80059ec:	b480      	push	{r7}
 80059ee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 80059f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059f8:	f003 0302 	and.w	r3, r3, #2
 80059fc:	2b02      	cmp	r3, #2
 80059fe:	d101      	bne.n	8005a04 <LL_RCC_LSI_IsReady+0x18>
 8005a00:	2301      	movs	r3, #1
 8005a02:	e000      	b.n	8005a06 <LL_RCC_LSI_IsReady+0x1a>
 8005a04:	2300      	movs	r3, #0
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bc80      	pop	{r7}
 8005a0c:	4770      	bx	lr

08005a0e <LL_RCC_MSI_Enable>:
{
 8005a0e:	b480      	push	{r7}
 8005a10:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005a12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a1c:	f043 0301 	orr.w	r3, r3, #1
 8005a20:	6013      	str	r3, [r2, #0]
}
 8005a22:	bf00      	nop
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bc80      	pop	{r7}
 8005a28:	4770      	bx	lr

08005a2a <LL_RCC_MSI_Disable>:
{
 8005a2a:	b480      	push	{r7}
 8005a2c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005a2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a38:	f023 0301 	bic.w	r3, r3, #1
 8005a3c:	6013      	str	r3, [r2, #0]
}
 8005a3e:	bf00      	nop
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bc80      	pop	{r7}
 8005a44:	4770      	bx	lr

08005a46 <LL_RCC_MSI_IsReady>:
{
 8005a46:	b480      	push	{r7}
 8005a48:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005a4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 0302 	and.w	r3, r3, #2
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	d101      	bne.n	8005a5c <LL_RCC_MSI_IsReady+0x16>
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e000      	b.n	8005a5e <LL_RCC_MSI_IsReady+0x18>
 8005a5c:	2300      	movs	r3, #0
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bc80      	pop	{r7}
 8005a64:	4770      	bx	lr

08005a66 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8005a66:	b480      	push	{r7}
 8005a68:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8005a6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 0308 	and.w	r3, r3, #8
 8005a74:	2b08      	cmp	r3, #8
 8005a76:	d101      	bne.n	8005a7c <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e000      	b.n	8005a7e <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8005a7c:	2300      	movs	r3, #0
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bc80      	pop	{r7}
 8005a84:	4770      	bx	lr

08005a86 <LL_RCC_MSI_GetRange>:
{
 8005a86:	b480      	push	{r7}
 8005a88:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8005a8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bc80      	pop	{r7}
 8005a9a:	4770      	bx	lr

08005a9c <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8005aa0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005aa4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005aa8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bc80      	pop	{r7}
 8005ab2:	4770      	bx	lr

08005ab4 <LL_RCC_MSI_SetCalibTrimming>:
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b083      	sub	sp, #12
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005abc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	021b      	lsls	r3, r3, #8
 8005aca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	604b      	str	r3, [r1, #4]
}
 8005ad2:	bf00      	nop
 8005ad4:	370c      	adds	r7, #12
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bc80      	pop	{r7}
 8005ada:	4770      	bx	lr

08005adc <LL_RCC_SetSysClkSource>:
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005ae4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f023 0203 	bic.w	r2, r3, #3
 8005aee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4313      	orrs	r3, r2
 8005af6:	608b      	str	r3, [r1, #8]
}
 8005af8:	bf00      	nop
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bc80      	pop	{r7}
 8005b00:	4770      	bx	lr

08005b02 <LL_RCC_GetSysClkSource>:
{
 8005b02:	b480      	push	{r7}
 8005b04:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005b06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	f003 030c 	and.w	r3, r3, #12
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bc80      	pop	{r7}
 8005b16:	4770      	bx	lr

08005b18 <LL_RCC_SetAHBPrescaler>:
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b083      	sub	sp, #12
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005b20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	608b      	str	r3, [r1, #8]
}
 8005b34:	bf00      	nop
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bc80      	pop	{r7}
 8005b3c:	4770      	bx	lr

08005b3e <LL_RCC_SetAHB3Prescaler>:
{
 8005b3e:	b480      	push	{r7}
 8005b40:	b083      	sub	sp, #12
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005b46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b4a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005b4e:	f023 020f 	bic.w	r2, r3, #15
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	091b      	lsrs	r3, r3, #4
 8005b56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8005b60:	bf00      	nop
 8005b62:	370c      	adds	r7, #12
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bc80      	pop	{r7}
 8005b68:	4770      	bx	lr

08005b6a <LL_RCC_SetAPB1Prescaler>:
{
 8005b6a:	b480      	push	{r7}
 8005b6c:	b083      	sub	sp, #12
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005b72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005b7c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	608b      	str	r3, [r1, #8]
}
 8005b86:	bf00      	nop
 8005b88:	370c      	adds	r7, #12
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bc80      	pop	{r7}
 8005b8e:	4770      	bx	lr

08005b90 <LL_RCC_SetAPB2Prescaler>:
{
 8005b90:	b480      	push	{r7}
 8005b92:	b083      	sub	sp, #12
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8005b98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005ba2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	608b      	str	r3, [r1, #8]
}
 8005bac:	bf00      	nop
 8005bae:	370c      	adds	r7, #12
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bc80      	pop	{r7}
 8005bb4:	4770      	bx	lr

08005bb6 <LL_RCC_GetAHBPrescaler>:
{
 8005bb6:	b480      	push	{r7}
 8005bb8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005bba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bc80      	pop	{r7}
 8005bca:	4770      	bx	lr

08005bcc <LL_RCC_GetAHB3Prescaler>:
{
 8005bcc:	b480      	push	{r7}
 8005bce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005bd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bd4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005bd8:	011b      	lsls	r3, r3, #4
 8005bda:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bc80      	pop	{r7}
 8005be4:	4770      	bx	lr

08005be6 <LL_RCC_GetAPB1Prescaler>:
{
 8005be6:	b480      	push	{r7}
 8005be8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005bea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bc80      	pop	{r7}
 8005bfa:	4770      	bx	lr

08005bfc <LL_RCC_GetAPB2Prescaler>:
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005c00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bc80      	pop	{r7}
 8005c10:	4770      	bx	lr

08005c12 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005c12:	b480      	push	{r7}
 8005c14:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005c16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c20:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c24:	6013      	str	r3, [r2, #0]
}
 8005c26:	bf00      	nop
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bc80      	pop	{r7}
 8005c2c:	4770      	bx	lr

08005c2e <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8005c2e:	b480      	push	{r7}
 8005c30:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005c32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c3c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c40:	6013      	str	r3, [r2, #0]
}
 8005c42:	bf00      	nop
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bc80      	pop	{r7}
 8005c48:	4770      	bx	lr

08005c4a <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005c4a:	b480      	push	{r7}
 8005c4c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005c4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c58:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005c5c:	d101      	bne.n	8005c62 <LL_RCC_PLL_IsReady+0x18>
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e000      	b.n	8005c64 <LL_RCC_PLL_IsReady+0x1a>
 8005c62:	2300      	movs	r3, #0
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bc80      	pop	{r7}
 8005c6a:	4770      	bx	lr

08005c6c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005c70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c74:	68db      	ldr	r3, [r3, #12]
 8005c76:	0a1b      	lsrs	r3, r3, #8
 8005c78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bc80      	pop	{r7}
 8005c82:	4770      	bx	lr

08005c84 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8005c84:	b480      	push	{r7}
 8005c86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8005c88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c8c:	68db      	ldr	r3, [r3, #12]
 8005c8e:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bc80      	pop	{r7}
 8005c98:	4770      	bx	lr

08005c9a <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8005c9a:	b480      	push	{r7}
 8005c9c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005c9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bc80      	pop	{r7}
 8005cae:	4770      	bx	lr

08005cb0 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005cb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cb8:	68db      	ldr	r3, [r3, #12]
 8005cba:	f003 0303 	and.w	r3, r3, #3
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bc80      	pop	{r7}
 8005cc4:	4770      	bx	lr

08005cc6 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8005cca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005cd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cd8:	d101      	bne.n	8005cde <LL_RCC_IsActiveFlag_HPRE+0x18>
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e000      	b.n	8005ce0 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8005cde:	2300      	movs	r3, #0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bc80      	pop	{r7}
 8005ce6:	4770      	bx	lr

08005ce8 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8005cec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cf0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005cf4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005cf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cfc:	d101      	bne.n	8005d02 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e000      	b.n	8005d04 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8005d02:	2300      	movs	r3, #0
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bc80      	pop	{r7}
 8005d0a:	4770      	bx	lr

08005d0c <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8005d10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d14:	689b      	ldr	r3, [r3, #8]
 8005d16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d1e:	d101      	bne.n	8005d24 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8005d20:	2301      	movs	r3, #1
 8005d22:	e000      	b.n	8005d26 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8005d24:	2300      	movs	r3, #0
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bc80      	pop	{r7}
 8005d2c:	4770      	bx	lr

08005d2e <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8005d2e:	b480      	push	{r7}
 8005d30:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8005d32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d3c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d40:	d101      	bne.n	8005d46 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8005d42:	2301      	movs	r3, #1
 8005d44:	e000      	b.n	8005d48 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8005d46:	2300      	movs	r3, #0
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bc80      	pop	{r7}
 8005d4e:	4770      	bx	lr

08005d50 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b088      	sub	sp, #32
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d101      	bne.n	8005d62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e38b      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d62:	f7ff fece 	bl	8005b02 <LL_RCC_GetSysClkSource>
 8005d66:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005d68:	f7ff ffa2 	bl	8005cb0 <LL_RCC_PLL_GetMainSource>
 8005d6c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f003 0320 	and.w	r3, r3, #32
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	f000 80c9 	beq.w	8005f0e <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005d7c:	69fb      	ldr	r3, [r7, #28]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d005      	beq.n	8005d8e <HAL_RCC_OscConfig+0x3e>
 8005d82:	69fb      	ldr	r3, [r7, #28]
 8005d84:	2b0c      	cmp	r3, #12
 8005d86:	d17b      	bne.n	8005e80 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005d88:	69bb      	ldr	r3, [r7, #24]
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	d178      	bne.n	8005e80 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005d8e:	f7ff fe5a 	bl	8005a46 <LL_RCC_MSI_IsReady>
 8005d92:	4603      	mov	r3, r0
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d005      	beq.n	8005da4 <HAL_RCC_OscConfig+0x54>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6a1b      	ldr	r3, [r3, #32]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d101      	bne.n	8005da4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	e36a      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005da8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f003 0308 	and.w	r3, r3, #8
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d005      	beq.n	8005dc2 <HAL_RCC_OscConfig+0x72>
 8005db6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005dc0:	e006      	b.n	8005dd0 <HAL_RCC_OscConfig+0x80>
 8005dc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005dca:	091b      	lsrs	r3, r3, #4
 8005dcc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d222      	bcs.n	8005e1a <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dd8:	4618      	mov	r0, r3
 8005dda:	f000 fd51 	bl	8006880 <RCC_SetFlashLatencyFromMSIRange>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d001      	beq.n	8005de8 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	e348      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005de8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005df2:	f043 0308 	orr.w	r3, r3, #8
 8005df6:	6013      	str	r3, [r2, #0]
 8005df8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e06:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e12:	4618      	mov	r0, r3
 8005e14:	f7ff fe4e 	bl	8005ab4 <LL_RCC_MSI_SetCalibTrimming>
 8005e18:	e021      	b.n	8005e5e <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005e1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e24:	f043 0308 	orr.w	r3, r3, #8
 8005e28:	6013      	str	r3, [r2, #0]
 8005e2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e38:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e44:	4618      	mov	r0, r3
 8005e46:	f7ff fe35 	bl	8005ab4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f000 fd16 	bl	8006880 <RCC_SetFlashLatencyFromMSIRange>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d001      	beq.n	8005e5e <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e30d      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005e5e:	f000 fcd7 	bl	8006810 <HAL_RCC_GetHCLKFreq>
 8005e62:	4603      	mov	r3, r0
 8005e64:	4aa1      	ldr	r2, [pc, #644]	@ (80060ec <HAL_RCC_OscConfig+0x39c>)
 8005e66:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005e68:	4ba1      	ldr	r3, [pc, #644]	@ (80060f0 <HAL_RCC_OscConfig+0x3a0>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f7fc f99f 	bl	80021b0 <HAL_InitTick>
 8005e72:	4603      	mov	r3, r0
 8005e74:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8005e76:	7cfb      	ldrb	r3, [r7, #19]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d047      	beq.n	8005f0c <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 8005e7c:	7cfb      	ldrb	r3, [r7, #19]
 8005e7e:	e2fc      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a1b      	ldr	r3, [r3, #32]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d02c      	beq.n	8005ee2 <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005e88:	f7ff fdc1 	bl	8005a0e <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005e8c:	f7fc f99a 	bl	80021c4 <HAL_GetTick>
 8005e90:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8005e92:	e008      	b.n	8005ea6 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005e94:	f7fc f996 	bl	80021c4 <HAL_GetTick>
 8005e98:	4602      	mov	r2, r0
 8005e9a:	697b      	ldr	r3, [r7, #20]
 8005e9c:	1ad3      	subs	r3, r2, r3
 8005e9e:	2b02      	cmp	r3, #2
 8005ea0:	d901      	bls.n	8005ea6 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 8005ea2:	2303      	movs	r3, #3
 8005ea4:	e2e9      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() == 0U)
 8005ea6:	f7ff fdce 	bl	8005a46 <LL_RCC_MSI_IsReady>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d0f1      	beq.n	8005e94 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005eb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005eba:	f043 0308 	orr.w	r3, r3, #8
 8005ebe:	6013      	str	r3, [r2, #0]
 8005ec0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ece:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eda:	4618      	mov	r0, r3
 8005edc:	f7ff fdea 	bl	8005ab4 <LL_RCC_MSI_SetCalibTrimming>
 8005ee0:	e015      	b.n	8005f0e <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005ee2:	f7ff fda2 	bl	8005a2a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005ee6:	f7fc f96d 	bl	80021c4 <HAL_GetTick>
 8005eea:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8005eec:	e008      	b.n	8005f00 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005eee:	f7fc f969 	bl	80021c4 <HAL_GetTick>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	1ad3      	subs	r3, r2, r3
 8005ef8:	2b02      	cmp	r3, #2
 8005efa:	d901      	bls.n	8005f00 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8005efc:	2303      	movs	r3, #3
 8005efe:	e2bc      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() != 0U)
 8005f00:	f7ff fda1 	bl	8005a46 <LL_RCC_MSI_IsReady>
 8005f04:	4603      	mov	r3, r0
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1f1      	bne.n	8005eee <HAL_RCC_OscConfig+0x19e>
 8005f0a:	e000      	b.n	8005f0e <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005f0c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 0301 	and.w	r3, r3, #1
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d05f      	beq.n	8005fda <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005f1a:	69fb      	ldr	r3, [r7, #28]
 8005f1c:	2b08      	cmp	r3, #8
 8005f1e:	d005      	beq.n	8005f2c <HAL_RCC_OscConfig+0x1dc>
 8005f20:	69fb      	ldr	r3, [r7, #28]
 8005f22:	2b0c      	cmp	r3, #12
 8005f24:	d10d      	bne.n	8005f42 <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005f26:	69bb      	ldr	r3, [r7, #24]
 8005f28:	2b03      	cmp	r3, #3
 8005f2a:	d10a      	bne.n	8005f42 <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f2c:	f7ff fcdb 	bl	80058e6 <LL_RCC_HSE_IsReady>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d050      	beq.n	8005fd8 <HAL_RCC_OscConfig+0x288>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d14c      	bne.n	8005fd8 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e29b      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8005f42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005f54:	4313      	orrs	r3, r2
 8005f56:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f60:	d102      	bne.n	8005f68 <HAL_RCC_OscConfig+0x218>
 8005f62:	f7ff fca4 	bl	80058ae <LL_RCC_HSE_Enable>
 8005f66:	e00d      	b.n	8005f84 <HAL_RCC_OscConfig+0x234>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8005f70:	d104      	bne.n	8005f7c <HAL_RCC_OscConfig+0x22c>
 8005f72:	f7ff fc6f 	bl	8005854 <LL_RCC_HSE_EnableTcxo>
 8005f76:	f7ff fc9a 	bl	80058ae <LL_RCC_HSE_Enable>
 8005f7a:	e003      	b.n	8005f84 <HAL_RCC_OscConfig+0x234>
 8005f7c:	f7ff fca5 	bl	80058ca <LL_RCC_HSE_Disable>
 8005f80:	f7ff fc76 	bl	8005870 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d012      	beq.n	8005fb2 <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f8c:	f7fc f91a 	bl	80021c4 <HAL_GetTick>
 8005f90:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8005f92:	e008      	b.n	8005fa6 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f94:	f7fc f916 	bl	80021c4 <HAL_GetTick>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	2b64      	cmp	r3, #100	@ 0x64
 8005fa0:	d901      	bls.n	8005fa6 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8005fa2:	2303      	movs	r3, #3
 8005fa4:	e269      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() == 0U)
 8005fa6:	f7ff fc9e 	bl	80058e6 <LL_RCC_HSE_IsReady>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d0f1      	beq.n	8005f94 <HAL_RCC_OscConfig+0x244>
 8005fb0:	e013      	b.n	8005fda <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fb2:	f7fc f907 	bl	80021c4 <HAL_GetTick>
 8005fb6:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8005fb8:	e008      	b.n	8005fcc <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fba:	f7fc f903 	bl	80021c4 <HAL_GetTick>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	1ad3      	subs	r3, r2, r3
 8005fc4:	2b64      	cmp	r3, #100	@ 0x64
 8005fc6:	d901      	bls.n	8005fcc <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 8005fc8:	2303      	movs	r3, #3
 8005fca:	e256      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() != 0U)
 8005fcc:	f7ff fc8b 	bl	80058e6 <LL_RCC_HSE_IsReady>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d1f1      	bne.n	8005fba <HAL_RCC_OscConfig+0x26a>
 8005fd6:	e000      	b.n	8005fda <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fd8:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f003 0302 	and.w	r3, r3, #2
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d04b      	beq.n	800607e <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	2b04      	cmp	r3, #4
 8005fea:	d005      	beq.n	8005ff8 <HAL_RCC_OscConfig+0x2a8>
 8005fec:	69fb      	ldr	r3, [r7, #28]
 8005fee:	2b0c      	cmp	r3, #12
 8005ff0:	d113      	bne.n	800601a <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005ff2:	69bb      	ldr	r3, [r7, #24]
 8005ff4:	2b02      	cmp	r3, #2
 8005ff6:	d110      	bne.n	800601a <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ff8:	f7ff fca2 	bl	8005940 <LL_RCC_HSI_IsReady>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d005      	beq.n	800600e <HAL_RCC_OscConfig+0x2be>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	691b      	ldr	r3, [r3, #16]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d101      	bne.n	800600e <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e235      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	695b      	ldr	r3, [r3, #20]
 8006012:	4618      	mov	r0, r3
 8006014:	f7ff fca5 	bl	8005962 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006018:	e031      	b.n	800607e <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	691b      	ldr	r3, [r3, #16]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d019      	beq.n	8006056 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006022:	f7ff fc71 	bl	8005908 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006026:	f7fc f8cd 	bl	80021c4 <HAL_GetTick>
 800602a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800602c:	e008      	b.n	8006040 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800602e:	f7fc f8c9 	bl	80021c4 <HAL_GetTick>
 8006032:	4602      	mov	r2, r0
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	1ad3      	subs	r3, r2, r3
 8006038:	2b02      	cmp	r3, #2
 800603a:	d901      	bls.n	8006040 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 800603c:	2303      	movs	r3, #3
 800603e:	e21c      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() == 0U)
 8006040:	f7ff fc7e 	bl	8005940 <LL_RCC_HSI_IsReady>
 8006044:	4603      	mov	r3, r0
 8006046:	2b00      	cmp	r3, #0
 8006048:	d0f1      	beq.n	800602e <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	695b      	ldr	r3, [r3, #20]
 800604e:	4618      	mov	r0, r3
 8006050:	f7ff fc87 	bl	8005962 <LL_RCC_HSI_SetCalibTrimming>
 8006054:	e013      	b.n	800607e <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006056:	f7ff fc65 	bl	8005924 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800605a:	f7fc f8b3 	bl	80021c4 <HAL_GetTick>
 800605e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8006060:	e008      	b.n	8006074 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006062:	f7fc f8af 	bl	80021c4 <HAL_GetTick>
 8006066:	4602      	mov	r2, r0
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	1ad3      	subs	r3, r2, r3
 800606c:	2b02      	cmp	r3, #2
 800606e:	d901      	bls.n	8006074 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 8006070:	2303      	movs	r3, #3
 8006072:	e202      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() != 0U)
 8006074:	f7ff fc64 	bl	8005940 <LL_RCC_HSI_IsReady>
 8006078:	4603      	mov	r3, r0
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1f1      	bne.n	8006062 <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f003 0308 	and.w	r3, r3, #8
 8006086:	2b00      	cmp	r3, #0
 8006088:	d06f      	beq.n	800616a <HAL_RCC_OscConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	699b      	ldr	r3, [r3, #24]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d057      	beq.n	8006142 <HAL_RCC_OscConfig+0x3f2>
    {
      uint32_t csr_temp = RCC->CSR;
 8006092:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006096:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800609a:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	69da      	ldr	r2, [r3, #28]
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f003 0310 	and.w	r3, r3, #16
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d036      	beq.n	8006118 <HAL_RCC_OscConfig+0x3c8>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	f003 0302 	and.w	r3, r3, #2
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d006      	beq.n	80060c2 <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d101      	bne.n	80060c2 <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	e1db      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	f003 0301 	and.w	r3, r3, #1
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d018      	beq.n	80060fe <HAL_RCC_OscConfig+0x3ae>
        {
          __HAL_RCC_LSI_DISABLE();
 80060cc:	f7ff fc7e 	bl	80059cc <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80060d0:	f7fc f878 	bl	80021c4 <HAL_GetTick>
 80060d4:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80060d6:	e00d      	b.n	80060f4 <HAL_RCC_OscConfig+0x3a4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80060d8:	f7fc f874 	bl	80021c4 <HAL_GetTick>
 80060dc:	4602      	mov	r2, r0
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	1ad3      	subs	r3, r2, r3
 80060e2:	2b11      	cmp	r3, #17
 80060e4:	d906      	bls.n	80060f4 <HAL_RCC_OscConfig+0x3a4>
            {
              return HAL_TIMEOUT;
 80060e6:	2303      	movs	r3, #3
 80060e8:	e1c7      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
 80060ea:	bf00      	nop
 80060ec:	20000000 	.word	0x20000000
 80060f0:	20000004 	.word	0x20000004
          while (LL_RCC_LSI_IsReady() != 0U)
 80060f4:	f7ff fc7a 	bl	80059ec <LL_RCC_LSI_IsReady>
 80060f8:	4603      	mov	r3, r0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d1ec      	bne.n	80060d8 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 80060fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006102:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006106:	f023 0210 	bic.w	r2, r3, #16
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	69db      	ldr	r3, [r3, #28]
 800610e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006112:	4313      	orrs	r3, r2
 8006114:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006118:	f7ff fc48 	bl	80059ac <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800611c:	f7fc f852 	bl	80021c4 <HAL_GetTick>
 8006120:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8006122:	e008      	b.n	8006136 <HAL_RCC_OscConfig+0x3e6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006124:	f7fc f84e 	bl	80021c4 <HAL_GetTick>
 8006128:	4602      	mov	r2, r0
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	1ad3      	subs	r3, r2, r3
 800612e:	2b11      	cmp	r3, #17
 8006130:	d901      	bls.n	8006136 <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 8006132:	2303      	movs	r3, #3
 8006134:	e1a1      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() == 0U)
 8006136:	f7ff fc59 	bl	80059ec <LL_RCC_LSI_IsReady>
 800613a:	4603      	mov	r3, r0
 800613c:	2b00      	cmp	r3, #0
 800613e:	d0f1      	beq.n	8006124 <HAL_RCC_OscConfig+0x3d4>
 8006140:	e013      	b.n	800616a <HAL_RCC_OscConfig+0x41a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006142:	f7ff fc43 	bl	80059cc <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006146:	f7fc f83d 	bl	80021c4 <HAL_GetTick>
 800614a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 800614c:	e008      	b.n	8006160 <HAL_RCC_OscConfig+0x410>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800614e:	f7fc f839 	bl	80021c4 <HAL_GetTick>
 8006152:	4602      	mov	r2, r0
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	1ad3      	subs	r3, r2, r3
 8006158:	2b11      	cmp	r3, #17
 800615a:	d901      	bls.n	8006160 <HAL_RCC_OscConfig+0x410>
        {
          return HAL_TIMEOUT;
 800615c:	2303      	movs	r3, #3
 800615e:	e18c      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() != 0U)
 8006160:	f7ff fc44 	bl	80059ec <LL_RCC_LSI_IsReady>
 8006164:	4603      	mov	r3, r0
 8006166:	2b00      	cmp	r3, #0
 8006168:	d1f1      	bne.n	800614e <HAL_RCC_OscConfig+0x3fe>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f003 0304 	and.w	r3, r3, #4
 8006172:	2b00      	cmp	r3, #0
 8006174:	f000 80d8 	beq.w	8006328 <HAL_RCC_OscConfig+0x5d8>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006178:	f7ff fb5a 	bl	8005830 <LL_PWR_IsEnabledBkUpAccess>
 800617c:	4603      	mov	r3, r0
 800617e:	2b00      	cmp	r3, #0
 8006180:	d113      	bne.n	80061aa <HAL_RCC_OscConfig+0x45a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8006182:	f7ff fa99 	bl	80056b8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006186:	f7fc f81d 	bl	80021c4 <HAL_GetTick>
 800618a:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800618c:	e008      	b.n	80061a0 <HAL_RCC_OscConfig+0x450>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800618e:	f7fc f819 	bl	80021c4 <HAL_GetTick>
 8006192:	4602      	mov	r2, r0
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	1ad3      	subs	r3, r2, r3
 8006198:	2b02      	cmp	r3, #2
 800619a:	d901      	bls.n	80061a0 <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 800619c:	2303      	movs	r3, #3
 800619e:	e16c      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80061a0:	f7ff fb46 	bl	8005830 <LL_PWR_IsEnabledBkUpAccess>
 80061a4:	4603      	mov	r3, r0
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d0f1      	beq.n	800618e <HAL_RCC_OscConfig+0x43e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	68db      	ldr	r3, [r3, #12]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d07b      	beq.n	80062aa <HAL_RCC_OscConfig+0x55a>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	68db      	ldr	r3, [r3, #12]
 80061b6:	2b85      	cmp	r3, #133	@ 0x85
 80061b8:	d003      	beq.n	80061c2 <HAL_RCC_OscConfig+0x472>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	2b05      	cmp	r3, #5
 80061c0:	d109      	bne.n	80061d6 <HAL_RCC_OscConfig+0x486>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80061c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80061ce:	f043 0304 	orr.w	r3, r3, #4
 80061d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061d6:	f7fb fff5 	bl	80021c4 <HAL_GetTick>
 80061da:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80061dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061e4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80061e8:	f043 0301 	orr.w	r3, r3, #1
 80061ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80061f0:	e00a      	b.n	8006208 <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061f2:	f7fb ffe7 	bl	80021c4 <HAL_GetTick>
 80061f6:	4602      	mov	r2, r0
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	1ad3      	subs	r3, r2, r3
 80061fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006200:	4293      	cmp	r3, r2
 8006202:	d901      	bls.n	8006208 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 8006204:	2303      	movs	r3, #3
 8006206:	e138      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() == 0U)
 8006208:	f7ff fbbf 	bl	800598a <LL_RCC_LSE_IsReady>
 800620c:	4603      	mov	r3, r0
 800620e:	2b00      	cmp	r3, #0
 8006210:	d0ef      	beq.n	80061f2 <HAL_RCC_OscConfig+0x4a2>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	68db      	ldr	r3, [r3, #12]
 8006216:	2b81      	cmp	r3, #129	@ 0x81
 8006218:	d003      	beq.n	8006222 <HAL_RCC_OscConfig+0x4d2>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	68db      	ldr	r3, [r3, #12]
 800621e:	2b85      	cmp	r3, #133	@ 0x85
 8006220:	d121      	bne.n	8006266 <HAL_RCC_OscConfig+0x516>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006222:	f7fb ffcf 	bl	80021c4 <HAL_GetTick>
 8006226:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006228:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800622c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006230:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006234:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006238:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800623c:	e00a      	b.n	8006254 <HAL_RCC_OscConfig+0x504>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800623e:	f7fb ffc1 	bl	80021c4 <HAL_GetTick>
 8006242:	4602      	mov	r2, r0
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	1ad3      	subs	r3, r2, r3
 8006248:	f241 3288 	movw	r2, #5000	@ 0x1388
 800624c:	4293      	cmp	r3, r2
 800624e:	d901      	bls.n	8006254 <HAL_RCC_OscConfig+0x504>
          {
            return HAL_TIMEOUT;
 8006250:	2303      	movs	r3, #3
 8006252:	e112      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006254:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006258:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800625c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006260:	2b00      	cmp	r3, #0
 8006262:	d0ec      	beq.n	800623e <HAL_RCC_OscConfig+0x4ee>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8006264:	e060      	b.n	8006328 <HAL_RCC_OscConfig+0x5d8>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006266:	f7fb ffad 	bl	80021c4 <HAL_GetTick>
 800626a:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800626c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006270:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006274:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006278:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800627c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006280:	e00a      	b.n	8006298 <HAL_RCC_OscConfig+0x548>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006282:	f7fb ff9f 	bl	80021c4 <HAL_GetTick>
 8006286:	4602      	mov	r2, r0
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	1ad3      	subs	r3, r2, r3
 800628c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006290:	4293      	cmp	r3, r2
 8006292:	d901      	bls.n	8006298 <HAL_RCC_OscConfig+0x548>
          {
            return HAL_TIMEOUT;
 8006294:	2303      	movs	r3, #3
 8006296:	e0f0      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006298:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800629c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d1ec      	bne.n	8006282 <HAL_RCC_OscConfig+0x532>
 80062a8:	e03e      	b.n	8006328 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062aa:	f7fb ff8b 	bl	80021c4 <HAL_GetTick>
 80062ae:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80062b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80062bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80062c4:	e00a      	b.n	80062dc <HAL_RCC_OscConfig+0x58c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062c6:	f7fb ff7d 	bl	80021c4 <HAL_GetTick>
 80062ca:	4602      	mov	r2, r0
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	1ad3      	subs	r3, r2, r3
 80062d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d901      	bls.n	80062dc <HAL_RCC_OscConfig+0x58c>
        {
          return HAL_TIMEOUT;
 80062d8:	2303      	movs	r3, #3
 80062da:	e0ce      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80062dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d1ec      	bne.n	80062c6 <HAL_RCC_OscConfig+0x576>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062ec:	f7fb ff6a 	bl	80021c4 <HAL_GetTick>
 80062f0:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80062f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80062fe:	f023 0301 	bic.w	r3, r3, #1
 8006302:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8006306:	e00a      	b.n	800631e <HAL_RCC_OscConfig+0x5ce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006308:	f7fb ff5c 	bl	80021c4 <HAL_GetTick>
 800630c:	4602      	mov	r2, r0
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	1ad3      	subs	r3, r2, r3
 8006312:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006316:	4293      	cmp	r3, r2
 8006318:	d901      	bls.n	800631e <HAL_RCC_OscConfig+0x5ce>
        {
          return HAL_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	e0ad      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() != 0U)
 800631e:	f7ff fb34 	bl	800598a <LL_RCC_LSE_IsReady>
 8006322:	4603      	mov	r3, r0
 8006324:	2b00      	cmp	r3, #0
 8006326:	d1ef      	bne.n	8006308 <HAL_RCC_OscConfig+0x5b8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800632c:	2b00      	cmp	r3, #0
 800632e:	f000 80a3 	beq.w	8006478 <HAL_RCC_OscConfig+0x728>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006332:	69fb      	ldr	r3, [r7, #28]
 8006334:	2b0c      	cmp	r3, #12
 8006336:	d076      	beq.n	8006426 <HAL_RCC_OscConfig+0x6d6>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800633c:	2b02      	cmp	r3, #2
 800633e:	d14b      	bne.n	80063d8 <HAL_RCC_OscConfig+0x688>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006340:	f7ff fc75 	bl	8005c2e <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006344:	f7fb ff3e 	bl	80021c4 <HAL_GetTick>
 8006348:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800634a:	e008      	b.n	800635e <HAL_RCC_OscConfig+0x60e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800634c:	f7fb ff3a 	bl	80021c4 <HAL_GetTick>
 8006350:	4602      	mov	r2, r0
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	1ad3      	subs	r3, r2, r3
 8006356:	2b0a      	cmp	r3, #10
 8006358:	d901      	bls.n	800635e <HAL_RCC_OscConfig+0x60e>
          {
            return HAL_TIMEOUT;
 800635a:	2303      	movs	r3, #3
 800635c:	e08d      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 800635e:	f7ff fc74 	bl	8005c4a <LL_RCC_PLL_IsReady>
 8006362:	4603      	mov	r3, r0
 8006364:	2b00      	cmp	r3, #0
 8006366:	d1f1      	bne.n	800634c <HAL_RCC_OscConfig+0x5fc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006368:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800636c:	68da      	ldr	r2, [r3, #12]
 800636e:	4b45      	ldr	r3, [pc, #276]	@ (8006484 <HAL_RCC_OscConfig+0x734>)
 8006370:	4013      	ands	r3, r2
 8006372:	687a      	ldr	r2, [r7, #4]
 8006374:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8006376:	687a      	ldr	r2, [r7, #4]
 8006378:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800637a:	4311      	orrs	r1, r2
 800637c:	687a      	ldr	r2, [r7, #4]
 800637e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006380:	0212      	lsls	r2, r2, #8
 8006382:	4311      	orrs	r1, r2
 8006384:	687a      	ldr	r2, [r7, #4]
 8006386:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006388:	4311      	orrs	r1, r2
 800638a:	687a      	ldr	r2, [r7, #4]
 800638c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800638e:	4311      	orrs	r1, r2
 8006390:	687a      	ldr	r2, [r7, #4]
 8006392:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006394:	430a      	orrs	r2, r1
 8006396:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800639a:	4313      	orrs	r3, r2
 800639c:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800639e:	f7ff fc38 	bl	8005c12 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80063a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063a6:	68db      	ldr	r3, [r3, #12]
 80063a8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80063ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063b0:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063b2:	f7fb ff07 	bl	80021c4 <HAL_GetTick>
 80063b6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 80063b8:	e008      	b.n	80063cc <HAL_RCC_OscConfig+0x67c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063ba:	f7fb ff03 	bl	80021c4 <HAL_GetTick>
 80063be:	4602      	mov	r2, r0
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	1ad3      	subs	r3, r2, r3
 80063c4:	2b0a      	cmp	r3, #10
 80063c6:	d901      	bls.n	80063cc <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 80063c8:	2303      	movs	r3, #3
 80063ca:	e056      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() == 0U)
 80063cc:	f7ff fc3d 	bl	8005c4a <LL_RCC_PLL_IsReady>
 80063d0:	4603      	mov	r3, r0
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d0f1      	beq.n	80063ba <HAL_RCC_OscConfig+0x66a>
 80063d6:	e04f      	b.n	8006478 <HAL_RCC_OscConfig+0x728>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063d8:	f7ff fc29 	bl	8005c2e <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80063dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063e0:	68db      	ldr	r3, [r3, #12]
 80063e2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80063e6:	f023 0303 	bic.w	r3, r3, #3
 80063ea:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 80063ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063f0:	68db      	ldr	r3, [r3, #12]
 80063f2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80063f6:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 80063fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80063fe:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006400:	f7fb fee0 	bl	80021c4 <HAL_GetTick>
 8006404:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8006406:	e008      	b.n	800641a <HAL_RCC_OscConfig+0x6ca>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006408:	f7fb fedc 	bl	80021c4 <HAL_GetTick>
 800640c:	4602      	mov	r2, r0
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	1ad3      	subs	r3, r2, r3
 8006412:	2b0a      	cmp	r3, #10
 8006414:	d901      	bls.n	800641a <HAL_RCC_OscConfig+0x6ca>
          {
            return HAL_TIMEOUT;
 8006416:	2303      	movs	r3, #3
 8006418:	e02f      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 800641a:	f7ff fc16 	bl	8005c4a <LL_RCC_PLL_IsReady>
 800641e:	4603      	mov	r3, r0
 8006420:	2b00      	cmp	r3, #0
 8006422:	d1f1      	bne.n	8006408 <HAL_RCC_OscConfig+0x6b8>
 8006424:	e028      	b.n	8006478 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800642a:	2b01      	cmp	r3, #1
 800642c:	d101      	bne.n	8006432 <HAL_RCC_OscConfig+0x6e2>
      {
        return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	e023      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006432:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006436:	68db      	ldr	r3, [r3, #12]
 8006438:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 800643a:	69bb      	ldr	r3, [r7, #24]
 800643c:	f003 0203 	and.w	r2, r3, #3
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006444:	429a      	cmp	r2, r3
 8006446:	d115      	bne.n	8006474 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8006448:	69bb      	ldr	r3, [r7, #24]
 800644a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006452:	429a      	cmp	r2, r3
 8006454:	d10e      	bne.n	8006474 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8006456:	69bb      	ldr	r3, [r7, #24]
 8006458:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006460:	021b      	lsls	r3, r3, #8
 8006462:	429a      	cmp	r2, r3
 8006464:	d106      	bne.n	8006474 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8006466:	69bb      	ldr	r3, [r7, #24]
 8006468:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006470:	429a      	cmp	r2, r3
 8006472:	d001      	beq.n	8006478 <HAL_RCC_OscConfig+0x728>
        {
          return HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	e000      	b.n	800647a <HAL_RCC_OscConfig+0x72a>
        }
      }
    }
  }
  return HAL_OK;
 8006478:	2300      	movs	r3, #0
}
 800647a:	4618      	mov	r0, r3
 800647c:	3720      	adds	r7, #32
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop
 8006484:	11c1808c 	.word	0x11c1808c

08006488 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b084      	sub	sp, #16
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]
 8006490:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d101      	bne.n	800649c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006498:	2301      	movs	r3, #1
 800649a:	e10f      	b.n	80066bc <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800649c:	4b89      	ldr	r3, [pc, #548]	@ (80066c4 <HAL_RCC_ClockConfig+0x23c>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f003 0307 	and.w	r3, r3, #7
 80064a4:	683a      	ldr	r2, [r7, #0]
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d91b      	bls.n	80064e2 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064aa:	4b86      	ldr	r3, [pc, #536]	@ (80066c4 <HAL_RCC_ClockConfig+0x23c>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f023 0207 	bic.w	r2, r3, #7
 80064b2:	4984      	ldr	r1, [pc, #528]	@ (80066c4 <HAL_RCC_ClockConfig+0x23c>)
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064ba:	f7fb fe83 	bl	80021c4 <HAL_GetTick>
 80064be:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064c0:	e008      	b.n	80064d4 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80064c2:	f7fb fe7f 	bl	80021c4 <HAL_GetTick>
 80064c6:	4602      	mov	r2, r0
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	1ad3      	subs	r3, r2, r3
 80064cc:	2b02      	cmp	r3, #2
 80064ce:	d901      	bls.n	80064d4 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80064d0:	2303      	movs	r3, #3
 80064d2:	e0f3      	b.n	80066bc <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064d4:	4b7b      	ldr	r3, [pc, #492]	@ (80066c4 <HAL_RCC_ClockConfig+0x23c>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f003 0307 	and.w	r3, r3, #7
 80064dc:	683a      	ldr	r2, [r7, #0]
 80064de:	429a      	cmp	r2, r3
 80064e0:	d1ef      	bne.n	80064c2 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f003 0302 	and.w	r3, r3, #2
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d016      	beq.n	800651c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	4618      	mov	r0, r3
 80064f4:	f7ff fb10 	bl	8005b18 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80064f8:	f7fb fe64 	bl	80021c4 <HAL_GetTick>
 80064fc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80064fe:	e008      	b.n	8006512 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006500:	f7fb fe60 	bl	80021c4 <HAL_GetTick>
 8006504:	4602      	mov	r2, r0
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	1ad3      	subs	r3, r2, r3
 800650a:	2b02      	cmp	r3, #2
 800650c:	d901      	bls.n	8006512 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800650e:	2303      	movs	r3, #3
 8006510:	e0d4      	b.n	80066bc <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006512:	f7ff fbd8 	bl	8005cc6 <LL_RCC_IsActiveFlag_HPRE>
 8006516:	4603      	mov	r3, r0
 8006518:	2b00      	cmp	r3, #0
 800651a:	d0f1      	beq.n	8006500 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006524:	2b00      	cmp	r3, #0
 8006526:	d016      	beq.n	8006556 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	695b      	ldr	r3, [r3, #20]
 800652c:	4618      	mov	r0, r3
 800652e:	f7ff fb06 	bl	8005b3e <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006532:	f7fb fe47 	bl	80021c4 <HAL_GetTick>
 8006536:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006538:	e008      	b.n	800654c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800653a:	f7fb fe43 	bl	80021c4 <HAL_GetTick>
 800653e:	4602      	mov	r2, r0
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	1ad3      	subs	r3, r2, r3
 8006544:	2b02      	cmp	r3, #2
 8006546:	d901      	bls.n	800654c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8006548:	2303      	movs	r3, #3
 800654a:	e0b7      	b.n	80066bc <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800654c:	f7ff fbcc 	bl	8005ce8 <LL_RCC_IsActiveFlag_SHDHPRE>
 8006550:	4603      	mov	r3, r0
 8006552:	2b00      	cmp	r3, #0
 8006554:	d0f1      	beq.n	800653a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f003 0304 	and.w	r3, r3, #4
 800655e:	2b00      	cmp	r3, #0
 8006560:	d016      	beq.n	8006590 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	68db      	ldr	r3, [r3, #12]
 8006566:	4618      	mov	r0, r3
 8006568:	f7ff faff 	bl	8005b6a <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800656c:	f7fb fe2a 	bl	80021c4 <HAL_GetTick>
 8006570:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006572:	e008      	b.n	8006586 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006574:	f7fb fe26 	bl	80021c4 <HAL_GetTick>
 8006578:	4602      	mov	r2, r0
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	1ad3      	subs	r3, r2, r3
 800657e:	2b02      	cmp	r3, #2
 8006580:	d901      	bls.n	8006586 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8006582:	2303      	movs	r3, #3
 8006584:	e09a      	b.n	80066bc <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006586:	f7ff fbc1 	bl	8005d0c <LL_RCC_IsActiveFlag_PPRE1>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d0f1      	beq.n	8006574 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f003 0308 	and.w	r3, r3, #8
 8006598:	2b00      	cmp	r3, #0
 800659a:	d017      	beq.n	80065cc <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	691b      	ldr	r3, [r3, #16]
 80065a0:	00db      	lsls	r3, r3, #3
 80065a2:	4618      	mov	r0, r3
 80065a4:	f7ff faf4 	bl	8005b90 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80065a8:	f7fb fe0c 	bl	80021c4 <HAL_GetTick>
 80065ac:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80065ae:	e008      	b.n	80065c2 <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80065b0:	f7fb fe08 	bl	80021c4 <HAL_GetTick>
 80065b4:	4602      	mov	r2, r0
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	1ad3      	subs	r3, r2, r3
 80065ba:	2b02      	cmp	r3, #2
 80065bc:	d901      	bls.n	80065c2 <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 80065be:	2303      	movs	r3, #3
 80065c0:	e07c      	b.n	80066bc <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80065c2:	f7ff fbb4 	bl	8005d2e <LL_RCC_IsActiveFlag_PPRE2>
 80065c6:	4603      	mov	r3, r0
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d0f1      	beq.n	80065b0 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f003 0301 	and.w	r3, r3, #1
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d043      	beq.n	8006660 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	2b02      	cmp	r3, #2
 80065de:	d106      	bne.n	80065ee <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80065e0:	f7ff f981 	bl	80058e6 <LL_RCC_HSE_IsReady>
 80065e4:	4603      	mov	r3, r0
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d11e      	bne.n	8006628 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e066      	b.n	80066bc <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	2b03      	cmp	r3, #3
 80065f4:	d106      	bne.n	8006604 <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80065f6:	f7ff fb28 	bl	8005c4a <LL_RCC_PLL_IsReady>
 80065fa:	4603      	mov	r3, r0
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d113      	bne.n	8006628 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006600:	2301      	movs	r3, #1
 8006602:	e05b      	b.n	80066bc <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d106      	bne.n	800661a <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800660c:	f7ff fa1b 	bl	8005a46 <LL_RCC_MSI_IsReady>
 8006610:	4603      	mov	r3, r0
 8006612:	2b00      	cmp	r3, #0
 8006614:	d108      	bne.n	8006628 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e050      	b.n	80066bc <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800661a:	f7ff f991 	bl	8005940 <LL_RCC_HSI_IsReady>
 800661e:	4603      	mov	r3, r0
 8006620:	2b00      	cmp	r3, #0
 8006622:	d101      	bne.n	8006628 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006624:	2301      	movs	r3, #1
 8006626:	e049      	b.n	80066bc <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	4618      	mov	r0, r3
 800662e:	f7ff fa55 	bl	8005adc <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006632:	f7fb fdc7 	bl	80021c4 <HAL_GetTick>
 8006636:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006638:	e00a      	b.n	8006650 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800663a:	f7fb fdc3 	bl	80021c4 <HAL_GetTick>
 800663e:	4602      	mov	r2, r0
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	1ad3      	subs	r3, r2, r3
 8006644:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006648:	4293      	cmp	r3, r2
 800664a:	d901      	bls.n	8006650 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 800664c:	2303      	movs	r3, #3
 800664e:	e035      	b.n	80066bc <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006650:	f7ff fa57 	bl	8005b02 <LL_RCC_GetSysClkSource>
 8006654:	4602      	mov	r2, r0
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	009b      	lsls	r3, r3, #2
 800665c:	429a      	cmp	r2, r3
 800665e:	d1ec      	bne.n	800663a <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006660:	4b18      	ldr	r3, [pc, #96]	@ (80066c4 <HAL_RCC_ClockConfig+0x23c>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f003 0307 	and.w	r3, r3, #7
 8006668:	683a      	ldr	r2, [r7, #0]
 800666a:	429a      	cmp	r2, r3
 800666c:	d21b      	bcs.n	80066a6 <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800666e:	4b15      	ldr	r3, [pc, #84]	@ (80066c4 <HAL_RCC_ClockConfig+0x23c>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f023 0207 	bic.w	r2, r3, #7
 8006676:	4913      	ldr	r1, [pc, #76]	@ (80066c4 <HAL_RCC_ClockConfig+0x23c>)
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	4313      	orrs	r3, r2
 800667c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800667e:	f7fb fda1 	bl	80021c4 <HAL_GetTick>
 8006682:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006684:	e008      	b.n	8006698 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006686:	f7fb fd9d 	bl	80021c4 <HAL_GetTick>
 800668a:	4602      	mov	r2, r0
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	1ad3      	subs	r3, r2, r3
 8006690:	2b02      	cmp	r3, #2
 8006692:	d901      	bls.n	8006698 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8006694:	2303      	movs	r3, #3
 8006696:	e011      	b.n	80066bc <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006698:	4b0a      	ldr	r3, [pc, #40]	@ (80066c4 <HAL_RCC_ClockConfig+0x23c>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 0307 	and.w	r3, r3, #7
 80066a0:	683a      	ldr	r2, [r7, #0]
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d1ef      	bne.n	8006686 <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80066a6:	f000 f8b3 	bl	8006810 <HAL_RCC_GetHCLKFreq>
 80066aa:	4603      	mov	r3, r0
 80066ac:	4a06      	ldr	r2, [pc, #24]	@ (80066c8 <HAL_RCC_ClockConfig+0x240>)
 80066ae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80066b0:	4b06      	ldr	r3, [pc, #24]	@ (80066cc <HAL_RCC_ClockConfig+0x244>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4618      	mov	r0, r3
 80066b6:	f7fb fd7b 	bl	80021b0 <HAL_InitTick>
 80066ba:	4603      	mov	r3, r0
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3710      	adds	r7, #16
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}
 80066c4:	58004000 	.word	0x58004000
 80066c8:	20000000 	.word	0x20000000
 80066cc:	20000004 	.word	0x20000004

080066d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80066d0:	b590      	push	{r4, r7, lr}
 80066d2:	b087      	sub	sp, #28
 80066d4:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 80066d6:	2300      	movs	r3, #0
 80066d8:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 80066da:	2300      	movs	r3, #0
 80066dc:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80066de:	f7ff fa10 	bl	8005b02 <LL_RCC_GetSysClkSource>
 80066e2:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80066e4:	f7ff fae4 	bl	8005cb0 <LL_RCC_PLL_GetMainSource>
 80066e8:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d005      	beq.n	80066fc <HAL_RCC_GetSysClockFreq+0x2c>
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	2b0c      	cmp	r3, #12
 80066f4:	d139      	bne.n	800676a <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d136      	bne.n	800676a <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80066fc:	f7ff f9b3 	bl	8005a66 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006700:	4603      	mov	r3, r0
 8006702:	2b00      	cmp	r3, #0
 8006704:	d115      	bne.n	8006732 <HAL_RCC_GetSysClockFreq+0x62>
 8006706:	f7ff f9ae 	bl	8005a66 <LL_RCC_MSI_IsEnabledRangeSelect>
 800670a:	4603      	mov	r3, r0
 800670c:	2b01      	cmp	r3, #1
 800670e:	d106      	bne.n	800671e <HAL_RCC_GetSysClockFreq+0x4e>
 8006710:	f7ff f9b9 	bl	8005a86 <LL_RCC_MSI_GetRange>
 8006714:	4603      	mov	r3, r0
 8006716:	0a1b      	lsrs	r3, r3, #8
 8006718:	f003 030f 	and.w	r3, r3, #15
 800671c:	e005      	b.n	800672a <HAL_RCC_GetSysClockFreq+0x5a>
 800671e:	f7ff f9bd 	bl	8005a9c <LL_RCC_MSI_GetRangeAfterStandby>
 8006722:	4603      	mov	r3, r0
 8006724:	0a1b      	lsrs	r3, r3, #8
 8006726:	f003 030f 	and.w	r3, r3, #15
 800672a:	4a36      	ldr	r2, [pc, #216]	@ (8006804 <HAL_RCC_GetSysClockFreq+0x134>)
 800672c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006730:	e014      	b.n	800675c <HAL_RCC_GetSysClockFreq+0x8c>
 8006732:	f7ff f998 	bl	8005a66 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006736:	4603      	mov	r3, r0
 8006738:	2b01      	cmp	r3, #1
 800673a:	d106      	bne.n	800674a <HAL_RCC_GetSysClockFreq+0x7a>
 800673c:	f7ff f9a3 	bl	8005a86 <LL_RCC_MSI_GetRange>
 8006740:	4603      	mov	r3, r0
 8006742:	091b      	lsrs	r3, r3, #4
 8006744:	f003 030f 	and.w	r3, r3, #15
 8006748:	e005      	b.n	8006756 <HAL_RCC_GetSysClockFreq+0x86>
 800674a:	f7ff f9a7 	bl	8005a9c <LL_RCC_MSI_GetRangeAfterStandby>
 800674e:	4603      	mov	r3, r0
 8006750:	091b      	lsrs	r3, r3, #4
 8006752:	f003 030f 	and.w	r3, r3, #15
 8006756:	4a2b      	ldr	r2, [pc, #172]	@ (8006804 <HAL_RCC_GetSysClockFreq+0x134>)
 8006758:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800675c:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d115      	bne.n	8006790 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006768:	e012      	b.n	8006790 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	2b04      	cmp	r3, #4
 800676e:	d102      	bne.n	8006776 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006770:	4b25      	ldr	r3, [pc, #148]	@ (8006808 <HAL_RCC_GetSysClockFreq+0x138>)
 8006772:	617b      	str	r3, [r7, #20]
 8006774:	e00c      	b.n	8006790 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	2b08      	cmp	r3, #8
 800677a:	d109      	bne.n	8006790 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800677c:	f7ff f886 	bl	800588c <LL_RCC_HSE_IsEnabledDiv2>
 8006780:	4603      	mov	r3, r0
 8006782:	2b01      	cmp	r3, #1
 8006784:	d102      	bne.n	800678c <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006786:	4b20      	ldr	r3, [pc, #128]	@ (8006808 <HAL_RCC_GetSysClockFreq+0x138>)
 8006788:	617b      	str	r3, [r7, #20]
 800678a:	e001      	b.n	8006790 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800678c:	4b1f      	ldr	r3, [pc, #124]	@ (800680c <HAL_RCC_GetSysClockFreq+0x13c>)
 800678e:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006790:	f7ff f9b7 	bl	8005b02 <LL_RCC_GetSysClkSource>
 8006794:	4603      	mov	r3, r0
 8006796:	2b0c      	cmp	r3, #12
 8006798:	d12f      	bne.n	80067fa <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800679a:	f7ff fa89 	bl	8005cb0 <LL_RCC_PLL_GetMainSource>
 800679e:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2b02      	cmp	r3, #2
 80067a4:	d003      	beq.n	80067ae <HAL_RCC_GetSysClockFreq+0xde>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2b03      	cmp	r3, #3
 80067aa:	d003      	beq.n	80067b4 <HAL_RCC_GetSysClockFreq+0xe4>
 80067ac:	e00d      	b.n	80067ca <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80067ae:	4b16      	ldr	r3, [pc, #88]	@ (8006808 <HAL_RCC_GetSysClockFreq+0x138>)
 80067b0:	60fb      	str	r3, [r7, #12]
        break;
 80067b2:	e00d      	b.n	80067d0 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80067b4:	f7ff f86a 	bl	800588c <LL_RCC_HSE_IsEnabledDiv2>
 80067b8:	4603      	mov	r3, r0
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	d102      	bne.n	80067c4 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80067be:	4b12      	ldr	r3, [pc, #72]	@ (8006808 <HAL_RCC_GetSysClockFreq+0x138>)
 80067c0:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80067c2:	e005      	b.n	80067d0 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 80067c4:	4b11      	ldr	r3, [pc, #68]	@ (800680c <HAL_RCC_GetSysClockFreq+0x13c>)
 80067c6:	60fb      	str	r3, [r7, #12]
        break;
 80067c8:	e002      	b.n	80067d0 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	60fb      	str	r3, [r7, #12]
        break;
 80067ce:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80067d0:	f7ff fa4c 	bl	8005c6c <LL_RCC_PLL_GetN>
 80067d4:	4602      	mov	r2, r0
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	fb03 f402 	mul.w	r4, r3, r2
 80067dc:	f7ff fa5d 	bl	8005c9a <LL_RCC_PLL_GetDivider>
 80067e0:	4603      	mov	r3, r0
 80067e2:	091b      	lsrs	r3, r3, #4
 80067e4:	3301      	adds	r3, #1
 80067e6:	fbb4 f4f3 	udiv	r4, r4, r3
 80067ea:	f7ff fa4b 	bl	8005c84 <LL_RCC_PLL_GetR>
 80067ee:	4603      	mov	r3, r0
 80067f0:	0f5b      	lsrs	r3, r3, #29
 80067f2:	3301      	adds	r3, #1
 80067f4:	fbb4 f3f3 	udiv	r3, r4, r3
 80067f8:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80067fa:	697b      	ldr	r3, [r7, #20]
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	371c      	adds	r7, #28
 8006800:	46bd      	mov	sp, r7
 8006802:	bd90      	pop	{r4, r7, pc}
 8006804:	0801f094 	.word	0x0801f094
 8006808:	00f42400 	.word	0x00f42400
 800680c:	01e84800 	.word	0x01e84800

08006810 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006810:	b598      	push	{r3, r4, r7, lr}
 8006812:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006814:	f7ff ff5c 	bl	80066d0 <HAL_RCC_GetSysClockFreq>
 8006818:	4604      	mov	r4, r0
 800681a:	f7ff f9cc 	bl	8005bb6 <LL_RCC_GetAHBPrescaler>
 800681e:	4603      	mov	r3, r0
 8006820:	091b      	lsrs	r3, r3, #4
 8006822:	f003 030f 	and.w	r3, r3, #15
 8006826:	4a03      	ldr	r2, [pc, #12]	@ (8006834 <HAL_RCC_GetHCLKFreq+0x24>)
 8006828:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800682c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006830:	4618      	mov	r0, r3
 8006832:	bd98      	pop	{r3, r4, r7, pc}
 8006834:	0801f034 	.word	0x0801f034

08006838 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006838:	b598      	push	{r3, r4, r7, lr}
 800683a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800683c:	f7ff ffe8 	bl	8006810 <HAL_RCC_GetHCLKFreq>
 8006840:	4604      	mov	r4, r0
 8006842:	f7ff f9d0 	bl	8005be6 <LL_RCC_GetAPB1Prescaler>
 8006846:	4603      	mov	r3, r0
 8006848:	0a1b      	lsrs	r3, r3, #8
 800684a:	4a03      	ldr	r2, [pc, #12]	@ (8006858 <HAL_RCC_GetPCLK1Freq+0x20>)
 800684c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006850:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006854:	4618      	mov	r0, r3
 8006856:	bd98      	pop	{r3, r4, r7, pc}
 8006858:	0801f074 	.word	0x0801f074

0800685c <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800685c:	b598      	push	{r3, r4, r7, lr}
 800685e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006860:	f7ff ffd6 	bl	8006810 <HAL_RCC_GetHCLKFreq>
 8006864:	4604      	mov	r4, r0
 8006866:	f7ff f9c9 	bl	8005bfc <LL_RCC_GetAPB2Prescaler>
 800686a:	4603      	mov	r3, r0
 800686c:	0adb      	lsrs	r3, r3, #11
 800686e:	4a03      	ldr	r2, [pc, #12]	@ (800687c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006870:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006874:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006878:	4618      	mov	r0, r3
 800687a:	bd98      	pop	{r3, r4, r7, pc}
 800687c:	0801f074 	.word	0x0801f074

08006880 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006880:	b590      	push	{r4, r7, lr}
 8006882:	b085      	sub	sp, #20
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	091b      	lsrs	r3, r3, #4
 800688c:	f003 030f 	and.w	r3, r3, #15
 8006890:	4a10      	ldr	r2, [pc, #64]	@ (80068d4 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8006892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006896:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8006898:	f7ff f998 	bl	8005bcc <LL_RCC_GetAHB3Prescaler>
 800689c:	4603      	mov	r3, r0
 800689e:	091b      	lsrs	r3, r3, #4
 80068a0:	f003 030f 	and.w	r3, r3, #15
 80068a4:	4a0c      	ldr	r2, [pc, #48]	@ (80068d8 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 80068a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068aa:	68fa      	ldr	r2, [r7, #12]
 80068ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80068b0:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	4a09      	ldr	r2, [pc, #36]	@ (80068dc <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 80068b6:	fba2 2303 	umull	r2, r3, r2, r3
 80068ba:	0c9c      	lsrs	r4, r3, #18
 80068bc:	f7fe ff3e 	bl	800573c <HAL_PWREx_GetVoltageRange>
 80068c0:	4603      	mov	r3, r0
 80068c2:	4619      	mov	r1, r3
 80068c4:	4620      	mov	r0, r4
 80068c6:	f000 f80b 	bl	80068e0 <RCC_SetFlashLatency>
 80068ca:	4603      	mov	r3, r0
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	3714      	adds	r7, #20
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd90      	pop	{r4, r7, pc}
 80068d4:	0801f094 	.word	0x0801f094
 80068d8:	0801f034 	.word	0x0801f034
 80068dc:	431bde83 	.word	0x431bde83

080068e0 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b08e      	sub	sp, #56	@ 0x38
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80068ea:	4a3a      	ldr	r2, [pc, #232]	@ (80069d4 <RCC_SetFlashLatency+0xf4>)
 80068ec:	f107 0320 	add.w	r3, r7, #32
 80068f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80068f4:	6018      	str	r0, [r3, #0]
 80068f6:	3304      	adds	r3, #4
 80068f8:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80068fa:	4a37      	ldr	r2, [pc, #220]	@ (80069d8 <RCC_SetFlashLatency+0xf8>)
 80068fc:	f107 0318 	add.w	r3, r7, #24
 8006900:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006904:	6018      	str	r0, [r3, #0]
 8006906:	3304      	adds	r3, #4
 8006908:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 800690a:	4a34      	ldr	r2, [pc, #208]	@ (80069dc <RCC_SetFlashLatency+0xfc>)
 800690c:	f107 030c 	add.w	r3, r7, #12
 8006910:	ca07      	ldmia	r2, {r0, r1, r2}
 8006912:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006916:	2300      	movs	r3, #0
 8006918:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006920:	d11b      	bne.n	800695a <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006922:	2300      	movs	r3, #0
 8006924:	633b      	str	r3, [r7, #48]	@ 0x30
 8006926:	e014      	b.n	8006952 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800692a:	005b      	lsls	r3, r3, #1
 800692c:	3338      	adds	r3, #56	@ 0x38
 800692e:	443b      	add	r3, r7
 8006930:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8006934:	461a      	mov	r2, r3
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4293      	cmp	r3, r2
 800693a:	d807      	bhi.n	800694c <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800693c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800693e:	009b      	lsls	r3, r3, #2
 8006940:	3338      	adds	r3, #56	@ 0x38
 8006942:	443b      	add	r3, r7
 8006944:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006948:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800694a:	e021      	b.n	8006990 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800694c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800694e:	3301      	adds	r3, #1
 8006950:	633b      	str	r3, [r7, #48]	@ 0x30
 8006952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006954:	2b02      	cmp	r3, #2
 8006956:	d9e7      	bls.n	8006928 <RCC_SetFlashLatency+0x48>
 8006958:	e01a      	b.n	8006990 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800695a:	2300      	movs	r3, #0
 800695c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800695e:	e014      	b.n	800698a <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006962:	005b      	lsls	r3, r3, #1
 8006964:	3338      	adds	r3, #56	@ 0x38
 8006966:	443b      	add	r3, r7
 8006968:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800696c:	461a      	mov	r2, r3
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	4293      	cmp	r3, r2
 8006972:	d807      	bhi.n	8006984 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006976:	009b      	lsls	r3, r3, #2
 8006978:	3338      	adds	r3, #56	@ 0x38
 800697a:	443b      	add	r3, r7
 800697c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006980:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006982:	e005      	b.n	8006990 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006986:	3301      	adds	r3, #1
 8006988:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800698a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800698c:	2b02      	cmp	r3, #2
 800698e:	d9e7      	bls.n	8006960 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006990:	4b13      	ldr	r3, [pc, #76]	@ (80069e0 <RCC_SetFlashLatency+0x100>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f023 0207 	bic.w	r2, r3, #7
 8006998:	4911      	ldr	r1, [pc, #68]	@ (80069e0 <RCC_SetFlashLatency+0x100>)
 800699a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800699c:	4313      	orrs	r3, r2
 800699e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80069a0:	f7fb fc10 	bl	80021c4 <HAL_GetTick>
 80069a4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80069a6:	e008      	b.n	80069ba <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80069a8:	f7fb fc0c 	bl	80021c4 <HAL_GetTick>
 80069ac:	4602      	mov	r2, r0
 80069ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069b0:	1ad3      	subs	r3, r2, r3
 80069b2:	2b02      	cmp	r3, #2
 80069b4:	d901      	bls.n	80069ba <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 80069b6:	2303      	movs	r3, #3
 80069b8:	e007      	b.n	80069ca <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80069ba:	4b09      	ldr	r3, [pc, #36]	@ (80069e0 <RCC_SetFlashLatency+0x100>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f003 0307 	and.w	r3, r3, #7
 80069c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d1ef      	bne.n	80069a8 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 80069c8:	2300      	movs	r3, #0
}
 80069ca:	4618      	mov	r0, r3
 80069cc:	3738      	adds	r7, #56	@ 0x38
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}
 80069d2:	bf00      	nop
 80069d4:	0801e720 	.word	0x0801e720
 80069d8:	0801e728 	.word	0x0801e728
 80069dc:	0801e730 	.word	0x0801e730
 80069e0:	58004000 	.word	0x58004000

080069e4 <LL_RCC_LSE_IsReady>:
{
 80069e4:	b480      	push	{r7}
 80069e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80069e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069f0:	f003 0302 	and.w	r3, r3, #2
 80069f4:	2b02      	cmp	r3, #2
 80069f6:	d101      	bne.n	80069fc <LL_RCC_LSE_IsReady+0x18>
 80069f8:	2301      	movs	r3, #1
 80069fa:	e000      	b.n	80069fe <LL_RCC_LSE_IsReady+0x1a>
 80069fc:	2300      	movs	r3, #0
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bc80      	pop	{r7}
 8006a04:	4770      	bx	lr

08006a06 <LL_RCC_SetUSARTClockSource>:
{
 8006a06:	b480      	push	{r7}
 8006a08:	b083      	sub	sp, #12
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8006a0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a12:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	0c1b      	lsrs	r3, r3, #16
 8006a1a:	43db      	mvns	r3, r3
 8006a1c:	401a      	ands	r2, r3
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006a26:	4313      	orrs	r3, r2
 8006a28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006a2c:	bf00      	nop
 8006a2e:	370c      	adds	r7, #12
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bc80      	pop	{r7}
 8006a34:	4770      	bx	lr

08006a36 <LL_RCC_SetI2SClockSource>:
{
 8006a36:	b480      	push	{r7}
 8006a38:	b083      	sub	sp, #12
 8006a3a:	af00      	add	r7, sp, #0
 8006a3c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8006a3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a46:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006a4a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006a56:	bf00      	nop
 8006a58:	370c      	adds	r7, #12
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bc80      	pop	{r7}
 8006a5e:	4770      	bx	lr

08006a60 <LL_RCC_SetLPUARTClockSource>:
{
 8006a60:	b480      	push	{r7}
 8006a62:	b083      	sub	sp, #12
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006a68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a70:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006a74:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006a80:	bf00      	nop
 8006a82:	370c      	adds	r7, #12
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bc80      	pop	{r7}
 8006a88:	4770      	bx	lr

08006a8a <LL_RCC_SetI2CClockSource>:
{
 8006a8a:	b480      	push	{r7}
 8006a8c:	b083      	sub	sp, #12
 8006a8e:	af00      	add	r7, sp, #0
 8006a90:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006a92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a96:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	091b      	lsrs	r3, r3, #4
 8006a9e:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006aa2:	43db      	mvns	r3, r3
 8006aa4:	401a      	ands	r2, r3
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	011b      	lsls	r3, r3, #4
 8006aaa:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006aae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006ab8:	bf00      	nop
 8006aba:	370c      	adds	r7, #12
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bc80      	pop	{r7}
 8006ac0:	4770      	bx	lr

08006ac2 <LL_RCC_SetLPTIMClockSource>:
{
 8006ac2:	b480      	push	{r7}
 8006ac4:	b083      	sub	sp, #12
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006aca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ace:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	0c1b      	lsrs	r3, r3, #16
 8006ad6:	041b      	lsls	r3, r3, #16
 8006ad8:	43db      	mvns	r3, r3
 8006ada:	401a      	ands	r2, r3
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	041b      	lsls	r3, r3, #16
 8006ae0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006aea:	bf00      	nop
 8006aec:	370c      	adds	r7, #12
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bc80      	pop	{r7}
 8006af2:	4770      	bx	lr

08006af4 <LL_RCC_SetRNGClockSource>:
{
 8006af4:	b480      	push	{r7}
 8006af6:	b083      	sub	sp, #12
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006afc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b04:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8006b08:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006b14:	bf00      	nop
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bc80      	pop	{r7}
 8006b1c:	4770      	bx	lr

08006b1e <LL_RCC_SetADCClockSource>:
{
 8006b1e:	b480      	push	{r7}
 8006b20:	b083      	sub	sp, #12
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006b26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b2e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006b32:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006b3e:	bf00      	nop
 8006b40:	370c      	adds	r7, #12
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bc80      	pop	{r7}
 8006b46:	4770      	bx	lr

08006b48 <LL_RCC_SetRTCClockSource>:
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8006b50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b58:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006b5c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	4313      	orrs	r3, r2
 8006b64:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8006b68:	bf00      	nop
 8006b6a:	370c      	adds	r7, #12
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bc80      	pop	{r7}
 8006b70:	4770      	bx	lr

08006b72 <LL_RCC_GetRTCClockSource>:
{
 8006b72:	b480      	push	{r7}
 8006b74:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006b76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bc80      	pop	{r7}
 8006b88:	4770      	bx	lr

08006b8a <LL_RCC_ForceBackupDomainReset>:
{
 8006b8a:	b480      	push	{r7}
 8006b8c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006b8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b96:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006b9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006ba2:	bf00      	nop
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bc80      	pop	{r7}
 8006ba8:	4770      	bx	lr

08006baa <LL_RCC_ReleaseBackupDomainReset>:
{
 8006baa:	b480      	push	{r7}
 8006bac:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006bae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bb6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006bba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bbe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006bc2:	bf00      	nop
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bc80      	pop	{r7}
 8006bc8:	4770      	bx	lr
	...

08006bcc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b086      	sub	sp, #24
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8006bd8:	2300      	movs	r3, #0
 8006bda:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8006bdc:	2300      	movs	r3, #0
 8006bde:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d058      	beq.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8006bec:	f7fe fd64 	bl	80056b8 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006bf0:	f7fb fae8 	bl	80021c4 <HAL_GetTick>
 8006bf4:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006bf6:	e009      	b.n	8006c0c <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bf8:	f7fb fae4 	bl	80021c4 <HAL_GetTick>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	1ad3      	subs	r3, r2, r3
 8006c02:	2b02      	cmp	r3, #2
 8006c04:	d902      	bls.n	8006c0c <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8006c06:	2303      	movs	r3, #3
 8006c08:	74fb      	strb	r3, [r7, #19]
        break;
 8006c0a:	e006      	b.n	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006c0c:	4b7b      	ldr	r3, [pc, #492]	@ (8006dfc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c18:	d1ee      	bne.n	8006bf8 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8006c1a:	7cfb      	ldrb	r3, [r7, #19]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d13c      	bne.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8006c20:	f7ff ffa7 	bl	8006b72 <LL_RCC_GetRTCClockSource>
 8006c24:	4602      	mov	r2, r0
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c2a:	429a      	cmp	r2, r3
 8006c2c:	d00f      	beq.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006c2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c3a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006c3c:	f7ff ffa5 	bl	8006b8a <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006c40:	f7ff ffb3 	bl	8006baa <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006c44:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	f003 0302 	and.w	r3, r3, #2
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d014      	beq.n	8006c82 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c58:	f7fb fab4 	bl	80021c4 <HAL_GetTick>
 8006c5c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8006c5e:	e00b      	b.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c60:	f7fb fab0 	bl	80021c4 <HAL_GetTick>
 8006c64:	4602      	mov	r2, r0
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	1ad3      	subs	r3, r2, r3
 8006c6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d902      	bls.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8006c72:	2303      	movs	r3, #3
 8006c74:	74fb      	strb	r3, [r7, #19]
            break;
 8006c76:	e004      	b.n	8006c82 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8006c78:	f7ff feb4 	bl	80069e4 <LL_RCC_LSE_IsReady>
 8006c7c:	4603      	mov	r3, r0
 8006c7e:	2b01      	cmp	r3, #1
 8006c80:	d1ee      	bne.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8006c82:	7cfb      	ldrb	r3, [r7, #19]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d105      	bne.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f7ff ff5b 	bl	8006b48 <LL_RCC_SetRTCClockSource>
 8006c92:	e004      	b.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006c94:	7cfb      	ldrb	r3, [r7, #19]
 8006c96:	74bb      	strb	r3, [r7, #18]
 8006c98:	e001      	b.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c9a:	7cfb      	ldrb	r3, [r7, #19]
 8006c9c:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f003 0301 	and.w	r3, r3, #1
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d004      	beq.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f7ff fea9 	bl	8006a06 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f003 0302 	and.w	r3, r3, #2
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d004      	beq.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f7ff fe9e 	bl	8006a06 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f003 0320 	and.w	r3, r3, #32
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d004      	beq.n	8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	691b      	ldr	r3, [r3, #16]
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f7ff fec0 	bl	8006a60 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d004      	beq.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6a1b      	ldr	r3, [r3, #32]
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7ff fee6 	bl	8006ac2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d004      	beq.n	8006d0c <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d06:	4618      	mov	r0, r3
 8006d08:	f7ff fedb 	bl	8006ac2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d004      	beq.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	f7ff fed0 	bl	8006ac2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d004      	beq.n	8006d38 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	695b      	ldr	r3, [r3, #20]
 8006d32:	4618      	mov	r0, r3
 8006d34:	f7ff fea9 	bl	8006a8a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d004      	beq.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	699b      	ldr	r3, [r3, #24]
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f7ff fe9e 	bl	8006a8a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d004      	beq.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	69db      	ldr	r3, [r3, #28]
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f7ff fe93 	bl	8006a8a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f003 0310 	and.w	r3, r3, #16
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d011      	beq.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	68db      	ldr	r3, [r3, #12]
 8006d74:	4618      	mov	r0, r3
 8006d76:	f7ff fe5e 	bl	8006a36 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d82:	d107      	bne.n	8006d94 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8006d84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d88:	68db      	ldr	r3, [r3, #12]
 8006d8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006d8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006d92:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d010      	beq.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006da4:	4618      	mov	r0, r3
 8006da6:	f7ff fea5 	bl	8006af4 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d107      	bne.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8006db2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006dbc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006dc0:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d011      	beq.n	8006df2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f7ff fea3 	bl	8006b1e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ddc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006de0:	d107      	bne.n	8006df2 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006de2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006de6:	68db      	ldr	r3, [r3, #12]
 8006de8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006df0:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8006df2:	7cbb      	ldrb	r3, [r7, #18]
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	3718      	adds	r7, #24
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bd80      	pop	{r7, pc}
 8006dfc:	58000400 	.word	0x58000400

08006e00 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b084      	sub	sp, #16
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d068      	beq.n	8006ee4 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006e18:	b2db      	uxtb	r3, r3
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d106      	bne.n	8006e2c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2200      	movs	r2, #0
 8006e22:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f7fa ff0c 	bl	8001c44 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2202      	movs	r2, #2
 8006e30:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006e34:	4b2e      	ldr	r3, [pc, #184]	@ (8006ef0 <HAL_RTC_Init+0xf0>)
 8006e36:	22ca      	movs	r2, #202	@ 0xca
 8006e38:	625a      	str	r2, [r3, #36]	@ 0x24
 8006e3a:	4b2d      	ldr	r3, [pc, #180]	@ (8006ef0 <HAL_RTC_Init+0xf0>)
 8006e3c:	2253      	movs	r2, #83	@ 0x53
 8006e3e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f000 fa0f 	bl	8007264 <RTC_EnterInitMode>
 8006e46:	4603      	mov	r3, r0
 8006e48:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 8006e4a:	7bfb      	ldrb	r3, [r7, #15]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d13f      	bne.n	8006ed0 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8006e50:	4b27      	ldr	r3, [pc, #156]	@ (8006ef0 <HAL_RTC_Init+0xf0>)
 8006e52:	699b      	ldr	r3, [r3, #24]
 8006e54:	4a26      	ldr	r2, [pc, #152]	@ (8006ef0 <HAL_RTC_Init+0xf0>)
 8006e56:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8006e5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e5e:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8006e60:	4b23      	ldr	r3, [pc, #140]	@ (8006ef0 <HAL_RTC_Init+0xf0>)
 8006e62:	699a      	ldr	r2, [r3, #24]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6859      	ldr	r1, [r3, #4]
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	691b      	ldr	r3, [r3, #16]
 8006e6c:	4319      	orrs	r1, r3
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	699b      	ldr	r3, [r3, #24]
 8006e72:	430b      	orrs	r3, r1
 8006e74:	491e      	ldr	r1, [pc, #120]	@ (8006ef0 <HAL_RTC_Init+0xf0>)
 8006e76:	4313      	orrs	r3, r2
 8006e78:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	68da      	ldr	r2, [r3, #12]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	041b      	lsls	r3, r3, #16
 8006e84:	491a      	ldr	r1, [pc, #104]	@ (8006ef0 <HAL_RTC_Init+0xf0>)
 8006e86:	4313      	orrs	r3, r2
 8006e88:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8006e8a:	4b19      	ldr	r3, [pc, #100]	@ (8006ef0 <HAL_RTC_Init+0xf0>)
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e9a:	430b      	orrs	r3, r1
 8006e9c:	4914      	ldr	r1, [pc, #80]	@ (8006ef0 <HAL_RTC_Init+0xf0>)
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f000 fa12 	bl	80072cc <RTC_ExitInitMode>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8006eac:	7bfb      	ldrb	r3, [r7, #15]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d10e      	bne.n	8006ed0 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 8006eb2:	4b0f      	ldr	r3, [pc, #60]	@ (8006ef0 <HAL_RTC_Init+0xf0>)
 8006eb4:	699b      	ldr	r3, [r3, #24]
 8006eb6:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6a19      	ldr	r1, [r3, #32]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	69db      	ldr	r3, [r3, #28]
 8006ec2:	4319      	orrs	r1, r3
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	695b      	ldr	r3, [r3, #20]
 8006ec8:	430b      	orrs	r3, r1
 8006eca:	4909      	ldr	r1, [pc, #36]	@ (8006ef0 <HAL_RTC_Init+0xf0>)
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006ed0:	4b07      	ldr	r3, [pc, #28]	@ (8006ef0 <HAL_RTC_Init+0xf0>)
 8006ed2:	22ff      	movs	r2, #255	@ 0xff
 8006ed4:	625a      	str	r2, [r3, #36]	@ 0x24

    if (status == HAL_OK)
 8006ed6:	7bfb      	ldrb	r3, [r7, #15]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d103      	bne.n	8006ee4 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 8006ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	3710      	adds	r7, #16
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}
 8006eee:	bf00      	nop
 8006ef0:	40002800 	.word	0x40002800

08006ef4 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006ef4:	b590      	push	{r4, r7, lr}
 8006ef6:	b087      	sub	sp, #28
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	60f8      	str	r0, [r7, #12]
 8006efc:	60b9      	str	r1, [r7, #8]
 8006efe:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8006f00:	2300      	movs	r3, #0
 8006f02:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006f0a:	2b01      	cmp	r3, #1
 8006f0c:	d101      	bne.n	8006f12 <HAL_RTC_SetAlarm_IT+0x1e>
 8006f0e:	2302      	movs	r3, #2
 8006f10:	e0f3      	b.n	80070fa <HAL_RTC_SetAlarm_IT+0x206>
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2201      	movs	r2, #1
 8006f16:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2202      	movs	r2, #2
 8006f1e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8006f22:	4b78      	ldr	r3, [pc, #480]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 8006f24:	68db      	ldr	r3, [r3, #12]
 8006f26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f2a:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f32:	d06a      	beq.n	800700a <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d13a      	bne.n	8006fb0 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8006f3a:	4b72      	ldr	r3, [pc, #456]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 8006f3c:	699b      	ldr	r3, [r3, #24]
 8006f3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d102      	bne.n	8006f4c <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	695b      	ldr	r3, [r3, #20]
 8006f50:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	781b      	ldrb	r3, [r3, #0]
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f000 f9f5 	bl	8007348 <RTC_ByteToBcd2>
 8006f5e:	4603      	mov	r3, r0
 8006f60:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	785b      	ldrb	r3, [r3, #1]
 8006f66:	4618      	mov	r0, r3
 8006f68:	f000 f9ee 	bl	8007348 <RTC_ByteToBcd2>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006f70:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	789b      	ldrb	r3, [r3, #2]
 8006f76:	4618      	mov	r0, r3
 8006f78:	f000 f9e6 	bl	8007348 <RTC_ByteToBcd2>
 8006f7c:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006f7e:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	78db      	ldrb	r3, [r3, #3]
 8006f86:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006f88:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006f92:	4618      	mov	r0, r3
 8006f94:	f000 f9d8 	bl	8007348 <RTC_ByteToBcd2>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006f9c:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006fa4:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006faa:	4313      	orrs	r3, r2
 8006fac:	617b      	str	r3, [r7, #20]
 8006fae:	e02c      	b.n	800700a <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	695b      	ldr	r3, [r3, #20]
 8006fb4:	f1b3 3f80 	cmp.w	r3, #2155905152	@ 0x80808080
 8006fb8:	d00d      	beq.n	8006fd6 <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	695b      	ldr	r3, [r3, #20]
 8006fbe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006fc2:	d008      	beq.n	8006fd6 <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8006fc4:	4b4f      	ldr	r3, [pc, #316]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 8006fc6:	699b      	ldr	r3, [r3, #24]
 8006fc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d102      	bne.n	8006fd6 <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	781b      	ldrb	r3, [r3, #0]
 8006fda:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	785b      	ldrb	r3, [r3, #1]
 8006fe0:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006fe2:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006fe4:	68ba      	ldr	r2, [r7, #8]
 8006fe6:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006fe8:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	78db      	ldrb	r3, [r3, #3]
 8006fee:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006ff0:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006ff8:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006ffa:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007000:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007006:	4313      	orrs	r3, r2
 8007008:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800700a:	4b3e      	ldr	r3, [pc, #248]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 800700c:	22ca      	movs	r2, #202	@ 0xca
 800700e:	625a      	str	r2, [r3, #36]	@ 0x24
 8007010:	4b3c      	ldr	r3, [pc, #240]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 8007012:	2253      	movs	r2, #83	@ 0x53
 8007014:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800701a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800701e:	d12c      	bne.n	800707a <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007020:	4b38      	ldr	r3, [pc, #224]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 8007022:	699b      	ldr	r3, [r3, #24]
 8007024:	4a37      	ldr	r2, [pc, #220]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 8007026:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800702a:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800702c:	4b35      	ldr	r3, [pc, #212]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 800702e:	2201      	movs	r2, #1
 8007030:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007038:	d107      	bne.n	800704a <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	699a      	ldr	r2, [r3, #24]
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	69db      	ldr	r3, [r3, #28]
 8007042:	4930      	ldr	r1, [pc, #192]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 8007044:	4313      	orrs	r3, r2
 8007046:	644b      	str	r3, [r1, #68]	@ 0x44
 8007048:	e006      	b.n	8007058 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800704a:	4a2e      	ldr	r2, [pc, #184]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8007050:	4a2c      	ldr	r2, [pc, #176]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	699b      	ldr	r3, [r3, #24]
 8007056:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8007058:	4a2a      	ldr	r2, [pc, #168]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	685b      	ldr	r3, [r3, #4]
 800705e:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007064:	f043 0201 	orr.w	r2, r3, #1
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800706c:	4b25      	ldr	r3, [pc, #148]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 800706e:	699b      	ldr	r3, [r3, #24]
 8007070:	4a24      	ldr	r2, [pc, #144]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 8007072:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 8007076:	6193      	str	r3, [r2, #24]
 8007078:	e02b      	b.n	80070d2 <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800707a:	4b22      	ldr	r3, [pc, #136]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 800707c:	699b      	ldr	r3, [r3, #24]
 800707e:	4a21      	ldr	r2, [pc, #132]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 8007080:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 8007084:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007086:	4b1f      	ldr	r3, [pc, #124]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 8007088:	2202      	movs	r2, #2
 800708a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007092:	d107      	bne.n	80070a4 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	699a      	ldr	r2, [r3, #24]
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	69db      	ldr	r3, [r3, #28]
 800709c:	4919      	ldr	r1, [pc, #100]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 800709e:	4313      	orrs	r3, r2
 80070a0:	64cb      	str	r3, [r1, #76]	@ 0x4c
 80070a2:	e006      	b.n	80070b2 <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 80070a4:	4a17      	ldr	r2, [pc, #92]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 80070aa:	4a16      	ldr	r2, [pc, #88]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	699b      	ldr	r3, [r3, #24]
 80070b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 80070b2:	4a14      	ldr	r2, [pc, #80]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070be:	f043 0202 	orr.w	r2, r3, #2
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80070c6:	4b0f      	ldr	r3, [pc, #60]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 80070c8:	699b      	ldr	r3, [r3, #24]
 80070ca:	4a0e      	ldr	r2, [pc, #56]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 80070cc:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 80070d0:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80070d2:	4b0d      	ldr	r3, [pc, #52]	@ (8007108 <HAL_RTC_SetAlarm_IT+0x214>)
 80070d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070d8:	4a0b      	ldr	r2, [pc, #44]	@ (8007108 <HAL_RTC_SetAlarm_IT+0x214>)
 80070da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070de:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80070e2:	4b08      	ldr	r3, [pc, #32]	@ (8007104 <HAL_RTC_SetAlarm_IT+0x210>)
 80070e4:	22ff      	movs	r2, #255	@ 0xff
 80070e6:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2201      	movs	r2, #1
 80070ec:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2200      	movs	r2, #0
 80070f4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80070f8:	2300      	movs	r3, #0
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	371c      	adds	r7, #28
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd90      	pop	{r4, r7, pc}
 8007102:	bf00      	nop
 8007104:	40002800 	.word	0x40002800
 8007108:	58000800 	.word	0x58000800

0800710c <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 800710c:	b480      	push	{r7}
 800710e:	b083      	sub	sp, #12
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
 8007114:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800711c:	2b01      	cmp	r3, #1
 800711e:	d101      	bne.n	8007124 <HAL_RTC_DeactivateAlarm+0x18>
 8007120:	2302      	movs	r3, #2
 8007122:	e048      	b.n	80071b6 <HAL_RTC_DeactivateAlarm+0xaa>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2201      	movs	r2, #1
 8007128:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2202      	movs	r2, #2
 8007130:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007134:	4b22      	ldr	r3, [pc, #136]	@ (80071c0 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007136:	22ca      	movs	r2, #202	@ 0xca
 8007138:	625a      	str	r2, [r3, #36]	@ 0x24
 800713a:	4b21      	ldr	r3, [pc, #132]	@ (80071c0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800713c:	2253      	movs	r2, #83	@ 0x53
 800713e:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007146:	d115      	bne.n	8007174 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007148:	4b1d      	ldr	r3, [pc, #116]	@ (80071c0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800714a:	699b      	ldr	r3, [r3, #24]
 800714c:	4a1c      	ldr	r2, [pc, #112]	@ (80071c0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800714e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007152:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8007154:	4b1a      	ldr	r3, [pc, #104]	@ (80071c0 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007156:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007158:	4a19      	ldr	r2, [pc, #100]	@ (80071c0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800715a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800715e:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007164:	f023 0201 	bic.w	r2, r3, #1
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800716c:	4b14      	ldr	r3, [pc, #80]	@ (80071c0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800716e:	2201      	movs	r2, #1
 8007170:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007172:	e014      	b.n	800719e <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007174:	4b12      	ldr	r3, [pc, #72]	@ (80071c0 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007176:	699b      	ldr	r3, [r3, #24]
 8007178:	4a11      	ldr	r2, [pc, #68]	@ (80071c0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800717a:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 800717e:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8007180:	4b0f      	ldr	r3, [pc, #60]	@ (80071c0 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007184:	4a0e      	ldr	r2, [pc, #56]	@ (80071c0 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007186:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800718a:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007190:	f023 0202 	bic.w	r2, r3, #2
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007198:	4b09      	ldr	r3, [pc, #36]	@ (80071c0 <HAL_RTC_DeactivateAlarm+0xb4>)
 800719a:	2202      	movs	r2, #2
 800719c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800719e:	4b08      	ldr	r3, [pc, #32]	@ (80071c0 <HAL_RTC_DeactivateAlarm+0xb4>)
 80071a0:	22ff      	movs	r2, #255	@ 0xff
 80071a2:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2201      	movs	r2, #1
 80071a8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2200      	movs	r2, #0
 80071b0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80071b4:	2300      	movs	r3, #0
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	370c      	adds	r7, #12
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bc80      	pop	{r7}
 80071be:	4770      	bx	lr
 80071c0:	40002800 	.word	0x40002800

080071c4 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b084      	sub	sp, #16
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 80071cc:	4b11      	ldr	r3, [pc, #68]	@ (8007214 <HAL_RTC_AlarmIRQHandler+0x50>)
 80071ce:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071d4:	4013      	ands	r3, r2
 80071d6:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f003 0301 	and.w	r3, r3, #1
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d005      	beq.n	80071ee <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80071e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007214 <HAL_RTC_AlarmIRQHandler+0x50>)
 80071e4:	2201      	movs	r2, #1
 80071e6:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f7fb fad8 	bl	800279e <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f003 0302 	and.w	r3, r3, #2
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d005      	beq.n	8007204 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80071f8:	4b06      	ldr	r3, [pc, #24]	@ (8007214 <HAL_RTC_AlarmIRQHandler+0x50>)
 80071fa:	2202      	movs	r2, #2
 80071fc:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f000 f94a 	bl	8007498 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 800720c:	bf00      	nop
 800720e:	3710      	adds	r7, #16
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}
 8007214:	40002800 	.word	0x40002800

08007218 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b084      	sub	sp, #16
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8007220:	4b0f      	ldr	r3, [pc, #60]	@ (8007260 <HAL_RTC_WaitForSynchro+0x48>)
 8007222:	68db      	ldr	r3, [r3, #12]
 8007224:	4a0e      	ldr	r2, [pc, #56]	@ (8007260 <HAL_RTC_WaitForSynchro+0x48>)
 8007226:	f023 0320 	bic.w	r3, r3, #32
 800722a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800722c:	f7fa ffca 	bl	80021c4 <HAL_GetTick>
 8007230:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007232:	e009      	b.n	8007248 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007234:	f7fa ffc6 	bl	80021c4 <HAL_GetTick>
 8007238:	4602      	mov	r2, r0
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	1ad3      	subs	r3, r2, r3
 800723e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007242:	d901      	bls.n	8007248 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007244:	2303      	movs	r3, #3
 8007246:	e006      	b.n	8007256 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007248:	4b05      	ldr	r3, [pc, #20]	@ (8007260 <HAL_RTC_WaitForSynchro+0x48>)
 800724a:	68db      	ldr	r3, [r3, #12]
 800724c:	f003 0320 	and.w	r3, r3, #32
 8007250:	2b00      	cmp	r3, #0
 8007252:	d0ef      	beq.n	8007234 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007254:	2300      	movs	r3, #0
}
 8007256:	4618      	mov	r0, r3
 8007258:	3710      	adds	r7, #16
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}
 800725e:	bf00      	nop
 8007260:	40002800 	.word	0x40002800

08007264 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b084      	sub	sp, #16
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800726c:	2300      	movs	r3, #0
 800726e:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8007270:	4b15      	ldr	r3, [pc, #84]	@ (80072c8 <RTC_EnterInitMode+0x64>)
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007278:	2b00      	cmp	r3, #0
 800727a:	d120      	bne.n	80072be <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800727c:	4b12      	ldr	r3, [pc, #72]	@ (80072c8 <RTC_EnterInitMode+0x64>)
 800727e:	68db      	ldr	r3, [r3, #12]
 8007280:	4a11      	ldr	r2, [pc, #68]	@ (80072c8 <RTC_EnterInitMode+0x64>)
 8007282:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007286:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8007288:	f7fa ff9c 	bl	80021c4 <HAL_GetTick>
 800728c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800728e:	e00d      	b.n	80072ac <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007290:	f7fa ff98 	bl	80021c4 <HAL_GetTick>
 8007294:	4602      	mov	r2, r0
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	1ad3      	subs	r3, r2, r3
 800729a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800729e:	d905      	bls.n	80072ac <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80072a0:	2303      	movs	r3, #3
 80072a2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2203      	movs	r2, #3
 80072a8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80072ac:	4b06      	ldr	r3, [pc, #24]	@ (80072c8 <RTC_EnterInitMode+0x64>)
 80072ae:	68db      	ldr	r3, [r3, #12]
 80072b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d102      	bne.n	80072be <RTC_EnterInitMode+0x5a>
 80072b8:	7bfb      	ldrb	r3, [r7, #15]
 80072ba:	2b03      	cmp	r3, #3
 80072bc:	d1e8      	bne.n	8007290 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 80072be:	7bfb      	ldrb	r3, [r7, #15]
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	3710      	adds	r7, #16
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd80      	pop	{r7, pc}
 80072c8:	40002800 	.word	0x40002800

080072cc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b084      	sub	sp, #16
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072d4:	2300      	movs	r3, #0
 80072d6:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80072d8:	4b1a      	ldr	r3, [pc, #104]	@ (8007344 <RTC_ExitInitMode+0x78>)
 80072da:	68db      	ldr	r3, [r3, #12]
 80072dc:	4a19      	ldr	r2, [pc, #100]	@ (8007344 <RTC_ExitInitMode+0x78>)
 80072de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072e2:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80072e4:	4b17      	ldr	r3, [pc, #92]	@ (8007344 <RTC_ExitInitMode+0x78>)
 80072e6:	699b      	ldr	r3, [r3, #24]
 80072e8:	f003 0320 	and.w	r3, r3, #32
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d10c      	bne.n	800730a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f7ff ff91 	bl	8007218 <HAL_RTC_WaitForSynchro>
 80072f6:	4603      	mov	r3, r0
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d01e      	beq.n	800733a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2203      	movs	r2, #3
 8007300:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8007304:	2303      	movs	r3, #3
 8007306:	73fb      	strb	r3, [r7, #15]
 8007308:	e017      	b.n	800733a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800730a:	4b0e      	ldr	r3, [pc, #56]	@ (8007344 <RTC_ExitInitMode+0x78>)
 800730c:	699b      	ldr	r3, [r3, #24]
 800730e:	4a0d      	ldr	r2, [pc, #52]	@ (8007344 <RTC_ExitInitMode+0x78>)
 8007310:	f023 0320 	bic.w	r3, r3, #32
 8007314:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f7ff ff7e 	bl	8007218 <HAL_RTC_WaitForSynchro>
 800731c:	4603      	mov	r3, r0
 800731e:	2b00      	cmp	r3, #0
 8007320:	d005      	beq.n	800732e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2203      	movs	r2, #3
 8007326:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 800732a:	2303      	movs	r3, #3
 800732c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800732e:	4b05      	ldr	r3, [pc, #20]	@ (8007344 <RTC_ExitInitMode+0x78>)
 8007330:	699b      	ldr	r3, [r3, #24]
 8007332:	4a04      	ldr	r2, [pc, #16]	@ (8007344 <RTC_ExitInitMode+0x78>)
 8007334:	f043 0320 	orr.w	r3, r3, #32
 8007338:	6193      	str	r3, [r2, #24]
  }

  return status;
 800733a:	7bfb      	ldrb	r3, [r7, #15]
}
 800733c:	4618      	mov	r0, r3
 800733e:	3710      	adds	r7, #16
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}
 8007344:	40002800 	.word	0x40002800

08007348 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007348:	b480      	push	{r7}
 800734a:	b085      	sub	sp, #20
 800734c:	af00      	add	r7, sp, #0
 800734e:	4603      	mov	r3, r0
 8007350:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007352:	2300      	movs	r3, #0
 8007354:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8007356:	79fb      	ldrb	r3, [r7, #7]
 8007358:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800735a:	e005      	b.n	8007368 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	3301      	adds	r3, #1
 8007360:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8007362:	7afb      	ldrb	r3, [r7, #11]
 8007364:	3b0a      	subs	r3, #10
 8007366:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8007368:	7afb      	ldrb	r3, [r7, #11]
 800736a:	2b09      	cmp	r3, #9
 800736c:	d8f6      	bhi.n	800735c <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	b2db      	uxtb	r3, r3
 8007372:	011b      	lsls	r3, r3, #4
 8007374:	b2da      	uxtb	r2, r3
 8007376:	7afb      	ldrb	r3, [r7, #11]
 8007378:	4313      	orrs	r3, r2
 800737a:	b2db      	uxtb	r3, r3
}
 800737c:	4618      	mov	r0, r3
 800737e:	3714      	adds	r7, #20
 8007380:	46bd      	mov	sp, r7
 8007382:	bc80      	pop	{r7}
 8007384:	4770      	bx	lr
	...

08007388 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8007388:	b480      	push	{r7}
 800738a:	b083      	sub	sp, #12
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007396:	2b01      	cmp	r3, #1
 8007398:	d101      	bne.n	800739e <HAL_RTCEx_EnableBypassShadow+0x16>
 800739a:	2302      	movs	r3, #2
 800739c:	e01f      	b.n	80073de <HAL_RTCEx_EnableBypassShadow+0x56>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2201      	movs	r2, #1
 80073a2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2202      	movs	r2, #2
 80073aa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80073ae:	4b0e      	ldr	r3, [pc, #56]	@ (80073e8 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80073b0:	22ca      	movs	r2, #202	@ 0xca
 80073b2:	625a      	str	r2, [r3, #36]	@ 0x24
 80073b4:	4b0c      	ldr	r3, [pc, #48]	@ (80073e8 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80073b6:	2253      	movs	r2, #83	@ 0x53
 80073b8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80073ba:	4b0b      	ldr	r3, [pc, #44]	@ (80073e8 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80073bc:	699b      	ldr	r3, [r3, #24]
 80073be:	4a0a      	ldr	r2, [pc, #40]	@ (80073e8 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80073c0:	f043 0320 	orr.w	r3, r3, #32
 80073c4:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80073c6:	4b08      	ldr	r3, [pc, #32]	@ (80073e8 <HAL_RTCEx_EnableBypassShadow+0x60>)
 80073c8:	22ff      	movs	r2, #255	@ 0xff
 80073ca:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2201      	movs	r2, #1
 80073d0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2200      	movs	r2, #0
 80073d8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80073dc:	2300      	movs	r3, #0
}
 80073de:	4618      	mov	r0, r3
 80073e0:	370c      	adds	r7, #12
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bc80      	pop	{r7}
 80073e6:	4770      	bx	lr
 80073e8:	40002800 	.word	0x40002800

080073ec <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b083      	sub	sp, #12
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80073fa:	2b01      	cmp	r3, #1
 80073fc:	d101      	bne.n	8007402 <HAL_RTCEx_SetSSRU_IT+0x16>
 80073fe:	2302      	movs	r3, #2
 8007400:	e027      	b.n	8007452 <HAL_RTCEx_SetSSRU_IT+0x66>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2201      	movs	r2, #1
 8007406:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2202      	movs	r2, #2
 800740e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007412:	4b12      	ldr	r3, [pc, #72]	@ (800745c <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007414:	22ca      	movs	r2, #202	@ 0xca
 8007416:	625a      	str	r2, [r3, #36]	@ 0x24
 8007418:	4b10      	ldr	r3, [pc, #64]	@ (800745c <HAL_RTCEx_SetSSRU_IT+0x70>)
 800741a:	2253      	movs	r2, #83	@ 0x53
 800741c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 800741e:	4b0f      	ldr	r3, [pc, #60]	@ (800745c <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007420:	699b      	ldr	r3, [r3, #24]
 8007422:	4a0e      	ldr	r2, [pc, #56]	@ (800745c <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007424:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007428:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 800742a:	4b0d      	ldr	r3, [pc, #52]	@ (8007460 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800742c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007430:	4a0b      	ldr	r2, [pc, #44]	@ (8007460 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007432:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007436:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800743a:	4b08      	ldr	r3, [pc, #32]	@ (800745c <HAL_RTCEx_SetSSRU_IT+0x70>)
 800743c:	22ff      	movs	r2, #255	@ 0xff
 800743e:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2201      	movs	r2, #1
 8007444:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007450:	2300      	movs	r3, #0
}
 8007452:	4618      	mov	r0, r3
 8007454:	370c      	adds	r7, #12
 8007456:	46bd      	mov	sp, r7
 8007458:	bc80      	pop	{r7}
 800745a:	4770      	bx	lr
 800745c:	40002800 	.word	0x40002800
 8007460:	58000800 	.word	0x58000800

08007464 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b082      	sub	sp, #8
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 800746c:	4b09      	ldr	r3, [pc, #36]	@ (8007494 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800746e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007474:	2b00      	cmp	r3, #0
 8007476:	d005      	beq.n	8007484 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8007478:	4b06      	ldr	r3, [pc, #24]	@ (8007494 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800747a:	2240      	movs	r2, #64	@ 0x40
 800747c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f7fb f997 	bl	80027b2 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2201      	movs	r2, #1
 8007488:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 800748c:	bf00      	nop
 800748e:	3708      	adds	r7, #8
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}
 8007494:	40002800 	.word	0x40002800

08007498 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007498:	b480      	push	{r7}
 800749a:	b083      	sub	sp, #12
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80074a0:	bf00      	nop
 80074a2:	370c      	adds	r7, #12
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bc80      	pop	{r7}
 80074a8:	4770      	bx	lr
	...

080074ac <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b087      	sub	sp, #28
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	60f8      	str	r0, [r7, #12]
 80074b4:	60b9      	str	r1, [r7, #8]
 80074b6:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 80074b8:	4b07      	ldr	r3, [pc, #28]	@ (80074d8 <HAL_RTCEx_BKUPWrite+0x2c>)
 80074ba:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	009b      	lsls	r3, r3, #2
 80074c0:	697a      	ldr	r2, [r7, #20]
 80074c2:	4413      	add	r3, r2
 80074c4:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	687a      	ldr	r2, [r7, #4]
 80074ca:	601a      	str	r2, [r3, #0]
}
 80074cc:	bf00      	nop
 80074ce:	371c      	adds	r7, #28
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bc80      	pop	{r7}
 80074d4:	4770      	bx	lr
 80074d6:	bf00      	nop
 80074d8:	4000b100 	.word	0x4000b100

080074dc <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80074dc:	b480      	push	{r7}
 80074de:	b085      	sub	sp, #20
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
 80074e4:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 80074e6:	4b07      	ldr	r3, [pc, #28]	@ (8007504 <HAL_RTCEx_BKUPRead+0x28>)
 80074e8:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	009b      	lsls	r3, r3, #2
 80074ee:	68fa      	ldr	r2, [r7, #12]
 80074f0:	4413      	add	r3, r2
 80074f2:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	3714      	adds	r7, #20
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bc80      	pop	{r7}
 8007500:	4770      	bx	lr
 8007502:	bf00      	nop
 8007504:	4000b100 	.word	0x4000b100

08007508 <LL_PWR_SetRadioBusyTrigger>:
{
 8007508:	b480      	push	{r7}
 800750a:	b083      	sub	sp, #12
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8007510:	4b06      	ldr	r3, [pc, #24]	@ (800752c <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007518:	4904      	ldr	r1, [pc, #16]	@ (800752c <LL_PWR_SetRadioBusyTrigger+0x24>)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	4313      	orrs	r3, r2
 800751e:	608b      	str	r3, [r1, #8]
}
 8007520:	bf00      	nop
 8007522:	370c      	adds	r7, #12
 8007524:	46bd      	mov	sp, r7
 8007526:	bc80      	pop	{r7}
 8007528:	4770      	bx	lr
 800752a:	bf00      	nop
 800752c:	58000400 	.word	0x58000400

08007530 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8007530:	b480      	push	{r7}
 8007532:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007534:	4b05      	ldr	r3, [pc, #20]	@ (800754c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007536:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800753a:	4a04      	ldr	r2, [pc, #16]	@ (800754c <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800753c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007540:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007544:	bf00      	nop
 8007546:	46bd      	mov	sp, r7
 8007548:	bc80      	pop	{r7}
 800754a:	4770      	bx	lr
 800754c:	58000400 	.word	0x58000400

08007550 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8007550:	b480      	push	{r7}
 8007552:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007554:	4b05      	ldr	r3, [pc, #20]	@ (800756c <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007556:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800755a:	4a04      	ldr	r2, [pc, #16]	@ (800756c <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800755c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007560:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007564:	bf00      	nop
 8007566:	46bd      	mov	sp, r7
 8007568:	bc80      	pop	{r7}
 800756a:	4770      	bx	lr
 800756c:	58000400 	.word	0x58000400

08007570 <LL_PWR_ClearFlag_RFBUSY>:
{
 8007570:	b480      	push	{r7}
 8007572:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8007574:	4b03      	ldr	r3, [pc, #12]	@ (8007584 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8007576:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800757a:	619a      	str	r2, [r3, #24]
}
 800757c:	bf00      	nop
 800757e:	46bd      	mov	sp, r7
 8007580:	bc80      	pop	{r7}
 8007582:	4770      	bx	lr
 8007584:	58000400 	.word	0x58000400

08007588 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 8007588:	b480      	push	{r7}
 800758a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 800758c:	4b06      	ldr	r3, [pc, #24]	@ (80075a8 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 800758e:	695b      	ldr	r3, [r3, #20]
 8007590:	f003 0302 	and.w	r3, r3, #2
 8007594:	2b02      	cmp	r3, #2
 8007596:	d101      	bne.n	800759c <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8007598:	2301      	movs	r3, #1
 800759a:	e000      	b.n	800759e <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 800759c:	2300      	movs	r3, #0
}
 800759e:	4618      	mov	r0, r3
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bc80      	pop	{r7}
 80075a4:	4770      	bx	lr
 80075a6:	bf00      	nop
 80075a8:	58000400 	.word	0x58000400

080075ac <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 80075ac:	b480      	push	{r7}
 80075ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 80075b0:	4b06      	ldr	r3, [pc, #24]	@ (80075cc <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 80075b2:	695b      	ldr	r3, [r3, #20]
 80075b4:	f003 0304 	and.w	r3, r3, #4
 80075b8:	2b04      	cmp	r3, #4
 80075ba:	d101      	bne.n	80075c0 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 80075bc:	2301      	movs	r3, #1
 80075be:	e000      	b.n	80075c2 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 80075c0:	2300      	movs	r3, #0
}
 80075c2:	4618      	mov	r0, r3
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bc80      	pop	{r7}
 80075c8:	4770      	bx	lr
 80075ca:	bf00      	nop
 80075cc:	58000400 	.word	0x58000400

080075d0 <LL_RCC_RF_DisableReset>:
{
 80075d0:	b480      	push	{r7}
 80075d2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 80075d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80075d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80075e0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80075e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80075e8:	bf00      	nop
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bc80      	pop	{r7}
 80075ee:	4770      	bx	lr

080075f0 <LL_RCC_IsRFUnderReset>:
{
 80075f0:	b480      	push	{r7}
 80075f2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 80075f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80075f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80075fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007600:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007604:	d101      	bne.n	800760a <LL_RCC_IsRFUnderReset+0x1a>
 8007606:	2301      	movs	r3, #1
 8007608:	e000      	b.n	800760c <LL_RCC_IsRFUnderReset+0x1c>
 800760a:	2300      	movs	r3, #0
}
 800760c:	4618      	mov	r0, r3
 800760e:	46bd      	mov	sp, r7
 8007610:	bc80      	pop	{r7}
 8007612:	4770      	bx	lr

08007614 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8007614:	b480      	push	{r7}
 8007616:	b083      	sub	sp, #12
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800761c:	4b06      	ldr	r3, [pc, #24]	@ (8007638 <LL_EXTI_EnableIT_32_63+0x24>)
 800761e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8007622:	4905      	ldr	r1, [pc, #20]	@ (8007638 <LL_EXTI_EnableIT_32_63+0x24>)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	4313      	orrs	r3, r2
 8007628:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800762c:	bf00      	nop
 800762e:	370c      	adds	r7, #12
 8007630:	46bd      	mov	sp, r7
 8007632:	bc80      	pop	{r7}
 8007634:	4770      	bx	lr
 8007636:	bf00      	nop
 8007638:	58000800 	.word	0x58000800

0800763c <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b084      	sub	sp, #16
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d103      	bne.n	8007652 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 800764a:	2301      	movs	r3, #1
 800764c:	73fb      	strb	r3, [r7, #15]
    return status;
 800764e:	7bfb      	ldrb	r3, [r7, #15]
 8007650:	e04b      	b.n	80076ea <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 8007652:	2300      	movs	r3, #0
 8007654:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	799b      	ldrb	r3, [r3, #6]
 800765a:	b2db      	uxtb	r3, r3
 800765c:	2b00      	cmp	r3, #0
 800765e:	d105      	bne.n	800766c <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2200      	movs	r2, #0
 8007664:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f7fa fc04 	bl	8001e74 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2202      	movs	r2, #2
 8007670:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 8007672:	f7ff ffad 	bl	80075d0 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007676:	4b1f      	ldr	r3, [pc, #124]	@ (80076f4 <HAL_SUBGHZ_Init+0xb8>)
 8007678:	681a      	ldr	r2, [r3, #0]
 800767a:	4613      	mov	r3, r2
 800767c:	00db      	lsls	r3, r3, #3
 800767e:	1a9b      	subs	r3, r3, r2
 8007680:	009b      	lsls	r3, r3, #2
 8007682:	0cdb      	lsrs	r3, r3, #19
 8007684:	2264      	movs	r2, #100	@ 0x64
 8007686:	fb02 f303 	mul.w	r3, r2, r3
 800768a:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d105      	bne.n	800769e <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 8007692:	2301      	movs	r3, #1
 8007694:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2201      	movs	r2, #1
 800769a:	609a      	str	r2, [r3, #8]
      break;
 800769c:	e007      	b.n	80076ae <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	3b01      	subs	r3, #1
 80076a2:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 80076a4:	f7ff ffa4 	bl	80075f0 <LL_RCC_IsRFUnderReset>
 80076a8:	4603      	mov	r3, r0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d1ee      	bne.n	800768c <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 80076ae:	f7ff ff3f 	bl	8007530 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 80076b2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80076b6:	f7ff ffad 	bl	8007614 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 80076ba:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80076be:	f7ff ff23 	bl	8007508 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 80076c2:	f7ff ff55 	bl	8007570 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 80076c6:	7bfb      	ldrb	r3, [r7, #15]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d10a      	bne.n	80076e2 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4618      	mov	r0, r3
 80076d2:	f000 faaf 	bl	8007c34 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2201      	movs	r2, #1
 80076da:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2200      	movs	r2, #0
 80076e0:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2201      	movs	r2, #1
 80076e6:	719a      	strb	r2, [r3, #6]

  return status;
 80076e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3710      	adds	r7, #16
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}
 80076f2:	bf00      	nop
 80076f4:	20000000 	.word	0x20000000

080076f8 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b086      	sub	sp, #24
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	60f8      	str	r0, [r7, #12]
 8007700:	607a      	str	r2, [r7, #4]
 8007702:	461a      	mov	r2, r3
 8007704:	460b      	mov	r3, r1
 8007706:	817b      	strh	r3, [r7, #10]
 8007708:	4613      	mov	r3, r2
 800770a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	799b      	ldrb	r3, [r3, #6]
 8007710:	b2db      	uxtb	r3, r3
 8007712:	2b01      	cmp	r3, #1
 8007714:	d14a      	bne.n	80077ac <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	795b      	ldrb	r3, [r3, #5]
 800771a:	2b01      	cmp	r3, #1
 800771c:	d101      	bne.n	8007722 <HAL_SUBGHZ_WriteRegisters+0x2a>
 800771e:	2302      	movs	r3, #2
 8007720:	e045      	b.n	80077ae <HAL_SUBGHZ_WriteRegisters+0xb6>
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	2201      	movs	r2, #1
 8007726:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	2202      	movs	r2, #2
 800772c:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800772e:	68f8      	ldr	r0, [r7, #12]
 8007730:	f000 fb4e 	bl	8007dd0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007734:	f7ff ff0c 	bl	8007550 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8007738:	210d      	movs	r1, #13
 800773a:	68f8      	ldr	r0, [r7, #12]
 800773c:	f000 fa9a 	bl	8007c74 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007740:	897b      	ldrh	r3, [r7, #10]
 8007742:	0a1b      	lsrs	r3, r3, #8
 8007744:	b29b      	uxth	r3, r3
 8007746:	b2db      	uxtb	r3, r3
 8007748:	4619      	mov	r1, r3
 800774a:	68f8      	ldr	r0, [r7, #12]
 800774c:	f000 fa92 	bl	8007c74 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007750:	897b      	ldrh	r3, [r7, #10]
 8007752:	b2db      	uxtb	r3, r3
 8007754:	4619      	mov	r1, r3
 8007756:	68f8      	ldr	r0, [r7, #12]
 8007758:	f000 fa8c 	bl	8007c74 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800775c:	2300      	movs	r3, #0
 800775e:	82bb      	strh	r3, [r7, #20]
 8007760:	e00a      	b.n	8007778 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007762:	8abb      	ldrh	r3, [r7, #20]
 8007764:	687a      	ldr	r2, [r7, #4]
 8007766:	4413      	add	r3, r2
 8007768:	781b      	ldrb	r3, [r3, #0]
 800776a:	4619      	mov	r1, r3
 800776c:	68f8      	ldr	r0, [r7, #12]
 800776e:	f000 fa81 	bl	8007c74 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007772:	8abb      	ldrh	r3, [r7, #20]
 8007774:	3301      	adds	r3, #1
 8007776:	82bb      	strh	r3, [r7, #20]
 8007778:	8aba      	ldrh	r2, [r7, #20]
 800777a:	893b      	ldrh	r3, [r7, #8]
 800777c:	429a      	cmp	r2, r3
 800777e:	d3f0      	bcc.n	8007762 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007780:	f7ff fed6 	bl	8007530 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007784:	68f8      	ldr	r0, [r7, #12]
 8007786:	f000 fb47 	bl	8007e18 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d002      	beq.n	8007798 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8007792:	2301      	movs	r3, #1
 8007794:	75fb      	strb	r3, [r7, #23]
 8007796:	e001      	b.n	800779c <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007798:	2300      	movs	r3, #0
 800779a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2201      	movs	r2, #1
 80077a0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	2200      	movs	r2, #0
 80077a6:	715a      	strb	r2, [r3, #5]

    return status;
 80077a8:	7dfb      	ldrb	r3, [r7, #23]
 80077aa:	e000      	b.n	80077ae <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80077ac:	2302      	movs	r3, #2
  }
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3718      	adds	r7, #24
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}

080077b6 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 80077b6:	b580      	push	{r7, lr}
 80077b8:	b088      	sub	sp, #32
 80077ba:	af00      	add	r7, sp, #0
 80077bc:	60f8      	str	r0, [r7, #12]
 80077be:	607a      	str	r2, [r7, #4]
 80077c0:	461a      	mov	r2, r3
 80077c2:	460b      	mov	r3, r1
 80077c4:	817b      	strh	r3, [r7, #10]
 80077c6:	4613      	mov	r3, r2
 80077c8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	799b      	ldrb	r3, [r3, #6]
 80077d2:	b2db      	uxtb	r3, r3
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d14a      	bne.n	800786e <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	795b      	ldrb	r3, [r3, #5]
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d101      	bne.n	80077e4 <HAL_SUBGHZ_ReadRegisters+0x2e>
 80077e0:	2302      	movs	r3, #2
 80077e2:	e045      	b.n	8007870 <HAL_SUBGHZ_ReadRegisters+0xba>
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2201      	movs	r2, #1
 80077e8:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80077ea:	68f8      	ldr	r0, [r7, #12]
 80077ec:	f000 faf0 	bl	8007dd0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80077f0:	f7ff feae 	bl	8007550 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 80077f4:	211d      	movs	r1, #29
 80077f6:	68f8      	ldr	r0, [r7, #12]
 80077f8:	f000 fa3c 	bl	8007c74 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 80077fc:	897b      	ldrh	r3, [r7, #10]
 80077fe:	0a1b      	lsrs	r3, r3, #8
 8007800:	b29b      	uxth	r3, r3
 8007802:	b2db      	uxtb	r3, r3
 8007804:	4619      	mov	r1, r3
 8007806:	68f8      	ldr	r0, [r7, #12]
 8007808:	f000 fa34 	bl	8007c74 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800780c:	897b      	ldrh	r3, [r7, #10]
 800780e:	b2db      	uxtb	r3, r3
 8007810:	4619      	mov	r1, r3
 8007812:	68f8      	ldr	r0, [r7, #12]
 8007814:	f000 fa2e 	bl	8007c74 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8007818:	2100      	movs	r1, #0
 800781a:	68f8      	ldr	r0, [r7, #12]
 800781c:	f000 fa2a 	bl	8007c74 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007820:	2300      	movs	r3, #0
 8007822:	82fb      	strh	r3, [r7, #22]
 8007824:	e009      	b.n	800783a <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007826:	69b9      	ldr	r1, [r7, #24]
 8007828:	68f8      	ldr	r0, [r7, #12]
 800782a:	f000 fa79 	bl	8007d20 <SUBGHZSPI_Receive>
      pData++;
 800782e:	69bb      	ldr	r3, [r7, #24]
 8007830:	3301      	adds	r3, #1
 8007832:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007834:	8afb      	ldrh	r3, [r7, #22]
 8007836:	3301      	adds	r3, #1
 8007838:	82fb      	strh	r3, [r7, #22]
 800783a:	8afa      	ldrh	r2, [r7, #22]
 800783c:	893b      	ldrh	r3, [r7, #8]
 800783e:	429a      	cmp	r2, r3
 8007840:	d3f1      	bcc.n	8007826 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007842:	f7ff fe75 	bl	8007530 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007846:	68f8      	ldr	r0, [r7, #12]
 8007848:	f000 fae6 	bl	8007e18 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	689b      	ldr	r3, [r3, #8]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d002      	beq.n	800785a <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8007854:	2301      	movs	r3, #1
 8007856:	77fb      	strb	r3, [r7, #31]
 8007858:	e001      	b.n	800785e <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 800785a:	2300      	movs	r3, #0
 800785c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2201      	movs	r2, #1
 8007862:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	2200      	movs	r2, #0
 8007868:	715a      	strb	r2, [r3, #5]

    return status;
 800786a:	7ffb      	ldrb	r3, [r7, #31]
 800786c:	e000      	b.n	8007870 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 800786e:	2302      	movs	r3, #2
  }
}
 8007870:	4618      	mov	r0, r3
 8007872:	3720      	adds	r7, #32
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}

08007878 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b086      	sub	sp, #24
 800787c:	af00      	add	r7, sp, #0
 800787e:	60f8      	str	r0, [r7, #12]
 8007880:	607a      	str	r2, [r7, #4]
 8007882:	461a      	mov	r2, r3
 8007884:	460b      	mov	r3, r1
 8007886:	72fb      	strb	r3, [r7, #11]
 8007888:	4613      	mov	r3, r2
 800788a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	799b      	ldrb	r3, [r3, #6]
 8007890:	b2db      	uxtb	r3, r3
 8007892:	2b01      	cmp	r3, #1
 8007894:	d14a      	bne.n	800792c <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	795b      	ldrb	r3, [r3, #5]
 800789a:	2b01      	cmp	r3, #1
 800789c:	d101      	bne.n	80078a2 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 800789e:	2302      	movs	r3, #2
 80078a0:	e045      	b.n	800792e <HAL_SUBGHZ_ExecSetCmd+0xb6>
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	2201      	movs	r2, #1
 80078a6:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80078a8:	68f8      	ldr	r0, [r7, #12]
 80078aa:	f000 fa91 	bl	8007dd0 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 80078ae:	7afb      	ldrb	r3, [r7, #11]
 80078b0:	2b84      	cmp	r3, #132	@ 0x84
 80078b2:	d002      	beq.n	80078ba <HAL_SUBGHZ_ExecSetCmd+0x42>
 80078b4:	7afb      	ldrb	r3, [r7, #11]
 80078b6:	2b94      	cmp	r3, #148	@ 0x94
 80078b8:	d103      	bne.n	80078c2 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	2201      	movs	r2, #1
 80078be:	711a      	strb	r2, [r3, #4]
 80078c0:	e002      	b.n	80078c8 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	2200      	movs	r2, #0
 80078c6:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80078c8:	f7ff fe42 	bl	8007550 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80078cc:	7afb      	ldrb	r3, [r7, #11]
 80078ce:	4619      	mov	r1, r3
 80078d0:	68f8      	ldr	r0, [r7, #12]
 80078d2:	f000 f9cf 	bl	8007c74 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80078d6:	2300      	movs	r3, #0
 80078d8:	82bb      	strh	r3, [r7, #20]
 80078da:	e00a      	b.n	80078f2 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80078dc:	8abb      	ldrh	r3, [r7, #20]
 80078de:	687a      	ldr	r2, [r7, #4]
 80078e0:	4413      	add	r3, r2
 80078e2:	781b      	ldrb	r3, [r3, #0]
 80078e4:	4619      	mov	r1, r3
 80078e6:	68f8      	ldr	r0, [r7, #12]
 80078e8:	f000 f9c4 	bl	8007c74 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80078ec:	8abb      	ldrh	r3, [r7, #20]
 80078ee:	3301      	adds	r3, #1
 80078f0:	82bb      	strh	r3, [r7, #20]
 80078f2:	8aba      	ldrh	r2, [r7, #20]
 80078f4:	893b      	ldrh	r3, [r7, #8]
 80078f6:	429a      	cmp	r2, r3
 80078f8:	d3f0      	bcc.n	80078dc <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80078fa:	f7ff fe19 	bl	8007530 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 80078fe:	7afb      	ldrb	r3, [r7, #11]
 8007900:	2b84      	cmp	r3, #132	@ 0x84
 8007902:	d002      	beq.n	800790a <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007904:	68f8      	ldr	r0, [r7, #12]
 8007906:	f000 fa87 	bl	8007e18 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	689b      	ldr	r3, [r3, #8]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d002      	beq.n	8007918 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8007912:	2301      	movs	r3, #1
 8007914:	75fb      	strb	r3, [r7, #23]
 8007916:	e001      	b.n	800791c <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007918:	2300      	movs	r3, #0
 800791a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	2201      	movs	r2, #1
 8007920:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2200      	movs	r2, #0
 8007926:	715a      	strb	r2, [r3, #5]

    return status;
 8007928:	7dfb      	ldrb	r3, [r7, #23]
 800792a:	e000      	b.n	800792e <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800792c:	2302      	movs	r3, #2
  }
}
 800792e:	4618      	mov	r0, r3
 8007930:	3718      	adds	r7, #24
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}

08007936 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007936:	b580      	push	{r7, lr}
 8007938:	b088      	sub	sp, #32
 800793a:	af00      	add	r7, sp, #0
 800793c:	60f8      	str	r0, [r7, #12]
 800793e:	607a      	str	r2, [r7, #4]
 8007940:	461a      	mov	r2, r3
 8007942:	460b      	mov	r3, r1
 8007944:	72fb      	strb	r3, [r7, #11]
 8007946:	4613      	mov	r3, r2
 8007948:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	799b      	ldrb	r3, [r3, #6]
 8007952:	b2db      	uxtb	r3, r3
 8007954:	2b01      	cmp	r3, #1
 8007956:	d13d      	bne.n	80079d4 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	795b      	ldrb	r3, [r3, #5]
 800795c:	2b01      	cmp	r3, #1
 800795e:	d101      	bne.n	8007964 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8007960:	2302      	movs	r3, #2
 8007962:	e038      	b.n	80079d6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2201      	movs	r2, #1
 8007968:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800796a:	68f8      	ldr	r0, [r7, #12]
 800796c:	f000 fa30 	bl	8007dd0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007970:	f7ff fdee 	bl	8007550 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007974:	7afb      	ldrb	r3, [r7, #11]
 8007976:	4619      	mov	r1, r3
 8007978:	68f8      	ldr	r0, [r7, #12]
 800797a:	f000 f97b 	bl	8007c74 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800797e:	2100      	movs	r1, #0
 8007980:	68f8      	ldr	r0, [r7, #12]
 8007982:	f000 f977 	bl	8007c74 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007986:	2300      	movs	r3, #0
 8007988:	82fb      	strh	r3, [r7, #22]
 800798a:	e009      	b.n	80079a0 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800798c:	69b9      	ldr	r1, [r7, #24]
 800798e:	68f8      	ldr	r0, [r7, #12]
 8007990:	f000 f9c6 	bl	8007d20 <SUBGHZSPI_Receive>
      pData++;
 8007994:	69bb      	ldr	r3, [r7, #24]
 8007996:	3301      	adds	r3, #1
 8007998:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800799a:	8afb      	ldrh	r3, [r7, #22]
 800799c:	3301      	adds	r3, #1
 800799e:	82fb      	strh	r3, [r7, #22]
 80079a0:	8afa      	ldrh	r2, [r7, #22]
 80079a2:	893b      	ldrh	r3, [r7, #8]
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d3f1      	bcc.n	800798c <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80079a8:	f7ff fdc2 	bl	8007530 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80079ac:	68f8      	ldr	r0, [r7, #12]
 80079ae:	f000 fa33 	bl	8007e18 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d002      	beq.n	80079c0 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 80079ba:	2301      	movs	r3, #1
 80079bc:	77fb      	strb	r3, [r7, #31]
 80079be:	e001      	b.n	80079c4 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 80079c0:	2300      	movs	r3, #0
 80079c2:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2201      	movs	r2, #1
 80079c8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	2200      	movs	r2, #0
 80079ce:	715a      	strb	r2, [r3, #5]

    return status;
 80079d0:	7ffb      	ldrb	r3, [r7, #31]
 80079d2:	e000      	b.n	80079d6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80079d4:	2302      	movs	r3, #2
  }
}
 80079d6:	4618      	mov	r0, r3
 80079d8:	3720      	adds	r7, #32
 80079da:	46bd      	mov	sp, r7
 80079dc:	bd80      	pop	{r7, pc}

080079de <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 80079de:	b580      	push	{r7, lr}
 80079e0:	b086      	sub	sp, #24
 80079e2:	af00      	add	r7, sp, #0
 80079e4:	60f8      	str	r0, [r7, #12]
 80079e6:	607a      	str	r2, [r7, #4]
 80079e8:	461a      	mov	r2, r3
 80079ea:	460b      	mov	r3, r1
 80079ec:	72fb      	strb	r3, [r7, #11]
 80079ee:	4613      	mov	r3, r2
 80079f0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	799b      	ldrb	r3, [r3, #6]
 80079f6:	b2db      	uxtb	r3, r3
 80079f8:	2b01      	cmp	r3, #1
 80079fa:	d13e      	bne.n	8007a7a <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	795b      	ldrb	r3, [r3, #5]
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d101      	bne.n	8007a08 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8007a04:	2302      	movs	r3, #2
 8007a06:	e039      	b.n	8007a7c <HAL_SUBGHZ_WriteBuffer+0x9e>
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	2201      	movs	r2, #1
 8007a0c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007a0e:	68f8      	ldr	r0, [r7, #12]
 8007a10:	f000 f9de 	bl	8007dd0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007a14:	f7ff fd9c 	bl	8007550 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8007a18:	210e      	movs	r1, #14
 8007a1a:	68f8      	ldr	r0, [r7, #12]
 8007a1c:	f000 f92a 	bl	8007c74 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007a20:	7afb      	ldrb	r3, [r7, #11]
 8007a22:	4619      	mov	r1, r3
 8007a24:	68f8      	ldr	r0, [r7, #12]
 8007a26:	f000 f925 	bl	8007c74 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	82bb      	strh	r3, [r7, #20]
 8007a2e:	e00a      	b.n	8007a46 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007a30:	8abb      	ldrh	r3, [r7, #20]
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	4413      	add	r3, r2
 8007a36:	781b      	ldrb	r3, [r3, #0]
 8007a38:	4619      	mov	r1, r3
 8007a3a:	68f8      	ldr	r0, [r7, #12]
 8007a3c:	f000 f91a 	bl	8007c74 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007a40:	8abb      	ldrh	r3, [r7, #20]
 8007a42:	3301      	adds	r3, #1
 8007a44:	82bb      	strh	r3, [r7, #20]
 8007a46:	8aba      	ldrh	r2, [r7, #20]
 8007a48:	893b      	ldrh	r3, [r7, #8]
 8007a4a:	429a      	cmp	r2, r3
 8007a4c:	d3f0      	bcc.n	8007a30 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007a4e:	f7ff fd6f 	bl	8007530 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007a52:	68f8      	ldr	r0, [r7, #12]
 8007a54:	f000 f9e0 	bl	8007e18 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	689b      	ldr	r3, [r3, #8]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d002      	beq.n	8007a66 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8007a60:	2301      	movs	r3, #1
 8007a62:	75fb      	strb	r3, [r7, #23]
 8007a64:	e001      	b.n	8007a6a <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8007a66:	2300      	movs	r3, #0
 8007a68:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2200      	movs	r2, #0
 8007a74:	715a      	strb	r2, [r3, #5]

    return status;
 8007a76:	7dfb      	ldrb	r3, [r7, #23]
 8007a78:	e000      	b.n	8007a7c <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007a7a:	2302      	movs	r3, #2
  }
}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	3718      	adds	r7, #24
 8007a80:	46bd      	mov	sp, r7
 8007a82:	bd80      	pop	{r7, pc}

08007a84 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b088      	sub	sp, #32
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	60f8      	str	r0, [r7, #12]
 8007a8c:	607a      	str	r2, [r7, #4]
 8007a8e:	461a      	mov	r2, r3
 8007a90:	460b      	mov	r3, r1
 8007a92:	72fb      	strb	r3, [r7, #11]
 8007a94:	4613      	mov	r3, r2
 8007a96:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	799b      	ldrb	r3, [r3, #6]
 8007aa0:	b2db      	uxtb	r3, r3
 8007aa2:	2b01      	cmp	r3, #1
 8007aa4:	d141      	bne.n	8007b2a <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	795b      	ldrb	r3, [r3, #5]
 8007aaa:	2b01      	cmp	r3, #1
 8007aac:	d101      	bne.n	8007ab2 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8007aae:	2302      	movs	r3, #2
 8007ab0:	e03c      	b.n	8007b2c <HAL_SUBGHZ_ReadBuffer+0xa8>
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	2201      	movs	r2, #1
 8007ab6:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007ab8:	68f8      	ldr	r0, [r7, #12]
 8007aba:	f000 f989 	bl	8007dd0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007abe:	f7ff fd47 	bl	8007550 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8007ac2:	211e      	movs	r1, #30
 8007ac4:	68f8      	ldr	r0, [r7, #12]
 8007ac6:	f000 f8d5 	bl	8007c74 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007aca:	7afb      	ldrb	r3, [r7, #11]
 8007acc:	4619      	mov	r1, r3
 8007ace:	68f8      	ldr	r0, [r7, #12]
 8007ad0:	f000 f8d0 	bl	8007c74 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007ad4:	2100      	movs	r1, #0
 8007ad6:	68f8      	ldr	r0, [r7, #12]
 8007ad8:	f000 f8cc 	bl	8007c74 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007adc:	2300      	movs	r3, #0
 8007ade:	82fb      	strh	r3, [r7, #22]
 8007ae0:	e009      	b.n	8007af6 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007ae2:	69b9      	ldr	r1, [r7, #24]
 8007ae4:	68f8      	ldr	r0, [r7, #12]
 8007ae6:	f000 f91b 	bl	8007d20 <SUBGHZSPI_Receive>
      pData++;
 8007aea:	69bb      	ldr	r3, [r7, #24]
 8007aec:	3301      	adds	r3, #1
 8007aee:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007af0:	8afb      	ldrh	r3, [r7, #22]
 8007af2:	3301      	adds	r3, #1
 8007af4:	82fb      	strh	r3, [r7, #22]
 8007af6:	8afa      	ldrh	r2, [r7, #22]
 8007af8:	893b      	ldrh	r3, [r7, #8]
 8007afa:	429a      	cmp	r2, r3
 8007afc:	d3f1      	bcc.n	8007ae2 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007afe:	f7ff fd17 	bl	8007530 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007b02:	68f8      	ldr	r0, [r7, #12]
 8007b04:	f000 f988 	bl	8007e18 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	689b      	ldr	r3, [r3, #8]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d002      	beq.n	8007b16 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8007b10:	2301      	movs	r3, #1
 8007b12:	77fb      	strb	r3, [r7, #31]
 8007b14:	e001      	b.n	8007b1a <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8007b16:	2300      	movs	r3, #0
 8007b18:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2201      	movs	r2, #1
 8007b1e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	2200      	movs	r2, #0
 8007b24:	715a      	strb	r2, [r3, #5]

    return status;
 8007b26:	7ffb      	ldrb	r3, [r7, #31]
 8007b28:	e000      	b.n	8007b2c <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8007b2a:	2302      	movs	r3, #2
  }
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3720      	adds	r7, #32
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}

08007b34 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b084      	sub	sp, #16
 8007b38:	af00      	add	r7, sp, #0
 8007b3a:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8007b40:	f107 020c 	add.w	r2, r7, #12
 8007b44:	2302      	movs	r3, #2
 8007b46:	2112      	movs	r1, #18
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f7ff fef4 	bl	8007936 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8007b4e:	7b3b      	ldrb	r3, [r7, #12]
 8007b50:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8007b52:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007b56:	021b      	lsls	r3, r3, #8
 8007b58:	b21a      	sxth	r2, r3
 8007b5a:	7b7b      	ldrb	r3, [r7, #13]
 8007b5c:	b21b      	sxth	r3, r3
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	b21b      	sxth	r3, r3
 8007b62:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8007b64:	89fb      	ldrh	r3, [r7, #14]
 8007b66:	f003 0301 	and.w	r3, r3, #1
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d002      	beq.n	8007b74 <HAL_SUBGHZ_IRQHandler+0x40>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f012 fb0e 	bl	801a190 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8007b74:	89fb      	ldrh	r3, [r7, #14]
 8007b76:	085b      	lsrs	r3, r3, #1
 8007b78:	f003 0301 	and.w	r3, r3, #1
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d002      	beq.n	8007b86 <HAL_SUBGHZ_IRQHandler+0x52>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f012 fb13 	bl	801a1ac <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8007b86:	89fb      	ldrh	r3, [r7, #14]
 8007b88:	089b      	lsrs	r3, r3, #2
 8007b8a:	f003 0301 	and.w	r3, r3, #1
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d002      	beq.n	8007b98 <HAL_SUBGHZ_IRQHandler+0x64>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f012 fb62 	bl	801a25c <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8007b98:	89fb      	ldrh	r3, [r7, #14]
 8007b9a:	08db      	lsrs	r3, r3, #3
 8007b9c:	f003 0301 	and.w	r3, r3, #1
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d002      	beq.n	8007baa <HAL_SUBGHZ_IRQHandler+0x76>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f012 fb67 	bl	801a278 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8007baa:	89fb      	ldrh	r3, [r7, #14]
 8007bac:	091b      	lsrs	r3, r3, #4
 8007bae:	f003 0301 	and.w	r3, r3, #1
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d002      	beq.n	8007bbc <HAL_SUBGHZ_IRQHandler+0x88>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f012 fb6c 	bl	801a294 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8007bbc:	89fb      	ldrh	r3, [r7, #14]
 8007bbe:	095b      	lsrs	r3, r3, #5
 8007bc0:	f003 0301 	and.w	r3, r3, #1
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d002      	beq.n	8007bce <HAL_SUBGHZ_IRQHandler+0x9a>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f012 fb39 	bl	801a240 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8007bce:	89fb      	ldrh	r3, [r7, #14]
 8007bd0:	099b      	lsrs	r3, r3, #6
 8007bd2:	f003 0301 	and.w	r3, r3, #1
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d002      	beq.n	8007be0 <HAL_SUBGHZ_IRQHandler+0xac>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	f012 faf4 	bl	801a1c8 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8007be0:	89fb      	ldrh	r3, [r7, #14]
 8007be2:	09db      	lsrs	r3, r3, #7
 8007be4:	f003 0301 	and.w	r3, r3, #1
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d00e      	beq.n	8007c0a <HAL_SUBGHZ_IRQHandler+0xd6>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8007bec:	89fb      	ldrh	r3, [r7, #14]
 8007bee:	0a1b      	lsrs	r3, r3, #8
 8007bf0:	f003 0301 	and.w	r3, r3, #1
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d004      	beq.n	8007c02 <HAL_SUBGHZ_IRQHandler+0xce>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8007bf8:	2101      	movs	r1, #1
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f012 faf2 	bl	801a1e4 <HAL_SUBGHZ_CADStatusCallback>
 8007c00:	e003      	b.n	8007c0a <HAL_SUBGHZ_IRQHandler+0xd6>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8007c02:	2100      	movs	r1, #0
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f012 faed 	bl	801a1e4 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8007c0a:	89fb      	ldrh	r3, [r7, #14]
 8007c0c:	0a5b      	lsrs	r3, r3, #9
 8007c0e:	f003 0301 	and.w	r3, r3, #1
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d002      	beq.n	8007c1c <HAL_SUBGHZ_IRQHandler+0xe8>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f012 fb02 	bl	801a220 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 8007c1c:	f107 020c 	add.w	r2, r7, #12
 8007c20:	2302      	movs	r3, #2
 8007c22:	2102      	movs	r1, #2
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f7ff fe27 	bl	8007878 <HAL_SUBGHZ_ExecSetCmd>
}
 8007c2a:	bf00      	nop
 8007c2c:	3710      	adds	r7, #16
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bd80      	pop	{r7, pc}
	...

08007c34 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8007c70 <SUBGHZSPI_Init+0x3c>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a0b      	ldr	r2, [pc, #44]	@ (8007c70 <SUBGHZSPI_Init+0x3c>)
 8007c42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c46:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8007c48:	4a09      	ldr	r2, [pc, #36]	@ (8007c70 <SUBGHZSPI_Init+0x3c>)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8007c50:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8007c52:	4b07      	ldr	r3, [pc, #28]	@ (8007c70 <SUBGHZSPI_Init+0x3c>)
 8007c54:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8007c58:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007c5a:	4b05      	ldr	r3, [pc, #20]	@ (8007c70 <SUBGHZSPI_Init+0x3c>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4a04      	ldr	r2, [pc, #16]	@ (8007c70 <SUBGHZSPI_Init+0x3c>)
 8007c60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c64:	6013      	str	r3, [r2, #0]
}
 8007c66:	bf00      	nop
 8007c68:	370c      	adds	r7, #12
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bc80      	pop	{r7}
 8007c6e:	4770      	bx	lr
 8007c70:	58010000 	.word	0x58010000

08007c74 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b087      	sub	sp, #28
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	460b      	mov	r3, r1
 8007c7e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8007c80:	2300      	movs	r3, #0
 8007c82:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007c84:	4b23      	ldr	r3, [pc, #140]	@ (8007d14 <SUBGHZSPI_Transmit+0xa0>)
 8007c86:	681a      	ldr	r2, [r3, #0]
 8007c88:	4613      	mov	r3, r2
 8007c8a:	00db      	lsls	r3, r3, #3
 8007c8c:	1a9b      	subs	r3, r3, r2
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	0cdb      	lsrs	r3, r3, #19
 8007c92:	2264      	movs	r2, #100	@ 0x64
 8007c94:	fb02 f303 	mul.w	r3, r2, r3
 8007c98:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d105      	bne.n	8007cac <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2201      	movs	r2, #1
 8007ca8:	609a      	str	r2, [r3, #8]
      break;
 8007caa:	e008      	b.n	8007cbe <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	3b01      	subs	r3, #1
 8007cb0:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8007cb2:	4b19      	ldr	r3, [pc, #100]	@ (8007d18 <SUBGHZSPI_Transmit+0xa4>)
 8007cb4:	689b      	ldr	r3, [r3, #8]
 8007cb6:	f003 0302 	and.w	r3, r3, #2
 8007cba:	2b02      	cmp	r3, #2
 8007cbc:	d1ed      	bne.n	8007c9a <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8007cbe:	4b17      	ldr	r3, [pc, #92]	@ (8007d1c <SUBGHZSPI_Transmit+0xa8>)
 8007cc0:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8007cc2:	693b      	ldr	r3, [r7, #16]
 8007cc4:	78fa      	ldrb	r2, [r7, #3]
 8007cc6:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007cc8:	4b12      	ldr	r3, [pc, #72]	@ (8007d14 <SUBGHZSPI_Transmit+0xa0>)
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	4613      	mov	r3, r2
 8007cce:	00db      	lsls	r3, r3, #3
 8007cd0:	1a9b      	subs	r3, r3, r2
 8007cd2:	009b      	lsls	r3, r3, #2
 8007cd4:	0cdb      	lsrs	r3, r3, #19
 8007cd6:	2264      	movs	r2, #100	@ 0x64
 8007cd8:	fb02 f303 	mul.w	r3, r2, r3
 8007cdc:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d105      	bne.n	8007cf0 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2201      	movs	r2, #1
 8007cec:	609a      	str	r2, [r3, #8]
      break;
 8007cee:	e008      	b.n	8007d02 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	3b01      	subs	r3, #1
 8007cf4:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8007cf6:	4b08      	ldr	r3, [pc, #32]	@ (8007d18 <SUBGHZSPI_Transmit+0xa4>)
 8007cf8:	689b      	ldr	r3, [r3, #8]
 8007cfa:	f003 0301 	and.w	r3, r3, #1
 8007cfe:	2b01      	cmp	r3, #1
 8007d00:	d1ed      	bne.n	8007cde <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8007d02:	4b05      	ldr	r3, [pc, #20]	@ (8007d18 <SUBGHZSPI_Transmit+0xa4>)
 8007d04:	68db      	ldr	r3, [r3, #12]

  return status;
 8007d06:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	371c      	adds	r7, #28
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bc80      	pop	{r7}
 8007d10:	4770      	bx	lr
 8007d12:	bf00      	nop
 8007d14:	20000000 	.word	0x20000000
 8007d18:	58010000 	.word	0x58010000
 8007d1c:	5801000c 	.word	0x5801000c

08007d20 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8007d20:	b480      	push	{r7}
 8007d22:	b087      	sub	sp, #28
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
 8007d28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007d2e:	4b25      	ldr	r3, [pc, #148]	@ (8007dc4 <SUBGHZSPI_Receive+0xa4>)
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	4613      	mov	r3, r2
 8007d34:	00db      	lsls	r3, r3, #3
 8007d36:	1a9b      	subs	r3, r3, r2
 8007d38:	009b      	lsls	r3, r3, #2
 8007d3a:	0cdb      	lsrs	r3, r3, #19
 8007d3c:	2264      	movs	r2, #100	@ 0x64
 8007d3e:	fb02 f303 	mul.w	r3, r2, r3
 8007d42:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d105      	bne.n	8007d56 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2201      	movs	r2, #1
 8007d52:	609a      	str	r2, [r3, #8]
      break;
 8007d54:	e008      	b.n	8007d68 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	3b01      	subs	r3, #1
 8007d5a:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8007d5c:	4b1a      	ldr	r3, [pc, #104]	@ (8007dc8 <SUBGHZSPI_Receive+0xa8>)
 8007d5e:	689b      	ldr	r3, [r3, #8]
 8007d60:	f003 0302 	and.w	r3, r3, #2
 8007d64:	2b02      	cmp	r3, #2
 8007d66:	d1ed      	bne.n	8007d44 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8007d68:	4b18      	ldr	r3, [pc, #96]	@ (8007dcc <SUBGHZSPI_Receive+0xac>)
 8007d6a:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8007d6c:	693b      	ldr	r3, [r7, #16]
 8007d6e:	22ff      	movs	r2, #255	@ 0xff
 8007d70:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007d72:	4b14      	ldr	r3, [pc, #80]	@ (8007dc4 <SUBGHZSPI_Receive+0xa4>)
 8007d74:	681a      	ldr	r2, [r3, #0]
 8007d76:	4613      	mov	r3, r2
 8007d78:	00db      	lsls	r3, r3, #3
 8007d7a:	1a9b      	subs	r3, r3, r2
 8007d7c:	009b      	lsls	r3, r3, #2
 8007d7e:	0cdb      	lsrs	r3, r3, #19
 8007d80:	2264      	movs	r2, #100	@ 0x64
 8007d82:	fb02 f303 	mul.w	r3, r2, r3
 8007d86:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d105      	bne.n	8007d9a <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8007d8e:	2301      	movs	r3, #1
 8007d90:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2201      	movs	r2, #1
 8007d96:	609a      	str	r2, [r3, #8]
      break;
 8007d98:	e008      	b.n	8007dac <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	3b01      	subs	r3, #1
 8007d9e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8007da0:	4b09      	ldr	r3, [pc, #36]	@ (8007dc8 <SUBGHZSPI_Receive+0xa8>)
 8007da2:	689b      	ldr	r3, [r3, #8]
 8007da4:	f003 0301 	and.w	r3, r3, #1
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	d1ed      	bne.n	8007d88 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8007dac:	4b06      	ldr	r3, [pc, #24]	@ (8007dc8 <SUBGHZSPI_Receive+0xa8>)
 8007dae:	68db      	ldr	r3, [r3, #12]
 8007db0:	b2da      	uxtb	r2, r3
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	701a      	strb	r2, [r3, #0]

  return status;
 8007db6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	371c      	adds	r7, #28
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	bc80      	pop	{r7}
 8007dc0:	4770      	bx	lr
 8007dc2:	bf00      	nop
 8007dc4:	20000000 	.word	0x20000000
 8007dc8:	58010000 	.word	0x58010000
 8007dcc:	5801000c 	.word	0x5801000c

08007dd0 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b084      	sub	sp, #16
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	791b      	ldrb	r3, [r3, #4]
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	d111      	bne.n	8007e04 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8007de0:	4b0c      	ldr	r3, [pc, #48]	@ (8007e14 <SUBGHZ_CheckDeviceReady+0x44>)
 8007de2:	681a      	ldr	r2, [r3, #0]
 8007de4:	4613      	mov	r3, r2
 8007de6:	005b      	lsls	r3, r3, #1
 8007de8:	4413      	add	r3, r2
 8007dea:	00db      	lsls	r3, r3, #3
 8007dec:	0c1b      	lsrs	r3, r3, #16
 8007dee:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007df0:	f7ff fbae 	bl	8007550 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	3b01      	subs	r3, #1
 8007df8:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d1f9      	bne.n	8007df4 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007e00:	f7ff fb96 	bl	8007530 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f000 f807 	bl	8007e18 <SUBGHZ_WaitOnBusy>
 8007e0a:	4603      	mov	r3, r0
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	3710      	adds	r7, #16
 8007e10:	46bd      	mov	sp, r7
 8007e12:	bd80      	pop	{r7, pc}
 8007e14:	20000000 	.word	0x20000000

08007e18 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b086      	sub	sp, #24
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8007e20:	2300      	movs	r3, #0
 8007e22:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8007e24:	4b12      	ldr	r3, [pc, #72]	@ (8007e70 <SUBGHZ_WaitOnBusy+0x58>)
 8007e26:	681a      	ldr	r2, [r3, #0]
 8007e28:	4613      	mov	r3, r2
 8007e2a:	005b      	lsls	r3, r3, #1
 8007e2c:	4413      	add	r3, r2
 8007e2e:	00db      	lsls	r3, r3, #3
 8007e30:	0d1b      	lsrs	r3, r3, #20
 8007e32:	2264      	movs	r2, #100	@ 0x64
 8007e34:	fb02 f303 	mul.w	r3, r2, r3
 8007e38:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8007e3a:	f7ff fbb7 	bl	80075ac <LL_PWR_IsActiveFlag_RFBUSYMS>
 8007e3e:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d105      	bne.n	8007e52 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8007e46:	2301      	movs	r3, #1
 8007e48:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2202      	movs	r2, #2
 8007e4e:	609a      	str	r2, [r3, #8]
      break;
 8007e50:	e009      	b.n	8007e66 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	3b01      	subs	r3, #1
 8007e56:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8007e58:	f7ff fb96 	bl	8007588 <LL_PWR_IsActiveFlag_RFBUSYS>
 8007e5c:	4602      	mov	r2, r0
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	4013      	ands	r3, r2
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d0e9      	beq.n	8007e3a <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8007e66:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	3718      	adds	r7, #24
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}
 8007e70:	20000000 	.word	0x20000000

08007e74 <LL_RCC_GetUSARTClockSource>:
{
 8007e74:	b480      	push	{r7}
 8007e76:	b083      	sub	sp, #12
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8007e7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e80:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	401a      	ands	r2, r3
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	041b      	lsls	r3, r3, #16
 8007e8c:	4313      	orrs	r3, r2
}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	370c      	adds	r7, #12
 8007e92:	46bd      	mov	sp, r7
 8007e94:	bc80      	pop	{r7}
 8007e96:	4770      	bx	lr

08007e98 <LL_RCC_GetLPUARTClockSource>:
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b083      	sub	sp, #12
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007ea0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ea4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	4013      	ands	r3, r2
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	370c      	adds	r7, #12
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bc80      	pop	{r7}
 8007eb4:	4770      	bx	lr

08007eb6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007eb6:	b580      	push	{r7, lr}
 8007eb8:	b082      	sub	sp, #8
 8007eba:	af00      	add	r7, sp, #0
 8007ebc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d101      	bne.n	8007ec8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	e042      	b.n	8007f4e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d106      	bne.n	8007ee0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	f7fa fe44 	bl	8002b68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2224      	movs	r2, #36	@ 0x24
 8007ee4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  __HAL_UART_DISABLE(huart);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	681a      	ldr	r2, [r3, #0]
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f022 0201 	bic.w	r2, r2, #1
 8007ef6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	f000 fc4b 	bl	8008794 <UART_SetConfig>
 8007efe:	4603      	mov	r3, r0
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	d101      	bne.n	8007f08 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007f04:	2301      	movs	r3, #1
 8007f06:	e022      	b.n	8007f4e <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d002      	beq.n	8007f16 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f000 feb3 	bl	8008c7c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	685a      	ldr	r2, [r3, #4]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007f24:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	689a      	ldr	r2, [r3, #8]
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007f34:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	681a      	ldr	r2, [r3, #0]
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f042 0201 	orr.w	r2, r2, #1
 8007f44:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f000 ff39 	bl	8008dbe <UART_CheckIdleState>
 8007f4c:	4603      	mov	r3, r0
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3708      	adds	r7, #8
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}
	...

08007f58 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b08a      	sub	sp, #40	@ 0x28
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	60f8      	str	r0, [r7, #12]
 8007f60:	60b9      	str	r1, [r7, #8]
 8007f62:	4613      	mov	r3, r2
 8007f64:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f6c:	2b20      	cmp	r3, #32
 8007f6e:	d142      	bne.n	8007ff6 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d002      	beq.n	8007f7c <HAL_UART_Receive_IT+0x24>
 8007f76:	88fb      	ldrh	r3, [r7, #6]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d101      	bne.n	8007f80 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	e03b      	b.n	8007ff8 <HAL_UART_Receive_IT+0xa0>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007f86:	2b01      	cmp	r3, #1
 8007f88:	d101      	bne.n	8007f8e <HAL_UART_Receive_IT+0x36>
 8007f8a:	2302      	movs	r3, #2
 8007f8c:	e034      	b.n	8007ff8 <HAL_UART_Receive_IT+0xa0>
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2201      	movs	r2, #1
 8007f92:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a17      	ldr	r2, [pc, #92]	@ (8008000 <HAL_UART_Receive_IT+0xa8>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d01f      	beq.n	8007fe6 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d018      	beq.n	8007fe6 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	e853 3f00 	ldrex	r3, [r3]
 8007fc0:	613b      	str	r3, [r7, #16]
   return(result);
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007fc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	461a      	mov	r2, r3
 8007fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd2:	623b      	str	r3, [r7, #32]
 8007fd4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd6:	69f9      	ldr	r1, [r7, #28]
 8007fd8:	6a3a      	ldr	r2, [r7, #32]
 8007fda:	e841 2300 	strex	r3, r2, [r1]
 8007fde:	61bb      	str	r3, [r7, #24]
   return(result);
 8007fe0:	69bb      	ldr	r3, [r7, #24]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d1e6      	bne.n	8007fb4 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8007fe6:	88fb      	ldrh	r3, [r7, #6]
 8007fe8:	461a      	mov	r2, r3
 8007fea:	68b9      	ldr	r1, [r7, #8]
 8007fec:	68f8      	ldr	r0, [r7, #12]
 8007fee:	f000 fff9 	bl	8008fe4 <UART_Start_Receive_IT>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	e000      	b.n	8007ff8 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007ff6:	2302      	movs	r3, #2
  }
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	3728      	adds	r7, #40	@ 0x28
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}
 8008000:	40008000 	.word	0x40008000

08008004 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b08a      	sub	sp, #40	@ 0x28
 8008008:	af00      	add	r7, sp, #0
 800800a:	60f8      	str	r0, [r7, #12]
 800800c:	60b9      	str	r1, [r7, #8]
 800800e:	4613      	mov	r3, r2
 8008010:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008018:	2b20      	cmp	r3, #32
 800801a:	d17a      	bne.n	8008112 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d002      	beq.n	8008028 <HAL_UART_Transmit_DMA+0x24>
 8008022:	88fb      	ldrh	r3, [r7, #6]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d101      	bne.n	800802c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008028:	2301      	movs	r3, #1
 800802a:	e073      	b.n	8008114 <HAL_UART_Transmit_DMA+0x110>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8008032:	2b01      	cmp	r3, #1
 8008034:	d101      	bne.n	800803a <HAL_UART_Transmit_DMA+0x36>
 8008036:	2302      	movs	r3, #2
 8008038:	e06c      	b.n	8008114 <HAL_UART_Transmit_DMA+0x110>
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2201      	movs	r2, #1
 800803e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    huart->pTxBuffPtr  = pData;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	68ba      	ldr	r2, [r7, #8]
 8008046:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	88fa      	ldrh	r2, [r7, #6]
 800804c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	88fa      	ldrh	r2, [r7, #6]
 8008054:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	2200      	movs	r2, #0
 800805c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	2221      	movs	r2, #33	@ 0x21
 8008064:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    if (huart->hdmatx != NULL)
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800806c:	2b00      	cmp	r3, #0
 800806e:	d02c      	beq.n	80080ca <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008074:	4a29      	ldr	r2, [pc, #164]	@ (800811c <HAL_UART_Transmit_DMA+0x118>)
 8008076:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800807c:	4a28      	ldr	r2, [pc, #160]	@ (8008120 <HAL_UART_Transmit_DMA+0x11c>)
 800807e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008084:	4a27      	ldr	r2, [pc, #156]	@ (8008124 <HAL_UART_Transmit_DMA+0x120>)
 8008086:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800808c:	2200      	movs	r2, #0
 800808e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008098:	4619      	mov	r1, r3
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	3328      	adds	r3, #40	@ 0x28
 80080a0:	461a      	mov	r2, r3
 80080a2:	88fb      	ldrh	r3, [r7, #6]
 80080a4:	f7fc fb86 	bl	80047b4 <HAL_DMA_Start_IT>
 80080a8:	4603      	mov	r3, r0
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d00d      	beq.n	80080ca <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	2210      	movs	r2, #16
 80080b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	2200      	movs	r2, #0
 80080ba:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	2220      	movs	r2, #32
 80080c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        return HAL_ERROR;
 80080c6:	2301      	movs	r3, #1
 80080c8:	e024      	b.n	8008114 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	2240      	movs	r2, #64	@ 0x40
 80080d0:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	2200      	movs	r2, #0
 80080d6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	3308      	adds	r3, #8
 80080e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	e853 3f00 	ldrex	r3, [r3]
 80080e8:	613b      	str	r3, [r7, #16]
   return(result);
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	3308      	adds	r3, #8
 80080f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080fa:	623a      	str	r2, [r7, #32]
 80080fc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080fe:	69f9      	ldr	r1, [r7, #28]
 8008100:	6a3a      	ldr	r2, [r7, #32]
 8008102:	e841 2300 	strex	r3, r2, [r1]
 8008106:	61bb      	str	r3, [r7, #24]
   return(result);
 8008108:	69bb      	ldr	r3, [r7, #24]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d1e5      	bne.n	80080da <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 800810e:	2300      	movs	r3, #0
 8008110:	e000      	b.n	8008114 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 8008112:	2302      	movs	r3, #2
  }
}
 8008114:	4618      	mov	r0, r3
 8008116:	3728      	adds	r7, #40	@ 0x28
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}
 800811c:	0800937f 	.word	0x0800937f
 8008120:	08009419 	.word	0x08009419
 8008124:	08009435 	.word	0x08009435

08008128 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b0ba      	sub	sp, #232	@ 0xe8
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	69db      	ldr	r3, [r3, #28]
 8008136:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	689b      	ldr	r3, [r3, #8]
 800814a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800814e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008152:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008156:	4013      	ands	r3, r2
 8008158:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800815c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008160:	2b00      	cmp	r3, #0
 8008162:	d11b      	bne.n	800819c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008164:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008168:	f003 0320 	and.w	r3, r3, #32
 800816c:	2b00      	cmp	r3, #0
 800816e:	d015      	beq.n	800819c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008170:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008174:	f003 0320 	and.w	r3, r3, #32
 8008178:	2b00      	cmp	r3, #0
 800817a:	d105      	bne.n	8008188 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800817c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008180:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008184:	2b00      	cmp	r3, #0
 8008186:	d009      	beq.n	800819c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800818c:	2b00      	cmp	r3, #0
 800818e:	f000 82d6 	beq.w	800873e <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	4798      	blx	r3
      }
      return;
 800819a:	e2d0      	b.n	800873e <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800819c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	f000 811f 	beq.w	80083e4 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80081a6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80081aa:	4b8b      	ldr	r3, [pc, #556]	@ (80083d8 <HAL_UART_IRQHandler+0x2b0>)
 80081ac:	4013      	ands	r3, r2
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d106      	bne.n	80081c0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80081b2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80081b6:	4b89      	ldr	r3, [pc, #548]	@ (80083dc <HAL_UART_IRQHandler+0x2b4>)
 80081b8:	4013      	ands	r3, r2
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	f000 8112 	beq.w	80083e4 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80081c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081c4:	f003 0301 	and.w	r3, r3, #1
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d011      	beq.n	80081f0 <HAL_UART_IRQHandler+0xc8>
 80081cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d00b      	beq.n	80081f0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	2201      	movs	r2, #1
 80081de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081e6:	f043 0201 	orr.w	r2, r3, #1
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80081f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081f4:	f003 0302 	and.w	r3, r3, #2
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d011      	beq.n	8008220 <HAL_UART_IRQHandler+0xf8>
 80081fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008200:	f003 0301 	and.w	r3, r3, #1
 8008204:	2b00      	cmp	r3, #0
 8008206:	d00b      	beq.n	8008220 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	2202      	movs	r2, #2
 800820e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008216:	f043 0204 	orr.w	r2, r3, #4
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008220:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008224:	f003 0304 	and.w	r3, r3, #4
 8008228:	2b00      	cmp	r3, #0
 800822a:	d011      	beq.n	8008250 <HAL_UART_IRQHandler+0x128>
 800822c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008230:	f003 0301 	and.w	r3, r3, #1
 8008234:	2b00      	cmp	r3, #0
 8008236:	d00b      	beq.n	8008250 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	2204      	movs	r2, #4
 800823e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008246:	f043 0202 	orr.w	r2, r3, #2
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008250:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008254:	f003 0308 	and.w	r3, r3, #8
 8008258:	2b00      	cmp	r3, #0
 800825a:	d017      	beq.n	800828c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800825c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008260:	f003 0320 	and.w	r3, r3, #32
 8008264:	2b00      	cmp	r3, #0
 8008266:	d105      	bne.n	8008274 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008268:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800826c:	4b5a      	ldr	r3, [pc, #360]	@ (80083d8 <HAL_UART_IRQHandler+0x2b0>)
 800826e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008270:	2b00      	cmp	r3, #0
 8008272:	d00b      	beq.n	800828c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	2208      	movs	r2, #8
 800827a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008282:	f043 0208 	orr.w	r2, r3, #8
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800828c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008290:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008294:	2b00      	cmp	r3, #0
 8008296:	d012      	beq.n	80082be <HAL_UART_IRQHandler+0x196>
 8008298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800829c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d00c      	beq.n	80082be <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80082ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80082b4:	f043 0220 	orr.w	r2, r3, #32
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	f000 823c 	beq.w	8008742 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80082ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082ce:	f003 0320 	and.w	r3, r3, #32
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d013      	beq.n	80082fe <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80082d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082da:	f003 0320 	and.w	r3, r3, #32
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d105      	bne.n	80082ee <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80082e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d007      	beq.n	80082fe <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d003      	beq.n	80082fe <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008304:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	689b      	ldr	r3, [r3, #8]
 800830e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008312:	2b40      	cmp	r3, #64	@ 0x40
 8008314:	d005      	beq.n	8008322 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008316:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800831a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800831e:	2b00      	cmp	r3, #0
 8008320:	d04f      	beq.n	80083c2 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f000 ffc6 	bl	80092b4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008332:	2b40      	cmp	r3, #64	@ 0x40
 8008334:	d141      	bne.n	80083ba <HAL_UART_IRQHandler+0x292>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	3308      	adds	r3, #8
 800833c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008340:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008344:	e853 3f00 	ldrex	r3, [r3]
 8008348:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800834c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008350:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008354:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	3308      	adds	r3, #8
 800835e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008362:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008366:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800836a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800836e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008372:	e841 2300 	strex	r3, r2, [r1]
 8008376:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800837a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800837e:	2b00      	cmp	r3, #0
 8008380:	d1d9      	bne.n	8008336 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008386:	2b00      	cmp	r3, #0
 8008388:	d013      	beq.n	80083b2 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800838e:	4a14      	ldr	r2, [pc, #80]	@ (80083e0 <HAL_UART_IRQHandler+0x2b8>)
 8008390:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008396:	4618      	mov	r0, r3
 8008398:	f7fc fae8 	bl	800496c <HAL_DMA_Abort_IT>
 800839c:	4603      	mov	r3, r0
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d017      	beq.n	80083d2 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80083a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083a8:	687a      	ldr	r2, [r7, #4]
 80083aa:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 80083ac:	4610      	mov	r0, r2
 80083ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083b0:	e00f      	b.n	80083d2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f000 f9d9 	bl	800876a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083b8:	e00b      	b.n	80083d2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80083ba:	6878      	ldr	r0, [r7, #4]
 80083bc:	f000 f9d5 	bl	800876a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083c0:	e007      	b.n	80083d2 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80083c2:	6878      	ldr	r0, [r7, #4]
 80083c4:	f000 f9d1 	bl	800876a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2200      	movs	r2, #0
 80083cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      }
    }
    return;
 80083d0:	e1b7      	b.n	8008742 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083d2:	bf00      	nop
    return;
 80083d4:	e1b5      	b.n	8008742 <HAL_UART_IRQHandler+0x61a>
 80083d6:	bf00      	nop
 80083d8:	10000001 	.word	0x10000001
 80083dc:	04000120 	.word	0x04000120
 80083e0:	080094b5 	.word	0x080094b5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	f040 814a 	bne.w	8008682 <HAL_UART_IRQHandler+0x55a>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 80083ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083f2:	f003 0310 	and.w	r3, r3, #16
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	f000 8143 	beq.w	8008682 <HAL_UART_IRQHandler+0x55a>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 80083fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008400:	f003 0310 	and.w	r3, r3, #16
 8008404:	2b00      	cmp	r3, #0
 8008406:	f000 813c 	beq.w	8008682 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	2210      	movs	r2, #16
 8008410:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	689b      	ldr	r3, [r3, #8]
 8008418:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800841c:	2b40      	cmp	r3, #64	@ 0x40
 800841e:	f040 80b5 	bne.w	800858c <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	685b      	ldr	r3, [r3, #4]
 800842a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if (  (nb_remaining_rx_data > 0U)
 800842e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008432:	2b00      	cmp	r3, #0
 8008434:	f000 8187 	beq.w	8008746 <HAL_UART_IRQHandler+0x61e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800843e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008442:	429a      	cmp	r2, r3
 8008444:	f080 817f 	bcs.w	8008746 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800844e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f003 0320 	and.w	r3, r3, #32
 800845e:	2b00      	cmp	r3, #0
 8008460:	f040 8086 	bne.w	8008570 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800846c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008470:	e853 3f00 	ldrex	r3, [r3]
 8008474:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008478:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800847c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008480:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	461a      	mov	r2, r3
 800848a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800848e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008492:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008496:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800849a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800849e:	e841 2300 	strex	r3, r2, [r1]
 80084a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80084a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d1da      	bne.n	8008464 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	3308      	adds	r3, #8
 80084b4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80084b8:	e853 3f00 	ldrex	r3, [r3]
 80084bc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80084be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80084c0:	f023 0301 	bic.w	r3, r3, #1
 80084c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	3308      	adds	r3, #8
 80084ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80084d2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80084d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80084da:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80084de:	e841 2300 	strex	r3, r2, [r1]
 80084e2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80084e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d1e1      	bne.n	80084ae <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	3308      	adds	r3, #8
 80084f0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80084f4:	e853 3f00 	ldrex	r3, [r3]
 80084f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80084fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008500:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	3308      	adds	r3, #8
 800850a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800850e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008510:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008512:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008514:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008516:	e841 2300 	strex	r3, r2, [r1]
 800851a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800851c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800851e:	2b00      	cmp	r3, #0
 8008520:	d1e3      	bne.n	80084ea <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2220      	movs	r2, #32
 8008526:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2200      	movs	r2, #0
 800852e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008536:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008538:	e853 3f00 	ldrex	r3, [r3]
 800853c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800853e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008540:	f023 0310 	bic.w	r3, r3, #16
 8008544:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	461a      	mov	r2, r3
 800854e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008552:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008554:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008556:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008558:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800855a:	e841 2300 	strex	r3, r2, [r1]
 800855e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008560:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008562:	2b00      	cmp	r3, #0
 8008564:	d1e4      	bne.n	8008530 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800856a:	4618      	mov	r0, r3
 800856c:	f7fc f9a0 	bl	80048b0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800857c:	b29b      	uxth	r3, r3
 800857e:	1ad3      	subs	r3, r2, r3
 8008580:	b29b      	uxth	r3, r3
 8008582:	4619      	mov	r1, r3
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f000 f8f9 	bl	800877c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800858a:	e0dc      	b.n	8008746 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008598:	b29b      	uxth	r3, r3
 800859a:	1ad3      	subs	r3, r2, r3
 800859c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if (  (huart->RxXferCount > 0U)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80085a6:	b29b      	uxth	r3, r3
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	f000 80ce 	beq.w	800874a <HAL_UART_IRQHandler+0x622>
          &&(nb_rx_data > 0U) )
 80085ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	f000 80c9 	beq.w	800874a <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085c0:	e853 3f00 	ldrex	r3, [r3]
 80085c4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80085c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80085cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	461a      	mov	r2, r3
 80085d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80085da:	647b      	str	r3, [r7, #68]	@ 0x44
 80085dc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085de:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80085e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80085e2:	e841 2300 	strex	r3, r2, [r1]
 80085e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80085e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d1e4      	bne.n	80085b8 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	3308      	adds	r3, #8
 80085f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085f8:	e853 3f00 	ldrex	r3, [r3]
 80085fc:	623b      	str	r3, [r7, #32]
   return(result);
 80085fe:	6a3b      	ldr	r3, [r7, #32]
 8008600:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008604:	f023 0301 	bic.w	r3, r3, #1
 8008608:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	3308      	adds	r3, #8
 8008612:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008616:	633a      	str	r2, [r7, #48]	@ 0x30
 8008618:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800861a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800861c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800861e:	e841 2300 	strex	r3, r2, [r1]
 8008622:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008626:	2b00      	cmp	r3, #0
 8008628:	d1e1      	bne.n	80085ee <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2220      	movs	r2, #32
 800862e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2200      	movs	r2, #0
 8008636:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2200      	movs	r2, #0
 800863c:	671a      	str	r2, [r3, #112]	@ 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008644:	693b      	ldr	r3, [r7, #16]
 8008646:	e853 3f00 	ldrex	r3, [r3]
 800864a:	60fb      	str	r3, [r7, #12]
   return(result);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f023 0310 	bic.w	r3, r3, #16
 8008652:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	461a      	mov	r2, r3
 800865c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008660:	61fb      	str	r3, [r7, #28]
 8008662:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008664:	69b9      	ldr	r1, [r7, #24]
 8008666:	69fa      	ldr	r2, [r7, #28]
 8008668:	e841 2300 	strex	r3, r2, [r1]
 800866c:	617b      	str	r3, [r7, #20]
   return(result);
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d1e4      	bne.n	800863e <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008674:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008678:	4619      	mov	r1, r3
 800867a:	6878      	ldr	r0, [r7, #4]
 800867c:	f000 f87e 	bl	800877c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008680:	e063      	b.n	800874a <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008686:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800868a:	2b00      	cmp	r3, #0
 800868c:	d00e      	beq.n	80086ac <HAL_UART_IRQHandler+0x584>
 800868e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008692:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008696:	2b00      	cmp	r3, #0
 8008698:	d008      	beq.n	80086ac <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80086a2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f001 fba3 	bl	8009df0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80086aa:	e051      	b.n	8008750 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80086ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d014      	beq.n	80086e2 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80086b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d105      	bne.n	80086d0 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80086c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d008      	beq.n	80086e2 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d03a      	beq.n	800874e <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	4798      	blx	r3
    }
    return;
 80086e0:	e035      	b.n	800874e <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80086e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d009      	beq.n	8008702 <HAL_UART_IRQHandler+0x5da>
 80086ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d003      	beq.n	8008702 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	f000 fef0 	bl	80094e0 <UART_EndTransmit_IT>
    return;
 8008700:	e026      	b.n	8008750 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008706:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800870a:	2b00      	cmp	r3, #0
 800870c:	d009      	beq.n	8008722 <HAL_UART_IRQHandler+0x5fa>
 800870e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008712:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008716:	2b00      	cmp	r3, #0
 8008718:	d003      	beq.n	8008722 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f001 fb7a 	bl	8009e14 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008720:	e016      	b.n	8008750 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008726:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800872a:	2b00      	cmp	r3, #0
 800872c:	d010      	beq.n	8008750 <HAL_UART_IRQHandler+0x628>
 800872e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008732:	2b00      	cmp	r3, #0
 8008734:	da0c      	bge.n	8008750 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f001 fb63 	bl	8009e02 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800873c:	e008      	b.n	8008750 <HAL_UART_IRQHandler+0x628>
      return;
 800873e:	bf00      	nop
 8008740:	e006      	b.n	8008750 <HAL_UART_IRQHandler+0x628>
    return;
 8008742:	bf00      	nop
 8008744:	e004      	b.n	8008750 <HAL_UART_IRQHandler+0x628>
      return;
 8008746:	bf00      	nop
 8008748:	e002      	b.n	8008750 <HAL_UART_IRQHandler+0x628>
      return;
 800874a:	bf00      	nop
 800874c:	e000      	b.n	8008750 <HAL_UART_IRQHandler+0x628>
    return;
 800874e:	bf00      	nop
  }
}
 8008750:	37e8      	adds	r7, #232	@ 0xe8
 8008752:	46bd      	mov	sp, r7
 8008754:	bd80      	pop	{r7, pc}
 8008756:	bf00      	nop

08008758 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008758:	b480      	push	{r7}
 800875a:	b083      	sub	sp, #12
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008760:	bf00      	nop
 8008762:	370c      	adds	r7, #12
 8008764:	46bd      	mov	sp, r7
 8008766:	bc80      	pop	{r7}
 8008768:	4770      	bx	lr

0800876a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800876a:	b480      	push	{r7}
 800876c:	b083      	sub	sp, #12
 800876e:	af00      	add	r7, sp, #0
 8008770:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008772:	bf00      	nop
 8008774:	370c      	adds	r7, #12
 8008776:	46bd      	mov	sp, r7
 8008778:	bc80      	pop	{r7}
 800877a:	4770      	bx	lr

0800877c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800877c:	b480      	push	{r7}
 800877e:	b083      	sub	sp, #12
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
 8008784:	460b      	mov	r3, r1
 8008786:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008788:	bf00      	nop
 800878a:	370c      	adds	r7, #12
 800878c:	46bd      	mov	sp, r7
 800878e:	bc80      	pop	{r7}
 8008790:	4770      	bx	lr
	...

08008794 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008794:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008798:	b08c      	sub	sp, #48	@ 0x30
 800879a:	af00      	add	r7, sp, #0
 800879c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800879e:	2300      	movs	r3, #0
 80087a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80087a4:	697b      	ldr	r3, [r7, #20]
 80087a6:	689a      	ldr	r2, [r3, #8]
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	691b      	ldr	r3, [r3, #16]
 80087ac:	431a      	orrs	r2, r3
 80087ae:	697b      	ldr	r3, [r7, #20]
 80087b0:	695b      	ldr	r3, [r3, #20]
 80087b2:	431a      	orrs	r2, r3
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	69db      	ldr	r3, [r3, #28]
 80087b8:	4313      	orrs	r3, r2
 80087ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80087bc:	697b      	ldr	r3, [r7, #20]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	681a      	ldr	r2, [r3, #0]
 80087c2:	4b94      	ldr	r3, [pc, #592]	@ (8008a14 <UART_SetConfig+0x280>)
 80087c4:	4013      	ands	r3, r2
 80087c6:	697a      	ldr	r2, [r7, #20]
 80087c8:	6812      	ldr	r2, [r2, #0]
 80087ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80087cc:	430b      	orrs	r3, r1
 80087ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	685b      	ldr	r3, [r3, #4]
 80087d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	68da      	ldr	r2, [r3, #12]
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	430a      	orrs	r2, r1
 80087e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80087e6:	697b      	ldr	r3, [r7, #20]
 80087e8:	699b      	ldr	r3, [r3, #24]
 80087ea:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80087ec:	697b      	ldr	r3, [r7, #20]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4a89      	ldr	r2, [pc, #548]	@ (8008a18 <UART_SetConfig+0x284>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d004      	beq.n	8008800 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	6a1b      	ldr	r3, [r3, #32]
 80087fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087fc:	4313      	orrs	r3, r2
 80087fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008800:	697b      	ldr	r3, [r7, #20]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	689b      	ldr	r3, [r3, #8]
 8008806:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800880a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800880e:	697a      	ldr	r2, [r7, #20]
 8008810:	6812      	ldr	r2, [r2, #0]
 8008812:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008814:	430b      	orrs	r3, r1
 8008816:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800881e:	f023 010f 	bic.w	r1, r3, #15
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	430a      	orrs	r2, r1
 800882c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a7a      	ldr	r2, [pc, #488]	@ (8008a1c <UART_SetConfig+0x288>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d127      	bne.n	8008888 <UART_SetConfig+0xf4>
 8008838:	2003      	movs	r0, #3
 800883a:	f7ff fb1b 	bl	8007e74 <LL_RCC_GetUSARTClockSource>
 800883e:	4603      	mov	r3, r0
 8008840:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8008844:	2b03      	cmp	r3, #3
 8008846:	d81b      	bhi.n	8008880 <UART_SetConfig+0xec>
 8008848:	a201      	add	r2, pc, #4	@ (adr r2, 8008850 <UART_SetConfig+0xbc>)
 800884a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800884e:	bf00      	nop
 8008850:	08008861 	.word	0x08008861
 8008854:	08008871 	.word	0x08008871
 8008858:	08008869 	.word	0x08008869
 800885c:	08008879 	.word	0x08008879
 8008860:	2301      	movs	r3, #1
 8008862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008866:	e080      	b.n	800896a <UART_SetConfig+0x1d6>
 8008868:	2302      	movs	r3, #2
 800886a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800886e:	e07c      	b.n	800896a <UART_SetConfig+0x1d6>
 8008870:	2304      	movs	r3, #4
 8008872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008876:	e078      	b.n	800896a <UART_SetConfig+0x1d6>
 8008878:	2308      	movs	r3, #8
 800887a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800887e:	e074      	b.n	800896a <UART_SetConfig+0x1d6>
 8008880:	2310      	movs	r3, #16
 8008882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008886:	e070      	b.n	800896a <UART_SetConfig+0x1d6>
 8008888:	697b      	ldr	r3, [r7, #20]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4a64      	ldr	r2, [pc, #400]	@ (8008a20 <UART_SetConfig+0x28c>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d138      	bne.n	8008904 <UART_SetConfig+0x170>
 8008892:	200c      	movs	r0, #12
 8008894:	f7ff faee 	bl	8007e74 <LL_RCC_GetUSARTClockSource>
 8008898:	4603      	mov	r3, r0
 800889a:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 800889e:	2b0c      	cmp	r3, #12
 80088a0:	d82c      	bhi.n	80088fc <UART_SetConfig+0x168>
 80088a2:	a201      	add	r2, pc, #4	@ (adr r2, 80088a8 <UART_SetConfig+0x114>)
 80088a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088a8:	080088dd 	.word	0x080088dd
 80088ac:	080088fd 	.word	0x080088fd
 80088b0:	080088fd 	.word	0x080088fd
 80088b4:	080088fd 	.word	0x080088fd
 80088b8:	080088ed 	.word	0x080088ed
 80088bc:	080088fd 	.word	0x080088fd
 80088c0:	080088fd 	.word	0x080088fd
 80088c4:	080088fd 	.word	0x080088fd
 80088c8:	080088e5 	.word	0x080088e5
 80088cc:	080088fd 	.word	0x080088fd
 80088d0:	080088fd 	.word	0x080088fd
 80088d4:	080088fd 	.word	0x080088fd
 80088d8:	080088f5 	.word	0x080088f5
 80088dc:	2300      	movs	r3, #0
 80088de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088e2:	e042      	b.n	800896a <UART_SetConfig+0x1d6>
 80088e4:	2302      	movs	r3, #2
 80088e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088ea:	e03e      	b.n	800896a <UART_SetConfig+0x1d6>
 80088ec:	2304      	movs	r3, #4
 80088ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088f2:	e03a      	b.n	800896a <UART_SetConfig+0x1d6>
 80088f4:	2308      	movs	r3, #8
 80088f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088fa:	e036      	b.n	800896a <UART_SetConfig+0x1d6>
 80088fc:	2310      	movs	r3, #16
 80088fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008902:	e032      	b.n	800896a <UART_SetConfig+0x1d6>
 8008904:	697b      	ldr	r3, [r7, #20]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a43      	ldr	r2, [pc, #268]	@ (8008a18 <UART_SetConfig+0x284>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d12a      	bne.n	8008964 <UART_SetConfig+0x1d0>
 800890e:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8008912:	f7ff fac1 	bl	8007e98 <LL_RCC_GetLPUARTClockSource>
 8008916:	4603      	mov	r3, r0
 8008918:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800891c:	d01a      	beq.n	8008954 <UART_SetConfig+0x1c0>
 800891e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008922:	d81b      	bhi.n	800895c <UART_SetConfig+0x1c8>
 8008924:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008928:	d00c      	beq.n	8008944 <UART_SetConfig+0x1b0>
 800892a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800892e:	d815      	bhi.n	800895c <UART_SetConfig+0x1c8>
 8008930:	2b00      	cmp	r3, #0
 8008932:	d003      	beq.n	800893c <UART_SetConfig+0x1a8>
 8008934:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008938:	d008      	beq.n	800894c <UART_SetConfig+0x1b8>
 800893a:	e00f      	b.n	800895c <UART_SetConfig+0x1c8>
 800893c:	2300      	movs	r3, #0
 800893e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008942:	e012      	b.n	800896a <UART_SetConfig+0x1d6>
 8008944:	2302      	movs	r3, #2
 8008946:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800894a:	e00e      	b.n	800896a <UART_SetConfig+0x1d6>
 800894c:	2304      	movs	r3, #4
 800894e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008952:	e00a      	b.n	800896a <UART_SetConfig+0x1d6>
 8008954:	2308      	movs	r3, #8
 8008956:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800895a:	e006      	b.n	800896a <UART_SetConfig+0x1d6>
 800895c:	2310      	movs	r3, #16
 800895e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008962:	e002      	b.n	800896a <UART_SetConfig+0x1d6>
 8008964:	2310      	movs	r3, #16
 8008966:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a2a      	ldr	r2, [pc, #168]	@ (8008a18 <UART_SetConfig+0x284>)
 8008970:	4293      	cmp	r3, r2
 8008972:	f040 80a4 	bne.w	8008abe <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008976:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800897a:	2b08      	cmp	r3, #8
 800897c:	d823      	bhi.n	80089c6 <UART_SetConfig+0x232>
 800897e:	a201      	add	r2, pc, #4	@ (adr r2, 8008984 <UART_SetConfig+0x1f0>)
 8008980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008984:	080089a9 	.word	0x080089a9
 8008988:	080089c7 	.word	0x080089c7
 800898c:	080089b1 	.word	0x080089b1
 8008990:	080089c7 	.word	0x080089c7
 8008994:	080089b7 	.word	0x080089b7
 8008998:	080089c7 	.word	0x080089c7
 800899c:	080089c7 	.word	0x080089c7
 80089a0:	080089c7 	.word	0x080089c7
 80089a4:	080089bf 	.word	0x080089bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80089a8:	f7fd ff46 	bl	8006838 <HAL_RCC_GetPCLK1Freq>
 80089ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80089ae:	e010      	b.n	80089d2 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80089b0:	4b1c      	ldr	r3, [pc, #112]	@ (8008a24 <UART_SetConfig+0x290>)
 80089b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80089b4:	e00d      	b.n	80089d2 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80089b6:	f7fd fe8b 	bl	80066d0 <HAL_RCC_GetSysClockFreq>
 80089ba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80089bc:	e009      	b.n	80089d2 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80089c4:	e005      	b.n	80089d2 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 80089c6:	2300      	movs	r3, #0
 80089c8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80089ca:	2301      	movs	r3, #1
 80089cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80089d0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80089d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	f000 8137 	beq.w	8008c48 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089de:	4a12      	ldr	r2, [pc, #72]	@ (8008a28 <UART_SetConfig+0x294>)
 80089e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80089e4:	461a      	mov	r2, r3
 80089e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80089ec:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	685a      	ldr	r2, [r3, #4]
 80089f2:	4613      	mov	r3, r2
 80089f4:	005b      	lsls	r3, r3, #1
 80089f6:	4413      	add	r3, r2
 80089f8:	69ba      	ldr	r2, [r7, #24]
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d305      	bcc.n	8008a0a <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80089fe:	697b      	ldr	r3, [r7, #20]
 8008a00:	685b      	ldr	r3, [r3, #4]
 8008a02:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008a04:	69ba      	ldr	r2, [r7, #24]
 8008a06:	429a      	cmp	r2, r3
 8008a08:	d910      	bls.n	8008a2c <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008a10:	e11a      	b.n	8008c48 <UART_SetConfig+0x4b4>
 8008a12:	bf00      	nop
 8008a14:	cfff69f3 	.word	0xcfff69f3
 8008a18:	40008000 	.word	0x40008000
 8008a1c:	40013800 	.word	0x40013800
 8008a20:	40004400 	.word	0x40004400
 8008a24:	00f42400 	.word	0x00f42400
 8008a28:	0801f124 	.word	0x0801f124
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a2e:	2200      	movs	r2, #0
 8008a30:	60bb      	str	r3, [r7, #8]
 8008a32:	60fa      	str	r2, [r7, #12]
 8008a34:	697b      	ldr	r3, [r7, #20]
 8008a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a38:	4a8e      	ldr	r2, [pc, #568]	@ (8008c74 <UART_SetConfig+0x4e0>)
 8008a3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a3e:	b29b      	uxth	r3, r3
 8008a40:	2200      	movs	r2, #0
 8008a42:	603b      	str	r3, [r7, #0]
 8008a44:	607a      	str	r2, [r7, #4]
 8008a46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a4a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008a4e:	f7f8 f9b7 	bl	8000dc0 <__aeabi_uldivmod>
 8008a52:	4602      	mov	r2, r0
 8008a54:	460b      	mov	r3, r1
 8008a56:	4610      	mov	r0, r2
 8008a58:	4619      	mov	r1, r3
 8008a5a:	f04f 0200 	mov.w	r2, #0
 8008a5e:	f04f 0300 	mov.w	r3, #0
 8008a62:	020b      	lsls	r3, r1, #8
 8008a64:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008a68:	0202      	lsls	r2, r0, #8
 8008a6a:	6979      	ldr	r1, [r7, #20]
 8008a6c:	6849      	ldr	r1, [r1, #4]
 8008a6e:	0849      	lsrs	r1, r1, #1
 8008a70:	2000      	movs	r0, #0
 8008a72:	460c      	mov	r4, r1
 8008a74:	4605      	mov	r5, r0
 8008a76:	eb12 0804 	adds.w	r8, r2, r4
 8008a7a:	eb43 0905 	adc.w	r9, r3, r5
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	2200      	movs	r2, #0
 8008a84:	469a      	mov	sl, r3
 8008a86:	4693      	mov	fp, r2
 8008a88:	4652      	mov	r2, sl
 8008a8a:	465b      	mov	r3, fp
 8008a8c:	4640      	mov	r0, r8
 8008a8e:	4649      	mov	r1, r9
 8008a90:	f7f8 f996 	bl	8000dc0 <__aeabi_uldivmod>
 8008a94:	4602      	mov	r2, r0
 8008a96:	460b      	mov	r3, r1
 8008a98:	4613      	mov	r3, r2
 8008a9a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008a9c:	6a3b      	ldr	r3, [r7, #32]
 8008a9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008aa2:	d308      	bcc.n	8008ab6 <UART_SetConfig+0x322>
 8008aa4:	6a3b      	ldr	r3, [r7, #32]
 8008aa6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008aaa:	d204      	bcs.n	8008ab6 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	6a3a      	ldr	r2, [r7, #32]
 8008ab2:	60da      	str	r2, [r3, #12]
 8008ab4:	e0c8      	b.n	8008c48 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8008ab6:	2301      	movs	r3, #1
 8008ab8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008abc:	e0c4      	b.n	8008c48 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	69db      	ldr	r3, [r3, #28]
 8008ac2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ac6:	d168      	bne.n	8008b9a <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8008ac8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008acc:	2b08      	cmp	r3, #8
 8008ace:	d828      	bhi.n	8008b22 <UART_SetConfig+0x38e>
 8008ad0:	a201      	add	r2, pc, #4	@ (adr r2, 8008ad8 <UART_SetConfig+0x344>)
 8008ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ad6:	bf00      	nop
 8008ad8:	08008afd 	.word	0x08008afd
 8008adc:	08008b05 	.word	0x08008b05
 8008ae0:	08008b0d 	.word	0x08008b0d
 8008ae4:	08008b23 	.word	0x08008b23
 8008ae8:	08008b13 	.word	0x08008b13
 8008aec:	08008b23 	.word	0x08008b23
 8008af0:	08008b23 	.word	0x08008b23
 8008af4:	08008b23 	.word	0x08008b23
 8008af8:	08008b1b 	.word	0x08008b1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008afc:	f7fd fe9c 	bl	8006838 <HAL_RCC_GetPCLK1Freq>
 8008b00:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b02:	e014      	b.n	8008b2e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b04:	f7fd feaa 	bl	800685c <HAL_RCC_GetPCLK2Freq>
 8008b08:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b0a:	e010      	b.n	8008b2e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b0c:	4b5a      	ldr	r3, [pc, #360]	@ (8008c78 <UART_SetConfig+0x4e4>)
 8008b0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008b10:	e00d      	b.n	8008b2e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b12:	f7fd fddd 	bl	80066d0 <HAL_RCC_GetSysClockFreq>
 8008b16:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b18:	e009      	b.n	8008b2e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008b20:	e005      	b.n	8008b2e <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8008b22:	2300      	movs	r3, #0
 8008b24:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008b26:	2301      	movs	r3, #1
 8008b28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008b2c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	f000 8089 	beq.w	8008c48 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b36:	697b      	ldr	r3, [r7, #20]
 8008b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b3a:	4a4e      	ldr	r2, [pc, #312]	@ (8008c74 <UART_SetConfig+0x4e0>)
 8008b3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008b40:	461a      	mov	r2, r3
 8008b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b44:	fbb3 f3f2 	udiv	r3, r3, r2
 8008b48:	005a      	lsls	r2, r3, #1
 8008b4a:	697b      	ldr	r3, [r7, #20]
 8008b4c:	685b      	ldr	r3, [r3, #4]
 8008b4e:	085b      	lsrs	r3, r3, #1
 8008b50:	441a      	add	r2, r3
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	685b      	ldr	r3, [r3, #4]
 8008b56:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b5a:	b29b      	uxth	r3, r3
 8008b5c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b5e:	6a3b      	ldr	r3, [r7, #32]
 8008b60:	2b0f      	cmp	r3, #15
 8008b62:	d916      	bls.n	8008b92 <UART_SetConfig+0x3fe>
 8008b64:	6a3b      	ldr	r3, [r7, #32]
 8008b66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b6a:	d212      	bcs.n	8008b92 <UART_SetConfig+0x3fe>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008b6c:	6a3b      	ldr	r3, [r7, #32]
 8008b6e:	b29b      	uxth	r3, r3
 8008b70:	f023 030f 	bic.w	r3, r3, #15
 8008b74:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008b76:	6a3b      	ldr	r3, [r7, #32]
 8008b78:	085b      	lsrs	r3, r3, #1
 8008b7a:	b29b      	uxth	r3, r3
 8008b7c:	f003 0307 	and.w	r3, r3, #7
 8008b80:	b29a      	uxth	r2, r3
 8008b82:	8bfb      	ldrh	r3, [r7, #30]
 8008b84:	4313      	orrs	r3, r2
 8008b86:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008b88:	697b      	ldr	r3, [r7, #20]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	8bfa      	ldrh	r2, [r7, #30]
 8008b8e:	60da      	str	r2, [r3, #12]
 8008b90:	e05a      	b.n	8008c48 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8008b92:	2301      	movs	r3, #1
 8008b94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008b98:	e056      	b.n	8008c48 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008b9a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008b9e:	2b08      	cmp	r3, #8
 8008ba0:	d827      	bhi.n	8008bf2 <UART_SetConfig+0x45e>
 8008ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8008ba8 <UART_SetConfig+0x414>)
 8008ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ba8:	08008bcd 	.word	0x08008bcd
 8008bac:	08008bd5 	.word	0x08008bd5
 8008bb0:	08008bdd 	.word	0x08008bdd
 8008bb4:	08008bf3 	.word	0x08008bf3
 8008bb8:	08008be3 	.word	0x08008be3
 8008bbc:	08008bf3 	.word	0x08008bf3
 8008bc0:	08008bf3 	.word	0x08008bf3
 8008bc4:	08008bf3 	.word	0x08008bf3
 8008bc8:	08008beb 	.word	0x08008beb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008bcc:	f7fd fe34 	bl	8006838 <HAL_RCC_GetPCLK1Freq>
 8008bd0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008bd2:	e014      	b.n	8008bfe <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008bd4:	f7fd fe42 	bl	800685c <HAL_RCC_GetPCLK2Freq>
 8008bd8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008bda:	e010      	b.n	8008bfe <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008bdc:	4b26      	ldr	r3, [pc, #152]	@ (8008c78 <UART_SetConfig+0x4e4>)
 8008bde:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008be0:	e00d      	b.n	8008bfe <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008be2:	f7fd fd75 	bl	80066d0 <HAL_RCC_GetSysClockFreq>
 8008be6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008be8:	e009      	b.n	8008bfe <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008bea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008bee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008bf0:	e005      	b.n	8008bfe <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008bfc:	bf00      	nop
    }

    if (pclk != 0U)
 8008bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d021      	beq.n	8008c48 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c04:	697b      	ldr	r3, [r7, #20]
 8008c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c08:	4a1a      	ldr	r2, [pc, #104]	@ (8008c74 <UART_SetConfig+0x4e0>)
 8008c0a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c0e:	461a      	mov	r2, r3
 8008c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c12:	fbb3 f2f2 	udiv	r2, r3, r2
 8008c16:	697b      	ldr	r3, [r7, #20]
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	085b      	lsrs	r3, r3, #1
 8008c1c:	441a      	add	r2, r3
 8008c1e:	697b      	ldr	r3, [r7, #20]
 8008c20:	685b      	ldr	r3, [r3, #4]
 8008c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c26:	b29b      	uxth	r3, r3
 8008c28:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c2a:	6a3b      	ldr	r3, [r7, #32]
 8008c2c:	2b0f      	cmp	r3, #15
 8008c2e:	d908      	bls.n	8008c42 <UART_SetConfig+0x4ae>
 8008c30:	6a3b      	ldr	r3, [r7, #32]
 8008c32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c36:	d204      	bcs.n	8008c42 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = usartdiv;
 8008c38:	697b      	ldr	r3, [r7, #20]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	6a3a      	ldr	r2, [r7, #32]
 8008c3e:	60da      	str	r2, [r3, #12]
 8008c40:	e002      	b.n	8008c48 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8008c42:	2301      	movs	r3, #1
 8008c44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008c48:	697b      	ldr	r3, [r7, #20]
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008c50:	697b      	ldr	r3, [r7, #20]
 8008c52:	2201      	movs	r2, #1
 8008c54:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	671a      	str	r2, [r3, #112]	@ 0x70
  huart->TxISR = NULL;
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	2200      	movs	r2, #0
 8008c62:	675a      	str	r2, [r3, #116]	@ 0x74

  return ret;
 8008c64:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008c68:	4618      	mov	r0, r3
 8008c6a:	3730      	adds	r7, #48	@ 0x30
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008c72:	bf00      	nop
 8008c74:	0801f124 	.word	0x0801f124
 8008c78:	00f42400 	.word	0x00f42400

08008c7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b083      	sub	sp, #12
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c88:	f003 0301 	and.w	r3, r3, #1
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d00a      	beq.n	8008ca6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	430a      	orrs	r2, r1
 8008ca4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008caa:	f003 0302 	and.w	r3, r3, #2
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d00a      	beq.n	8008cc8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	685b      	ldr	r3, [r3, #4]
 8008cb8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	430a      	orrs	r2, r1
 8008cc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ccc:	f003 0304 	and.w	r3, r3, #4
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d00a      	beq.n	8008cea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	685b      	ldr	r3, [r3, #4]
 8008cda:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	430a      	orrs	r2, r1
 8008ce8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cee:	f003 0308 	and.w	r3, r3, #8
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d00a      	beq.n	8008d0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	685b      	ldr	r3, [r3, #4]
 8008cfc:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	430a      	orrs	r2, r1
 8008d0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d10:	f003 0310 	and.w	r3, r3, #16
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d00a      	beq.n	8008d2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	689b      	ldr	r3, [r3, #8]
 8008d1e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	430a      	orrs	r2, r1
 8008d2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d32:	f003 0320 	and.w	r3, r3, #32
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d00a      	beq.n	8008d50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	689b      	ldr	r3, [r3, #8]
 8008d40:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	430a      	orrs	r2, r1
 8008d4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d01a      	beq.n	8008d92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	685b      	ldr	r3, [r3, #4]
 8008d62:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	430a      	orrs	r2, r1
 8008d70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d7a:	d10a      	bne.n	8008d92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	685b      	ldr	r3, [r3, #4]
 8008d82:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	430a      	orrs	r2, r1
 8008d90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d00a      	beq.n	8008db4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	685b      	ldr	r3, [r3, #4]
 8008da4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	430a      	orrs	r2, r1
 8008db2:	605a      	str	r2, [r3, #4]
  }
}
 8008db4:	bf00      	nop
 8008db6:	370c      	adds	r7, #12
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bc80      	pop	{r7}
 8008dbc:	4770      	bx	lr

08008dbe <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008dbe:	b580      	push	{r7, lr}
 8008dc0:	b086      	sub	sp, #24
 8008dc2:	af02      	add	r7, sp, #8
 8008dc4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008dce:	f7f9 f9f9 	bl	80021c4 <HAL_GetTick>
 8008dd2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f003 0308 	and.w	r3, r3, #8
 8008dde:	2b08      	cmp	r3, #8
 8008de0:	d10e      	bne.n	8008e00 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008de2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008de6:	9300      	str	r3, [sp, #0]
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	2200      	movs	r2, #0
 8008dec:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	f000 f82f 	bl	8008e54 <UART_WaitOnFlagUntilTimeout>
 8008df6:	4603      	mov	r3, r0
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d001      	beq.n	8008e00 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008dfc:	2303      	movs	r3, #3
 8008dfe:	e025      	b.n	8008e4c <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f003 0304 	and.w	r3, r3, #4
 8008e0a:	2b04      	cmp	r3, #4
 8008e0c:	d10e      	bne.n	8008e2c <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e0e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008e12:	9300      	str	r3, [sp, #0]
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	2200      	movs	r2, #0
 8008e18:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008e1c:	6878      	ldr	r0, [r7, #4]
 8008e1e:	f000 f819 	bl	8008e54 <UART_WaitOnFlagUntilTimeout>
 8008e22:	4603      	mov	r3, r0
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d001      	beq.n	8008e2c <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e28:	2303      	movs	r3, #3
 8008e2a:	e00f      	b.n	8008e4c <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2220      	movs	r2, #32
 8008e30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2220      	movs	r2, #32
 8008e38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	66da      	str	r2, [r3, #108]	@ 0x6c

  __HAL_UNLOCK(huart);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2200      	movs	r2, #0
 8008e46:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8008e4a:	2300      	movs	r3, #0
}
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	3710      	adds	r7, #16
 8008e50:	46bd      	mov	sp, r7
 8008e52:	bd80      	pop	{r7, pc}

08008e54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b09c      	sub	sp, #112	@ 0x70
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	60f8      	str	r0, [r7, #12]
 8008e5c:	60b9      	str	r1, [r7, #8]
 8008e5e:	603b      	str	r3, [r7, #0]
 8008e60:	4613      	mov	r3, r2
 8008e62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e64:	e0a9      	b.n	8008fba <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e66:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e6c:	f000 80a5 	beq.w	8008fba <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e70:	f7f9 f9a8 	bl	80021c4 <HAL_GetTick>
 8008e74:	4602      	mov	r2, r0
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	1ad3      	subs	r3, r2, r3
 8008e7a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	d302      	bcc.n	8008e86 <UART_WaitOnFlagUntilTimeout+0x32>
 8008e80:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d140      	bne.n	8008f08 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e8e:	e853 3f00 	ldrex	r3, [r3]
 8008e92:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008e94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e96:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8008e9a:	667b      	str	r3, [r7, #100]	@ 0x64
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	461a      	mov	r2, r3
 8008ea2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008ea4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008ea6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ea8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008eaa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008eac:	e841 2300 	strex	r3, r2, [r1]
 8008eb0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008eb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d1e6      	bne.n	8008e86 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	3308      	adds	r3, #8
 8008ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ec0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ec2:	e853 3f00 	ldrex	r3, [r3]
 8008ec6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eca:	f023 0301 	bic.w	r3, r3, #1
 8008ece:	663b      	str	r3, [r7, #96]	@ 0x60
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	3308      	adds	r3, #8
 8008ed6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008ed8:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008eda:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008edc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008ede:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ee0:	e841 2300 	strex	r3, r2, [r1]
 8008ee4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008ee6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d1e5      	bne.n	8008eb8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	2220      	movs	r2, #32
 8008ef0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	2220      	movs	r2, #32
 8008ef8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        __HAL_UNLOCK(huart);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	2200      	movs	r2, #0
 8008f00:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8008f04:	2303      	movs	r3, #3
 8008f06:	e069      	b.n	8008fdc <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f003 0304 	and.w	r3, r3, #4
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d051      	beq.n	8008fba <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	69db      	ldr	r3, [r3, #28]
 8008f1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008f20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f24:	d149      	bne.n	8008fba <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008f2e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f38:	e853 3f00 	ldrex	r3, [r3]
 8008f3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f40:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8008f44:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	461a      	mov	r2, r3
 8008f4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f50:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f52:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008f54:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008f56:	e841 2300 	strex	r3, r2, [r1]
 8008f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d1e6      	bne.n	8008f30 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	3308      	adds	r3, #8
 8008f68:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f6a:	697b      	ldr	r3, [r7, #20]
 8008f6c:	e853 3f00 	ldrex	r3, [r3]
 8008f70:	613b      	str	r3, [r7, #16]
   return(result);
 8008f72:	693b      	ldr	r3, [r7, #16]
 8008f74:	f023 0301 	bic.w	r3, r3, #1
 8008f78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	3308      	adds	r3, #8
 8008f80:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008f82:	623a      	str	r2, [r7, #32]
 8008f84:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f86:	69f9      	ldr	r1, [r7, #28]
 8008f88:	6a3a      	ldr	r2, [r7, #32]
 8008f8a:	e841 2300 	strex	r3, r2, [r1]
 8008f8e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008f90:	69bb      	ldr	r3, [r7, #24]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d1e5      	bne.n	8008f62 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	2220      	movs	r2, #32
 8008f9a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2220      	movs	r2, #32
 8008fa2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2220      	movs	r2, #32
 8008faa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8008fb6:	2303      	movs	r3, #3
 8008fb8:	e010      	b.n	8008fdc <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	69da      	ldr	r2, [r3, #28]
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	4013      	ands	r3, r2
 8008fc4:	68ba      	ldr	r2, [r7, #8]
 8008fc6:	429a      	cmp	r2, r3
 8008fc8:	bf0c      	ite	eq
 8008fca:	2301      	moveq	r3, #1
 8008fcc:	2300      	movne	r3, #0
 8008fce:	b2db      	uxtb	r3, r3
 8008fd0:	461a      	mov	r2, r3
 8008fd2:	79fb      	ldrb	r3, [r7, #7]
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	f43f af46 	beq.w	8008e66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008fda:	2300      	movs	r3, #0
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3770      	adds	r7, #112	@ 0x70
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}

08008fe4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	b0a3      	sub	sp, #140	@ 0x8c
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	60f8      	str	r0, [r7, #12]
 8008fec:	60b9      	str	r1, [r7, #8]
 8008fee:	4613      	mov	r3, r2
 8008ff0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	68ba      	ldr	r2, [r7, #8]
 8008ff6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	88fa      	ldrh	r2, [r7, #6]
 8008ffc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	88fa      	ldrh	r2, [r7, #6]
 8009004:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	2200      	movs	r2, #0
 800900c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	689b      	ldr	r3, [r3, #8]
 8009012:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009016:	d10e      	bne.n	8009036 <UART_Start_Receive_IT+0x52>
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	691b      	ldr	r3, [r3, #16]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d105      	bne.n	800902c <UART_Start_Receive_IT+0x48>
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009026:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800902a:	e02d      	b.n	8009088 <UART_Start_Receive_IT+0xa4>
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	22ff      	movs	r2, #255	@ 0xff
 8009030:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009034:	e028      	b.n	8009088 <UART_Start_Receive_IT+0xa4>
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	689b      	ldr	r3, [r3, #8]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d10d      	bne.n	800905a <UART_Start_Receive_IT+0x76>
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	691b      	ldr	r3, [r3, #16]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d104      	bne.n	8009050 <UART_Start_Receive_IT+0x6c>
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	22ff      	movs	r2, #255	@ 0xff
 800904a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800904e:	e01b      	b.n	8009088 <UART_Start_Receive_IT+0xa4>
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	227f      	movs	r2, #127	@ 0x7f
 8009054:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009058:	e016      	b.n	8009088 <UART_Start_Receive_IT+0xa4>
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	689b      	ldr	r3, [r3, #8]
 800905e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009062:	d10d      	bne.n	8009080 <UART_Start_Receive_IT+0x9c>
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	691b      	ldr	r3, [r3, #16]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d104      	bne.n	8009076 <UART_Start_Receive_IT+0x92>
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	227f      	movs	r2, #127	@ 0x7f
 8009070:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009074:	e008      	b.n	8009088 <UART_Start_Receive_IT+0xa4>
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	223f      	movs	r2, #63	@ 0x3f
 800907a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800907e:	e003      	b.n	8009088 <UART_Start_Receive_IT+0xa4>
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	2200      	movs	r2, #0
 8009084:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	2200      	movs	r2, #0
 800908c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	2222      	movs	r2, #34	@ 0x22
 8009094:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	3308      	adds	r3, #8
 800909e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80090a2:	e853 3f00 	ldrex	r3, [r3]
 80090a6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80090a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80090aa:	f043 0301 	orr.w	r3, r3, #1
 80090ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	3308      	adds	r3, #8
 80090b8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80090bc:	673a      	str	r2, [r7, #112]	@ 0x70
 80090be:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090c0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80090c2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80090c4:	e841 2300 	strex	r3, r2, [r1]
 80090c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80090ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d1e3      	bne.n	8009098 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80090d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80090d8:	d153      	bne.n	8009182 <UART_Start_Receive_IT+0x19e>
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80090e0:	88fa      	ldrh	r2, [r7, #6]
 80090e2:	429a      	cmp	r2, r3
 80090e4:	d34d      	bcc.n	8009182 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	689b      	ldr	r3, [r3, #8]
 80090ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80090ee:	d107      	bne.n	8009100 <UART_Start_Receive_IT+0x11c>
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	691b      	ldr	r3, [r3, #16]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d103      	bne.n	8009100 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	4a4a      	ldr	r2, [pc, #296]	@ (8009224 <UART_Start_Receive_IT+0x240>)
 80090fc:	671a      	str	r2, [r3, #112]	@ 0x70
 80090fe:	e002      	b.n	8009106 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	4a49      	ldr	r2, [pc, #292]	@ (8009228 <UART_Start_Receive_IT+0x244>)
 8009104:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	2200      	movs	r2, #0
 800910a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	691b      	ldr	r3, [r3, #16]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d01a      	beq.n	800914c <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800911c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800911e:	e853 3f00 	ldrex	r3, [r3]
 8009122:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009124:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009126:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800912a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	461a      	mov	r2, r3
 8009134:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009138:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800913a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800913c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800913e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009140:	e841 2300 	strex	r3, r2, [r1]
 8009144:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009146:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009148:	2b00      	cmp	r3, #0
 800914a:	d1e4      	bne.n	8009116 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	3308      	adds	r3, #8
 8009152:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009154:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009156:	e853 3f00 	ldrex	r3, [r3]
 800915a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800915c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800915e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009162:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	3308      	adds	r3, #8
 800916a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800916c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800916e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009170:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009172:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009174:	e841 2300 	strex	r3, r2, [r1]
 8009178:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800917a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800917c:	2b00      	cmp	r3, #0
 800917e:	d1e5      	bne.n	800914c <UART_Start_Receive_IT+0x168>
 8009180:	e04a      	b.n	8009218 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	689b      	ldr	r3, [r3, #8]
 8009186:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800918a:	d107      	bne.n	800919c <UART_Start_Receive_IT+0x1b8>
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	691b      	ldr	r3, [r3, #16]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d103      	bne.n	800919c <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	4a25      	ldr	r2, [pc, #148]	@ (800922c <UART_Start_Receive_IT+0x248>)
 8009198:	671a      	str	r2, [r3, #112]	@ 0x70
 800919a:	e002      	b.n	80091a2 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	4a24      	ldr	r2, [pc, #144]	@ (8009230 <UART_Start_Receive_IT+0x24c>)
 80091a0:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	2200      	movs	r2, #0
 80091a6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	691b      	ldr	r3, [r3, #16]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d019      	beq.n	80091e6 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091ba:	e853 3f00 	ldrex	r3, [r3]
 80091be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80091c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80091c6:	677b      	str	r3, [r7, #116]	@ 0x74
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	461a      	mov	r2, r3
 80091ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80091d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80091d2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091d4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80091d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80091d8:	e841 2300 	strex	r3, r2, [r1]
 80091dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80091de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d1e6      	bne.n	80091b2 <UART_Start_Receive_IT+0x1ce>
 80091e4:	e018      	b.n	8009218 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091ec:	697b      	ldr	r3, [r7, #20]
 80091ee:	e853 3f00 	ldrex	r3, [r3]
 80091f2:	613b      	str	r3, [r7, #16]
   return(result);
 80091f4:	693b      	ldr	r3, [r7, #16]
 80091f6:	f043 0320 	orr.w	r3, r3, #32
 80091fa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	461a      	mov	r2, r3
 8009202:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009204:	623b      	str	r3, [r7, #32]
 8009206:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009208:	69f9      	ldr	r1, [r7, #28]
 800920a:	6a3a      	ldr	r2, [r7, #32]
 800920c:	e841 2300 	strex	r3, r2, [r1]
 8009210:	61bb      	str	r3, [r7, #24]
   return(result);
 8009212:	69bb      	ldr	r3, [r7, #24]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d1e6      	bne.n	80091e6 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8009218:	2300      	movs	r3, #0
}
 800921a:	4618      	mov	r0, r3
 800921c:	378c      	adds	r7, #140	@ 0x8c
 800921e:	46bd      	mov	sp, r7
 8009220:	bc80      	pop	{r7}
 8009222:	4770      	bx	lr
 8009224:	08009af1 	.word	0x08009af1
 8009228:	080097f9 	.word	0x080097f9
 800922c:	08009697 	.word	0x08009697
 8009230:	08009537 	.word	0x08009537

08009234 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009234:	b480      	push	{r7}
 8009236:	b08f      	sub	sp, #60	@ 0x3c
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009242:	6a3b      	ldr	r3, [r7, #32]
 8009244:	e853 3f00 	ldrex	r3, [r3]
 8009248:	61fb      	str	r3, [r7, #28]
   return(result);
 800924a:	69fb      	ldr	r3, [r7, #28]
 800924c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009250:	637b      	str	r3, [r7, #52]	@ 0x34
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	461a      	mov	r2, r3
 8009258:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800925a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800925c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800925e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009260:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009262:	e841 2300 	strex	r3, r2, [r1]
 8009266:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800926a:	2b00      	cmp	r3, #0
 800926c:	d1e6      	bne.n	800923c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	3308      	adds	r3, #8
 8009274:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	e853 3f00 	ldrex	r3, [r3]
 800927c:	60bb      	str	r3, [r7, #8]
   return(result);
 800927e:	68bb      	ldr	r3, [r7, #8]
 8009280:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009284:	633b      	str	r3, [r7, #48]	@ 0x30
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	3308      	adds	r3, #8
 800928c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800928e:	61ba      	str	r2, [r7, #24]
 8009290:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009292:	6979      	ldr	r1, [r7, #20]
 8009294:	69ba      	ldr	r2, [r7, #24]
 8009296:	e841 2300 	strex	r3, r2, [r1]
 800929a:	613b      	str	r3, [r7, #16]
   return(result);
 800929c:	693b      	ldr	r3, [r7, #16]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d1e5      	bne.n	800926e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2220      	movs	r2, #32
 80092a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
}
 80092aa:	bf00      	nop
 80092ac:	373c      	adds	r7, #60	@ 0x3c
 80092ae:	46bd      	mov	sp, r7
 80092b0:	bc80      	pop	{r7}
 80092b2:	4770      	bx	lr

080092b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80092b4:	b480      	push	{r7}
 80092b6:	b095      	sub	sp, #84	@ 0x54
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092c4:	e853 3f00 	ldrex	r3, [r3]
 80092c8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80092ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80092d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	461a      	mov	r2, r3
 80092d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092da:	643b      	str	r3, [r7, #64]	@ 0x40
 80092dc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092de:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80092e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80092e2:	e841 2300 	strex	r3, r2, [r1]
 80092e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80092e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d1e6      	bne.n	80092bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	3308      	adds	r3, #8
 80092f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092f6:	6a3b      	ldr	r3, [r7, #32]
 80092f8:	e853 3f00 	ldrex	r3, [r3]
 80092fc:	61fb      	str	r3, [r7, #28]
   return(result);
 80092fe:	69fb      	ldr	r3, [r7, #28]
 8009300:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009304:	f023 0301 	bic.w	r3, r3, #1
 8009308:	64bb      	str	r3, [r7, #72]	@ 0x48
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	3308      	adds	r3, #8
 8009310:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009312:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009314:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009316:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009318:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800931a:	e841 2300 	strex	r3, r2, [r1]
 800931e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009322:	2b00      	cmp	r3, #0
 8009324:	d1e3      	bne.n	80092ee <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800932a:	2b01      	cmp	r3, #1
 800932c:	d118      	bne.n	8009360 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	e853 3f00 	ldrex	r3, [r3]
 800933a:	60bb      	str	r3, [r7, #8]
   return(result);
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	f023 0310 	bic.w	r3, r3, #16
 8009342:	647b      	str	r3, [r7, #68]	@ 0x44
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	461a      	mov	r2, r3
 800934a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800934c:	61bb      	str	r3, [r7, #24]
 800934e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009350:	6979      	ldr	r1, [r7, #20]
 8009352:	69ba      	ldr	r2, [r7, #24]
 8009354:	e841 2300 	strex	r3, r2, [r1]
 8009358:	613b      	str	r3, [r7, #16]
   return(result);
 800935a:	693b      	ldr	r3, [r7, #16]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d1e6      	bne.n	800932e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2220      	movs	r2, #32
 8009364:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2200      	movs	r2, #0
 800936c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2200      	movs	r2, #0
 8009372:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8009374:	bf00      	nop
 8009376:	3754      	adds	r7, #84	@ 0x54
 8009378:	46bd      	mov	sp, r7
 800937a:	bc80      	pop	{r7}
 800937c:	4770      	bx	lr

0800937e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800937e:	b580      	push	{r7, lr}
 8009380:	b090      	sub	sp, #64	@ 0x40
 8009382:	af00      	add	r7, sp, #0
 8009384:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800938a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f003 0320 	and.w	r3, r3, #32
 8009396:	2b00      	cmp	r3, #0
 8009398:	d137      	bne.n	800940a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800939a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800939c:	2200      	movs	r2, #0
 800939e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80093a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	3308      	adds	r3, #8
 80093a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093ac:	e853 3f00 	ldrex	r3, [r3]
 80093b0:	623b      	str	r3, [r7, #32]
   return(result);
 80093b2:	6a3b      	ldr	r3, [r7, #32]
 80093b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80093b8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80093ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	3308      	adds	r3, #8
 80093c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80093c2:	633a      	str	r2, [r7, #48]	@ 0x30
 80093c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80093c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093ca:	e841 2300 	strex	r3, r2, [r1]
 80093ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80093d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d1e5      	bne.n	80093a2 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80093d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093dc:	693b      	ldr	r3, [r7, #16]
 80093de:	e853 3f00 	ldrex	r3, [r3]
 80093e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80093ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	461a      	mov	r2, r3
 80093f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093f4:	61fb      	str	r3, [r7, #28]
 80093f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f8:	69b9      	ldr	r1, [r7, #24]
 80093fa:	69fa      	ldr	r2, [r7, #28]
 80093fc:	e841 2300 	strex	r3, r2, [r1]
 8009400:	617b      	str	r3, [r7, #20]
   return(result);
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d1e6      	bne.n	80093d6 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009408:	e002      	b.n	8009410 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800940a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800940c:	f7f9 fd62 	bl	8002ed4 <HAL_UART_TxCpltCallback>
}
 8009410:	bf00      	nop
 8009412:	3740      	adds	r7, #64	@ 0x40
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}

08009418 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b084      	sub	sp, #16
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009424:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009426:	68f8      	ldr	r0, [r7, #12]
 8009428:	f7ff f996 	bl	8008758 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800942c:	bf00      	nop
 800942e:	3710      	adds	r7, #16
 8009430:	46bd      	mov	sp, r7
 8009432:	bd80      	pop	{r7, pc}

08009434 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b086      	sub	sp, #24
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009440:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009442:	697b      	ldr	r3, [r7, #20]
 8009444:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009448:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800944a:	697b      	ldr	r3, [r7, #20]
 800944c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009450:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	689b      	ldr	r3, [r3, #8]
 8009458:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800945c:	2b80      	cmp	r3, #128	@ 0x80
 800945e:	d109      	bne.n	8009474 <UART_DMAError+0x40>
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	2b21      	cmp	r3, #33	@ 0x21
 8009464:	d106      	bne.n	8009474 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009466:	697b      	ldr	r3, [r7, #20]
 8009468:	2200      	movs	r2, #0
 800946a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800946e:	6978      	ldr	r0, [r7, #20]
 8009470:	f7ff fee0 	bl	8009234 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009474:	697b      	ldr	r3, [r7, #20]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	689b      	ldr	r3, [r3, #8]
 800947a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800947e:	2b40      	cmp	r3, #64	@ 0x40
 8009480:	d109      	bne.n	8009496 <UART_DMAError+0x62>
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	2b22      	cmp	r3, #34	@ 0x22
 8009486:	d106      	bne.n	8009496 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009488:	697b      	ldr	r3, [r7, #20]
 800948a:	2200      	movs	r2, #0
 800948c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009490:	6978      	ldr	r0, [r7, #20]
 8009492:	f7ff ff0f 	bl	80092b4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009496:	697b      	ldr	r3, [r7, #20]
 8009498:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800949c:	f043 0210 	orr.w	r2, r3, #16
 80094a0:	697b      	ldr	r3, [r7, #20]
 80094a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80094a6:	6978      	ldr	r0, [r7, #20]
 80094a8:	f7ff f95f 	bl	800876a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094ac:	bf00      	nop
 80094ae:	3718      	adds	r7, #24
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}

080094b4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b084      	sub	sp, #16
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094c0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	2200      	movs	r2, #0
 80094c6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	2200      	movs	r2, #0
 80094ce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80094d2:	68f8      	ldr	r0, [r7, #12]
 80094d4:	f7ff f949 	bl	800876a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094d8:	bf00      	nop
 80094da:	3710      	adds	r7, #16
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd80      	pop	{r7, pc}

080094e0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b088      	sub	sp, #32
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	e853 3f00 	ldrex	r3, [r3]
 80094f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094fc:	61fb      	str	r3, [r7, #28]
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	461a      	mov	r2, r3
 8009504:	69fb      	ldr	r3, [r7, #28]
 8009506:	61bb      	str	r3, [r7, #24]
 8009508:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800950a:	6979      	ldr	r1, [r7, #20]
 800950c:	69ba      	ldr	r2, [r7, #24]
 800950e:	e841 2300 	strex	r3, r2, [r1]
 8009512:	613b      	str	r3, [r7, #16]
   return(result);
 8009514:	693b      	ldr	r3, [r7, #16]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d1e6      	bne.n	80094e8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2220      	movs	r2, #32
 800951e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2200      	movs	r2, #0
 8009526:	675a      	str	r2, [r3, #116]	@ 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009528:	6878      	ldr	r0, [r7, #4]
 800952a:	f7f9 fcd3 	bl	8002ed4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800952e:	bf00      	nop
 8009530:	3720      	adds	r7, #32
 8009532:	46bd      	mov	sp, r7
 8009534:	bd80      	pop	{r7, pc}

08009536 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009536:	b580      	push	{r7, lr}
 8009538:	b096      	sub	sp, #88	@ 0x58
 800953a:	af00      	add	r7, sp, #0
 800953c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009544:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800954e:	2b22      	cmp	r3, #34	@ 0x22
 8009550:	f040 8095 	bne.w	800967e <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800955a:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800955e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8009562:	b2d9      	uxtb	r1, r3
 8009564:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8009568:	b2da      	uxtb	r2, r3
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800956e:	400a      	ands	r2, r1
 8009570:	b2d2      	uxtb	r2, r2
 8009572:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009578:	1c5a      	adds	r2, r3, #1
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009584:	b29b      	uxth	r3, r3
 8009586:	3b01      	subs	r3, #1
 8009588:	b29a      	uxth	r2, r3
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009596:	b29b      	uxth	r3, r3
 8009598:	2b00      	cmp	r3, #0
 800959a:	d178      	bne.n	800968e <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095a4:	e853 3f00 	ldrex	r3, [r3]
 80095a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80095aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	461a      	mov	r2, r3
 80095b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80095ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80095bc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80095c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80095c2:	e841 2300 	strex	r3, r2, [r1]
 80095c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80095c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d1e6      	bne.n	800959c <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	3308      	adds	r3, #8
 80095d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095d8:	e853 3f00 	ldrex	r3, [r3]
 80095dc:	623b      	str	r3, [r7, #32]
   return(result);
 80095de:	6a3b      	ldr	r3, [r7, #32]
 80095e0:	f023 0301 	bic.w	r3, r3, #1
 80095e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	3308      	adds	r3, #8
 80095ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80095ee:	633a      	str	r2, [r7, #48]	@ 0x30
 80095f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80095f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095f6:	e841 2300 	strex	r3, r2, [r1]
 80095fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80095fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d1e5      	bne.n	80095ce <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2220      	movs	r2, #32
 8009606:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2200      	movs	r2, #0
 800960e:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009614:	2b01      	cmp	r3, #1
 8009616:	d12e      	bne.n	8009676 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2200      	movs	r2, #0
 800961c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009624:	693b      	ldr	r3, [r7, #16]
 8009626:	e853 3f00 	ldrex	r3, [r3]
 800962a:	60fb      	str	r3, [r7, #12]
   return(result);
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	f023 0310 	bic.w	r3, r3, #16
 8009632:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	461a      	mov	r2, r3
 800963a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800963c:	61fb      	str	r3, [r7, #28]
 800963e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009640:	69b9      	ldr	r1, [r7, #24]
 8009642:	69fa      	ldr	r2, [r7, #28]
 8009644:	e841 2300 	strex	r3, r2, [r1]
 8009648:	617b      	str	r3, [r7, #20]
   return(result);
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d1e6      	bne.n	800961e <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	69db      	ldr	r3, [r3, #28]
 8009656:	f003 0310 	and.w	r3, r3, #16
 800965a:	2b10      	cmp	r3, #16
 800965c:	d103      	bne.n	8009666 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	2210      	movs	r2, #16
 8009664:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800966c:	4619      	mov	r1, r3
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f7ff f884 	bl	800877c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009674:	e00b      	b.n	800968e <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8009676:	6878      	ldr	r0, [r7, #4]
 8009678:	f7f9 fc42 	bl	8002f00 <HAL_UART_RxCpltCallback>
}
 800967c:	e007      	b.n	800968e <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	699a      	ldr	r2, [r3, #24]
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	f042 0208 	orr.w	r2, r2, #8
 800968c:	619a      	str	r2, [r3, #24]
}
 800968e:	bf00      	nop
 8009690:	3758      	adds	r7, #88	@ 0x58
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}

08009696 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009696:	b580      	push	{r7, lr}
 8009698:	b096      	sub	sp, #88	@ 0x58
 800969a:	af00      	add	r7, sp, #0
 800969c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80096a4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096ae:	2b22      	cmp	r3, #34	@ 0x22
 80096b0:	f040 8095 	bne.w	80097de <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096ba:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096c2:	653b      	str	r3, [r7, #80]	@ 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80096c4:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 80096c8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80096cc:	4013      	ands	r3, r2
 80096ce:	b29a      	uxth	r2, r3
 80096d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096d2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096d8:	1c9a      	adds	r2, r3, #2
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80096e4:	b29b      	uxth	r3, r3
 80096e6:	3b01      	subs	r3, #1
 80096e8:	b29a      	uxth	r2, r3
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80096f6:	b29b      	uxth	r3, r3
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d178      	bne.n	80097ee <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009704:	e853 3f00 	ldrex	r3, [r3]
 8009708:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800970a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800970c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009710:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	461a      	mov	r2, r3
 8009718:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800971a:	643b      	str	r3, [r7, #64]	@ 0x40
 800971c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800971e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009720:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009722:	e841 2300 	strex	r3, r2, [r1]
 8009726:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800972a:	2b00      	cmp	r3, #0
 800972c:	d1e6      	bne.n	80096fc <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	3308      	adds	r3, #8
 8009734:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009736:	6a3b      	ldr	r3, [r7, #32]
 8009738:	e853 3f00 	ldrex	r3, [r3]
 800973c:	61fb      	str	r3, [r7, #28]
   return(result);
 800973e:	69fb      	ldr	r3, [r7, #28]
 8009740:	f023 0301 	bic.w	r3, r3, #1
 8009744:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	3308      	adds	r3, #8
 800974c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800974e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009750:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009752:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009754:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009756:	e841 2300 	strex	r3, r2, [r1]
 800975a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800975c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800975e:	2b00      	cmp	r3, #0
 8009760:	d1e5      	bne.n	800972e <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2220      	movs	r2, #32
 8009766:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2200      	movs	r2, #0
 800976e:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009774:	2b01      	cmp	r3, #1
 8009776:	d12e      	bne.n	80097d6 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2200      	movs	r2, #0
 800977c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	e853 3f00 	ldrex	r3, [r3]
 800978a:	60bb      	str	r3, [r7, #8]
   return(result);
 800978c:	68bb      	ldr	r3, [r7, #8]
 800978e:	f023 0310 	bic.w	r3, r3, #16
 8009792:	647b      	str	r3, [r7, #68]	@ 0x44
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	461a      	mov	r2, r3
 800979a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800979c:	61bb      	str	r3, [r7, #24]
 800979e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097a0:	6979      	ldr	r1, [r7, #20]
 80097a2:	69ba      	ldr	r2, [r7, #24]
 80097a4:	e841 2300 	strex	r3, r2, [r1]
 80097a8:	613b      	str	r3, [r7, #16]
   return(result);
 80097aa:	693b      	ldr	r3, [r7, #16]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d1e6      	bne.n	800977e <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	69db      	ldr	r3, [r3, #28]
 80097b6:	f003 0310 	and.w	r3, r3, #16
 80097ba:	2b10      	cmp	r3, #16
 80097bc:	d103      	bne.n	80097c6 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	2210      	movs	r2, #16
 80097c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80097cc:	4619      	mov	r1, r3
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f7fe ffd4 	bl	800877c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80097d4:	e00b      	b.n	80097ee <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f7f9 fb92 	bl	8002f00 <HAL_UART_RxCpltCallback>
}
 80097dc:	e007      	b.n	80097ee <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	699a      	ldr	r2, [r3, #24]
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	f042 0208 	orr.w	r2, r2, #8
 80097ec:	619a      	str	r2, [r3, #24]
}
 80097ee:	bf00      	nop
 80097f0:	3758      	adds	r7, #88	@ 0x58
 80097f2:	46bd      	mov	sp, r7
 80097f4:	bd80      	pop	{r7, pc}
	...

080097f8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b0a6      	sub	sp, #152	@ 0x98
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009806:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	69db      	ldr	r3, [r3, #28]
 8009810:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	689b      	ldr	r3, [r3, #8]
 8009824:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800982e:	2b22      	cmp	r3, #34	@ 0x22
 8009830:	f040 814f 	bne.w	8009ad2 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800983a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800983e:	e0f6      	b.n	8009a2e <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009846:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800984a:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800984e:	b2d9      	uxtb	r1, r3
 8009850:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009854:	b2da      	uxtb	r2, r3
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800985a:	400a      	ands	r2, r1
 800985c:	b2d2      	uxtb	r2, r2
 800985e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009864:	1c5a      	adds	r2, r3, #1
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009870:	b29b      	uxth	r3, r3
 8009872:	3b01      	subs	r3, #1
 8009874:	b29a      	uxth	r2, r3
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	69db      	ldr	r3, [r3, #28]
 8009882:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009886:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800988a:	f003 0307 	and.w	r3, r3, #7
 800988e:	2b00      	cmp	r3, #0
 8009890:	d053      	beq.n	800993a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009892:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009896:	f003 0301 	and.w	r3, r3, #1
 800989a:	2b00      	cmp	r3, #0
 800989c:	d011      	beq.n	80098c2 <UART_RxISR_8BIT_FIFOEN+0xca>
 800989e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80098a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d00b      	beq.n	80098c2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	2201      	movs	r2, #1
 80098b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80098b8:	f043 0201 	orr.w	r2, r3, #1
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80098c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80098c6:	f003 0302 	and.w	r3, r3, #2
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d011      	beq.n	80098f2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80098ce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80098d2:	f003 0301 	and.w	r3, r3, #1
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d00b      	beq.n	80098f2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	2202      	movs	r2, #2
 80098e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80098e8:	f043 0204 	orr.w	r2, r3, #4
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80098f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80098f6:	f003 0304 	and.w	r3, r3, #4
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d011      	beq.n	8009922 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80098fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009902:	f003 0301 	and.w	r3, r3, #1
 8009906:	2b00      	cmp	r3, #0
 8009908:	d00b      	beq.n	8009922 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	2204      	movs	r2, #4
 8009910:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009918:	f043 0202 	orr.w	r2, r3, #2
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009928:	2b00      	cmp	r3, #0
 800992a:	d006      	beq.n	800993a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800992c:	6878      	ldr	r0, [r7, #4]
 800992e:	f7fe ff1c 	bl	800876a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2200      	movs	r2, #0
 8009936:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009940:	b29b      	uxth	r3, r3
 8009942:	2b00      	cmp	r3, #0
 8009944:	d173      	bne.n	8009a2e <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800994c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800994e:	e853 3f00 	ldrex	r3, [r3]
 8009952:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8009954:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009956:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800995a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	461a      	mov	r2, r3
 8009964:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009968:	66bb      	str	r3, [r7, #104]	@ 0x68
 800996a:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800996c:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800996e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009970:	e841 2300 	strex	r3, r2, [r1]
 8009974:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009976:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009978:	2b00      	cmp	r3, #0
 800997a:	d1e4      	bne.n	8009946 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	3308      	adds	r3, #8
 8009982:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009984:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009986:	e853 3f00 	ldrex	r3, [r3]
 800998a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800998c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800998e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009992:	f023 0301 	bic.w	r3, r3, #1
 8009996:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	3308      	adds	r3, #8
 800999e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80099a0:	657a      	str	r2, [r7, #84]	@ 0x54
 80099a2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099a4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80099a6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80099a8:	e841 2300 	strex	r3, r2, [r1]
 80099ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80099ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d1e3      	bne.n	800997c <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2220      	movs	r2, #32
 80099b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2200      	movs	r2, #0
 80099c0:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80099c6:	2b01      	cmp	r3, #1
 80099c8:	d12e      	bne.n	8009a28 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2200      	movs	r2, #0
 80099ce:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099d8:	e853 3f00 	ldrex	r3, [r3]
 80099dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80099de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099e0:	f023 0310 	bic.w	r3, r3, #16
 80099e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	461a      	mov	r2, r3
 80099ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80099ee:	643b      	str	r3, [r7, #64]	@ 0x40
 80099f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80099f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80099f6:	e841 2300 	strex	r3, r2, [r1]
 80099fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80099fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d1e6      	bne.n	80099d0 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	69db      	ldr	r3, [r3, #28]
 8009a08:	f003 0310 	and.w	r3, r3, #16
 8009a0c:	2b10      	cmp	r3, #16
 8009a0e:	d103      	bne.n	8009a18 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	2210      	movs	r2, #16
 8009a16:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009a1e:	4619      	mov	r1, r3
 8009a20:	6878      	ldr	r0, [r7, #4]
 8009a22:	f7fe feab 	bl	800877c <HAL_UARTEx_RxEventCallback>
 8009a26:	e002      	b.n	8009a2e <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009a28:	6878      	ldr	r0, [r7, #4]
 8009a2a:	f7f9 fa69 	bl	8002f00 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009a2e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d006      	beq.n	8009a44 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8009a36:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009a3a:	f003 0320 	and.w	r3, r3, #32
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	f47f aefe 	bne.w	8009840 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009a4a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009a4e:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d045      	beq.n	8009ae2 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009a5c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8009a60:	429a      	cmp	r2, r3
 8009a62:	d23e      	bcs.n	8009ae2 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	3308      	adds	r3, #8
 8009a6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a6c:	6a3b      	ldr	r3, [r7, #32]
 8009a6e:	e853 3f00 	ldrex	r3, [r3]
 8009a72:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a74:	69fb      	ldr	r3, [r7, #28]
 8009a76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009a7a:	673b      	str	r3, [r7, #112]	@ 0x70
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	3308      	adds	r3, #8
 8009a82:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009a84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009a86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a8c:	e841 2300 	strex	r3, r2, [r1]
 8009a90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d1e5      	bne.n	8009a64 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	4a14      	ldr	r2, [pc, #80]	@ (8009aec <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8009a9c:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	e853 3f00 	ldrex	r3, [r3]
 8009aaa:	60bb      	str	r3, [r7, #8]
   return(result);
 8009aac:	68bb      	ldr	r3, [r7, #8]
 8009aae:	f043 0320 	orr.w	r3, r3, #32
 8009ab2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	461a      	mov	r2, r3
 8009aba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009abc:	61bb      	str	r3, [r7, #24]
 8009abe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ac0:	6979      	ldr	r1, [r7, #20]
 8009ac2:	69ba      	ldr	r2, [r7, #24]
 8009ac4:	e841 2300 	strex	r3, r2, [r1]
 8009ac8:	613b      	str	r3, [r7, #16]
   return(result);
 8009aca:	693b      	ldr	r3, [r7, #16]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d1e6      	bne.n	8009a9e <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009ad0:	e007      	b.n	8009ae2 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	699a      	ldr	r2, [r3, #24]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f042 0208 	orr.w	r2, r2, #8
 8009ae0:	619a      	str	r2, [r3, #24]
}
 8009ae2:	bf00      	nop
 8009ae4:	3798      	adds	r7, #152	@ 0x98
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}
 8009aea:	bf00      	nop
 8009aec:	08009537 	.word	0x08009537

08009af0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b0a8      	sub	sp, #160	@ 0xa0
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009afe:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	69db      	ldr	r3, [r3, #28]
 8009b08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	689b      	ldr	r3, [r3, #8]
 8009b1c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b26:	2b22      	cmp	r3, #34	@ 0x22
 8009b28:	f040 8153 	bne.w	8009dd2 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009b32:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009b36:	e0fa      	b.n	8009d2e <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b3e:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b46:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8009b4a:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 8009b4e:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8009b52:	4013      	ands	r3, r2
 8009b54:	b29a      	uxth	r2, r3
 8009b56:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009b5a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b60:	1c9a      	adds	r2, r3, #2
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009b6c:	b29b      	uxth	r3, r3
 8009b6e:	3b01      	subs	r3, #1
 8009b70:	b29a      	uxth	r2, r3
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	69db      	ldr	r3, [r3, #28]
 8009b7e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009b82:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009b86:	f003 0307 	and.w	r3, r3, #7
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d053      	beq.n	8009c36 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009b8e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009b92:	f003 0301 	and.w	r3, r3, #1
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d011      	beq.n	8009bbe <UART_RxISR_16BIT_FIFOEN+0xce>
 8009b9a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009b9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d00b      	beq.n	8009bbe <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	2201      	movs	r2, #1
 8009bac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009bb4:	f043 0201 	orr.w	r2, r3, #1
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009bbe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009bc2:	f003 0302 	and.w	r3, r3, #2
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d011      	beq.n	8009bee <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009bca:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009bce:	f003 0301 	and.w	r3, r3, #1
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d00b      	beq.n	8009bee <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	2202      	movs	r2, #2
 8009bdc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009be4:	f043 0204 	orr.w	r2, r3, #4
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009bee:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009bf2:	f003 0304 	and.w	r3, r3, #4
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d011      	beq.n	8009c1e <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009bfa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009bfe:	f003 0301 	and.w	r3, r3, #1
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d00b      	beq.n	8009c1e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	2204      	movs	r2, #4
 8009c0c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c14:	f043 0202 	orr.w	r2, r3, #2
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d006      	beq.n	8009c36 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009c28:	6878      	ldr	r0, [r7, #4]
 8009c2a:	f7fe fd9e 	bl	800876a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2200      	movs	r2, #0
 8009c32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009c3c:	b29b      	uxth	r3, r3
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d175      	bne.n	8009d2e <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c48:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009c4a:	e853 3f00 	ldrex	r3, [r3]
 8009c4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009c50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009c52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009c56:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	461a      	mov	r2, r3
 8009c60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009c64:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009c66:	66ba      	str	r2, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c68:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009c6a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009c6c:	e841 2300 	strex	r3, r2, [r1]
 8009c70:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009c72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d1e4      	bne.n	8009c42 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	3308      	adds	r3, #8
 8009c7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c82:	e853 3f00 	ldrex	r3, [r3]
 8009c86:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009c88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009c8e:	f023 0301 	bic.w	r3, r3, #1
 8009c92:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	3308      	adds	r3, #8
 8009c9c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009ca0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009ca2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ca4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009ca6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009ca8:	e841 2300 	strex	r3, r2, [r1]
 8009cac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009cae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d1e1      	bne.n	8009c78 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2220      	movs	r2, #32
 8009cb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cc6:	2b01      	cmp	r3, #1
 8009cc8:	d12e      	bne.n	8009d28 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2200      	movs	r2, #0
 8009cce:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cd8:	e853 3f00 	ldrex	r3, [r3]
 8009cdc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009cde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ce0:	f023 0310 	bic.w	r3, r3, #16
 8009ce4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	461a      	mov	r2, r3
 8009cec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009cee:	647b      	str	r3, [r7, #68]	@ 0x44
 8009cf0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cf2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009cf4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009cf6:	e841 2300 	strex	r3, r2, [r1]
 8009cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009cfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d1e6      	bne.n	8009cd0 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	69db      	ldr	r3, [r3, #28]
 8009d08:	f003 0310 	and.w	r3, r3, #16
 8009d0c:	2b10      	cmp	r3, #16
 8009d0e:	d103      	bne.n	8009d18 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	2210      	movs	r2, #16
 8009d16:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009d1e:	4619      	mov	r1, r3
 8009d20:	6878      	ldr	r0, [r7, #4]
 8009d22:	f7fe fd2b 	bl	800877c <HAL_UARTEx_RxEventCallback>
 8009d26:	e002      	b.n	8009d2e <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f7f9 f8e9 	bl	8002f00 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009d2e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d006      	beq.n	8009d44 <UART_RxISR_16BIT_FIFOEN+0x254>
 8009d36:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009d3a:	f003 0320 	and.w	r3, r3, #32
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	f47f aefa 	bne.w	8009b38 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009d4a:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009d4e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d045      	beq.n	8009de2 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009d5c:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 8009d60:	429a      	cmp	r2, r3
 8009d62:	d23e      	bcs.n	8009de2 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	3308      	adds	r3, #8
 8009d6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d6e:	e853 3f00 	ldrex	r3, [r3]
 8009d72:	623b      	str	r3, [r7, #32]
   return(result);
 8009d74:	6a3b      	ldr	r3, [r7, #32]
 8009d76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009d7a:	677b      	str	r3, [r7, #116]	@ 0x74
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	3308      	adds	r3, #8
 8009d82:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009d84:	633a      	str	r2, [r7, #48]	@ 0x30
 8009d86:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d8c:	e841 2300 	strex	r3, r2, [r1]
 8009d90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d1e5      	bne.n	8009d64 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	4a14      	ldr	r2, [pc, #80]	@ (8009dec <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8009d9c:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009da4:	693b      	ldr	r3, [r7, #16]
 8009da6:	e853 3f00 	ldrex	r3, [r3]
 8009daa:	60fb      	str	r3, [r7, #12]
   return(result);
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	f043 0320 	orr.w	r3, r3, #32
 8009db2:	673b      	str	r3, [r7, #112]	@ 0x70
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	461a      	mov	r2, r3
 8009dba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009dbc:	61fb      	str	r3, [r7, #28]
 8009dbe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dc0:	69b9      	ldr	r1, [r7, #24]
 8009dc2:	69fa      	ldr	r2, [r7, #28]
 8009dc4:	e841 2300 	strex	r3, r2, [r1]
 8009dc8:	617b      	str	r3, [r7, #20]
   return(result);
 8009dca:	697b      	ldr	r3, [r7, #20]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d1e6      	bne.n	8009d9e <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009dd0:	e007      	b.n	8009de2 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	699a      	ldr	r2, [r3, #24]
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	f042 0208 	orr.w	r2, r2, #8
 8009de0:	619a      	str	r2, [r3, #24]
}
 8009de2:	bf00      	nop
 8009de4:	37a0      	adds	r7, #160	@ 0xa0
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}
 8009dea:	bf00      	nop
 8009dec:	08009697 	.word	0x08009697

08009df0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009df0:	b480      	push	{r7}
 8009df2:	b083      	sub	sp, #12
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009df8:	bf00      	nop
 8009dfa:	370c      	adds	r7, #12
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bc80      	pop	{r7}
 8009e00:	4770      	bx	lr

08009e02 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009e02:	b480      	push	{r7}
 8009e04:	b083      	sub	sp, #12
 8009e06:	af00      	add	r7, sp, #0
 8009e08:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009e0a:	bf00      	nop
 8009e0c:	370c      	adds	r7, #12
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bc80      	pop	{r7}
 8009e12:	4770      	bx	lr

08009e14 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009e14:	b480      	push	{r7}
 8009e16:	b083      	sub	sp, #12
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009e1c:	bf00      	nop
 8009e1e:	370c      	adds	r7, #12
 8009e20:	46bd      	mov	sp, r7
 8009e22:	bc80      	pop	{r7}
 8009e24:	4770      	bx	lr

08009e26 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8009e26:	b580      	push	{r7, lr}
 8009e28:	b088      	sub	sp, #32
 8009e2a:	af02      	add	r7, sp, #8
 8009e2c:	60f8      	str	r0, [r7, #12]
 8009e2e:	1d3b      	adds	r3, r7, #4
 8009e30:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 8009e34:	2300      	movs	r3, #0
 8009e36:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8009e3e:	2b01      	cmp	r3, #1
 8009e40:	d101      	bne.n	8009e46 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 8009e42:	2302      	movs	r3, #2
 8009e44:	e046      	b.n	8009ed4 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	2201      	movs	r2, #1
 8009e4a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	2224      	movs	r2, #36	@ 0x24
 8009e52:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	681a      	ldr	r2, [r3, #0]
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	f022 0201 	bic.w	r2, r2, #1
 8009e64:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	689b      	ldr	r3, [r3, #8]
 8009e6c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009e70:	687a      	ldr	r2, [r7, #4]
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	430a      	orrs	r2, r1
 8009e78:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d105      	bne.n	8009e8c <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8009e80:	1d3b      	adds	r3, r7, #4
 8009e82:	e893 0006 	ldmia.w	r3, {r1, r2}
 8009e86:	68f8      	ldr	r0, [r7, #12]
 8009e88:	f000 f949 	bl	800a11e <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	681a      	ldr	r2, [r3, #0]
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	f042 0201 	orr.w	r2, r2, #1
 8009e9a:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009e9c:	f7f8 f992 	bl	80021c4 <HAL_GetTick>
 8009ea0:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009ea2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009ea6:	9300      	str	r3, [sp, #0]
 8009ea8:	693b      	ldr	r3, [r7, #16]
 8009eaa:	2200      	movs	r2, #0
 8009eac:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009eb0:	68f8      	ldr	r0, [r7, #12]
 8009eb2:	f7fe ffcf 	bl	8008e54 <UART_WaitOnFlagUntilTimeout>
 8009eb6:	4603      	mov	r3, r0
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d002      	beq.n	8009ec2 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 8009ebc:	2303      	movs	r3, #3
 8009ebe:	75fb      	strb	r3, [r7, #23]
 8009ec0:	e003      	b.n	8009eca <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	2220      	movs	r2, #32
 8009ec6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	2200      	movs	r2, #0
 8009ece:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return status;
 8009ed2:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	3718      	adds	r7, #24
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	bd80      	pop	{r7, pc}

08009edc <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8009edc:	b480      	push	{r7}
 8009ede:	b089      	sub	sp, #36	@ 0x24
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8009eea:	2b01      	cmp	r3, #1
 8009eec:	d101      	bne.n	8009ef2 <HAL_UARTEx_EnableStopMode+0x16>
 8009eee:	2302      	movs	r3, #2
 8009ef0:	e021      	b.n	8009f36 <HAL_UARTEx_EnableStopMode+0x5a>
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2201      	movs	r2, #1
 8009ef6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	e853 3f00 	ldrex	r3, [r3]
 8009f06:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f08:	68bb      	ldr	r3, [r7, #8]
 8009f0a:	f043 0302 	orr.w	r3, r3, #2
 8009f0e:	61fb      	str	r3, [r7, #28]
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	461a      	mov	r2, r3
 8009f16:	69fb      	ldr	r3, [r7, #28]
 8009f18:	61bb      	str	r3, [r7, #24]
 8009f1a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f1c:	6979      	ldr	r1, [r7, #20]
 8009f1e:	69ba      	ldr	r2, [r7, #24]
 8009f20:	e841 2300 	strex	r3, r2, [r1]
 8009f24:	613b      	str	r3, [r7, #16]
   return(result);
 8009f26:	693b      	ldr	r3, [r7, #16]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d1e6      	bne.n	8009efa <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009f34:	2300      	movs	r3, #0
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	3724      	adds	r7, #36	@ 0x24
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	bc80      	pop	{r7}
 8009f3e:	4770      	bx	lr

08009f40 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8009f40:	b580      	push	{r7, lr}
 8009f42:	b084      	sub	sp, #16
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8009f4e:	2b01      	cmp	r3, #1
 8009f50:	d101      	bne.n	8009f56 <HAL_UARTEx_EnableFifoMode+0x16>
 8009f52:	2302      	movs	r3, #2
 8009f54:	e02b      	b.n	8009fae <HAL_UARTEx_EnableFifoMode+0x6e>
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2201      	movs	r2, #1
 8009f5a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2224      	movs	r2, #36	@ 0x24
 8009f62:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	681a      	ldr	r2, [r3, #0]
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f022 0201 	bic.w	r2, r2, #1
 8009f7c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009f84:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8009f8c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	68fa      	ldr	r2, [r7, #12]
 8009f94:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009f96:	6878      	ldr	r0, [r7, #4]
 8009f98:	f000 f8e4 	bl	800a164 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2220      	movs	r2, #32
 8009fa0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009fac:	2300      	movs	r3, #0
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3710      	adds	r7, #16
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}

08009fb6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009fb6:	b480      	push	{r7}
 8009fb8:	b085      	sub	sp, #20
 8009fba:	af00      	add	r7, sp, #0
 8009fbc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8009fc4:	2b01      	cmp	r3, #1
 8009fc6:	d101      	bne.n	8009fcc <HAL_UARTEx_DisableFifoMode+0x16>
 8009fc8:	2302      	movs	r3, #2
 8009fca:	e027      	b.n	800a01c <HAL_UARTEx_DisableFifoMode+0x66>
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2201      	movs	r2, #1
 8009fd0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	2224      	movs	r2, #36	@ 0x24
 8009fd8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	681a      	ldr	r2, [r3, #0]
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	f022 0201 	bic.w	r2, r2, #1
 8009ff2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009ffa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	2200      	movs	r2, #0
 800a000:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	68fa      	ldr	r2, [r7, #12]
 800a008:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	2220      	movs	r2, #32
 800a00e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2200      	movs	r2, #0
 800a016:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800a01a:	2300      	movs	r3, #0
}
 800a01c:	4618      	mov	r0, r3
 800a01e:	3714      	adds	r7, #20
 800a020:	46bd      	mov	sp, r7
 800a022:	bc80      	pop	{r7}
 800a024:	4770      	bx	lr

0800a026 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a026:	b580      	push	{r7, lr}
 800a028:	b084      	sub	sp, #16
 800a02a:	af00      	add	r7, sp, #0
 800a02c:	6078      	str	r0, [r7, #4]
 800a02e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800a036:	2b01      	cmp	r3, #1
 800a038:	d101      	bne.n	800a03e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a03a:	2302      	movs	r3, #2
 800a03c:	e02d      	b.n	800a09a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2201      	movs	r2, #1
 800a042:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2224      	movs	r2, #36	@ 0x24
 800a04a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	681a      	ldr	r2, [r3, #0]
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	f022 0201 	bic.w	r2, r2, #1
 800a064:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	689b      	ldr	r3, [r3, #8]
 800a06c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	683a      	ldr	r2, [r7, #0]
 800a076:	430a      	orrs	r2, r1
 800a078:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a07a:	6878      	ldr	r0, [r7, #4]
 800a07c:	f000 f872 	bl	800a164 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	68fa      	ldr	r2, [r7, #12]
 800a086:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2220      	movs	r2, #32
 800a08c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2200      	movs	r2, #0
 800a094:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800a098:	2300      	movs	r3, #0
}
 800a09a:	4618      	mov	r0, r3
 800a09c:	3710      	adds	r7, #16
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}

0800a0a2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a0a2:	b580      	push	{r7, lr}
 800a0a4:	b084      	sub	sp, #16
 800a0a6:	af00      	add	r7, sp, #0
 800a0a8:	6078      	str	r0, [r7, #4]
 800a0aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800a0b2:	2b01      	cmp	r3, #1
 800a0b4:	d101      	bne.n	800a0ba <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a0b6:	2302      	movs	r3, #2
 800a0b8:	e02d      	b.n	800a116 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2201      	movs	r2, #1
 800a0be:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2224      	movs	r2, #36	@ 0x24
 800a0c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	681a      	ldr	r2, [r3, #0]
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	f022 0201 	bic.w	r2, r2, #1
 800a0e0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	689b      	ldr	r3, [r3, #8]
 800a0e8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	683a      	ldr	r2, [r7, #0]
 800a0f2:	430a      	orrs	r2, r1
 800a0f4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a0f6:	6878      	ldr	r0, [r7, #4]
 800a0f8:	f000 f834 	bl	800a164 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	68fa      	ldr	r2, [r7, #12]
 800a102:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2220      	movs	r2, #32
 800a108:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	2200      	movs	r2, #0
 800a110:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800a114:	2300      	movs	r3, #0
}
 800a116:	4618      	mov	r0, r3
 800a118:	3710      	adds	r7, #16
 800a11a:	46bd      	mov	sp, r7
 800a11c:	bd80      	pop	{r7, pc}

0800a11e <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a11e:	b480      	push	{r7}
 800a120:	b085      	sub	sp, #20
 800a122:	af00      	add	r7, sp, #0
 800a124:	60f8      	str	r0, [r7, #12]
 800a126:	1d3b      	adds	r3, r7, #4
 800a128:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	685b      	ldr	r3, [r3, #4]
 800a132:	f023 0210 	bic.w	r2, r3, #16
 800a136:	893b      	ldrh	r3, [r7, #8]
 800a138:	4619      	mov	r1, r3
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	430a      	orrs	r2, r1
 800a140:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	685b      	ldr	r3, [r3, #4]
 800a148:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 800a14c:	7abb      	ldrb	r3, [r7, #10]
 800a14e:	061a      	lsls	r2, r3, #24
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	430a      	orrs	r2, r1
 800a156:	605a      	str	r2, [r3, #4]
}
 800a158:	bf00      	nop
 800a15a:	3714      	adds	r7, #20
 800a15c:	46bd      	mov	sp, r7
 800a15e:	bc80      	pop	{r7}
 800a160:	4770      	bx	lr
	...

0800a164 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a164:	b480      	push	{r7}
 800a166:	b085      	sub	sp, #20
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a170:	2b00      	cmp	r3, #0
 800a172:	d108      	bne.n	800a186 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2201      	movs	r2, #1
 800a178:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	2201      	movs	r2, #1
 800a180:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a184:	e031      	b.n	800a1ea <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a186:	2308      	movs	r3, #8
 800a188:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a18a:	2308      	movs	r3, #8
 800a18c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	689b      	ldr	r3, [r3, #8]
 800a194:	0e5b      	lsrs	r3, r3, #25
 800a196:	b2db      	uxtb	r3, r3
 800a198:	f003 0307 	and.w	r3, r3, #7
 800a19c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	689b      	ldr	r3, [r3, #8]
 800a1a4:	0f5b      	lsrs	r3, r3, #29
 800a1a6:	b2db      	uxtb	r3, r3
 800a1a8:	f003 0307 	and.w	r3, r3, #7
 800a1ac:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a1ae:	7bbb      	ldrb	r3, [r7, #14]
 800a1b0:	7b3a      	ldrb	r2, [r7, #12]
 800a1b2:	4910      	ldr	r1, [pc, #64]	@ (800a1f4 <UARTEx_SetNbDataToProcess+0x90>)
 800a1b4:	5c8a      	ldrb	r2, [r1, r2]
 800a1b6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a1ba:	7b3a      	ldrb	r2, [r7, #12]
 800a1bc:	490e      	ldr	r1, [pc, #56]	@ (800a1f8 <UARTEx_SetNbDataToProcess+0x94>)
 800a1be:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a1c0:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1c4:	b29a      	uxth	r2, r3
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1cc:	7bfb      	ldrb	r3, [r7, #15]
 800a1ce:	7b7a      	ldrb	r2, [r7, #13]
 800a1d0:	4908      	ldr	r1, [pc, #32]	@ (800a1f4 <UARTEx_SetNbDataToProcess+0x90>)
 800a1d2:	5c8a      	ldrb	r2, [r1, r2]
 800a1d4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a1d8:	7b7a      	ldrb	r2, [r7, #13]
 800a1da:	4907      	ldr	r1, [pc, #28]	@ (800a1f8 <UARTEx_SetNbDataToProcess+0x94>)
 800a1dc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1de:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1e2:	b29a      	uxth	r2, r3
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a1ea:	bf00      	nop
 800a1ec:	3714      	adds	r7, #20
 800a1ee:	46bd      	mov	sp, r7
 800a1f0:	bc80      	pop	{r7}
 800a1f2:	4770      	bx	lr
 800a1f4:	0801f13c 	.word	0x0801f13c
 800a1f8:	0801f144 	.word	0x0801f144

0800a1fc <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800a200:	f7f7 fe80 	bl	8001f04 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800a204:	f000 f820 	bl	800a248 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800a208:	bf00      	nop
 800a20a:	bd80      	pop	{r7, pc}

0800a20c <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800a210:	f04f 30ff 	mov.w	r0, #4294967295
 800a214:	f010 fe2c 	bl	801ae70 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 800a218:	bf00      	nop
 800a21a:	bd80      	pop	{r7, pc}

0800a21c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800a21c:	b480      	push	{r7}
 800a21e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800a220:	f3bf 8f4f 	dsb	sy
}
 800a224:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800a226:	4b06      	ldr	r3, [pc, #24]	@ (800a240 <__NVIC_SystemReset+0x24>)
 800a228:	68db      	ldr	r3, [r3, #12]
 800a22a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800a22e:	4904      	ldr	r1, [pc, #16]	@ (800a240 <__NVIC_SystemReset+0x24>)
 800a230:	4b04      	ldr	r3, [pc, #16]	@ (800a244 <__NVIC_SystemReset+0x28>)
 800a232:	4313      	orrs	r3, r2
 800a234:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800a236:	f3bf 8f4f 	dsb	sy
}
 800a23a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800a23c:	bf00      	nop
 800a23e:	e7fd      	b.n	800a23c <__NVIC_SystemReset+0x20>
 800a240:	e000ed00 	.word	0xe000ed00
 800a244:	05fa0004 	.word	0x05fa0004

0800a248 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b086      	sub	sp, #24
 800a24c:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_LV */
  uint32_t feature_version = 0UL;
 800a24e:	2300      	movs	r3, #0
 800a250:	607b      	str	r3, [r7, #4]
  /* USER CODE END LoRaWAN_Init_LV */

  /* USER CODE BEGIN LoRaWAN_Init_1 */

  /* Get LoRaWAN APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 800a252:	2300      	movs	r3, #0
 800a254:	9302      	str	r3, [sp, #8]
 800a256:	2302      	movs	r3, #2
 800a258:	9301      	str	r3, [sp, #4]
 800a25a:	2301      	movs	r3, #1
 800a25c:	9300      	str	r3, [sp, #0]
 800a25e:	4b60      	ldr	r3, [pc, #384]	@ (800a3e0 <LoRaWAN_Init+0x198>)
 800a260:	2200      	movs	r2, #0
 800a262:	2100      	movs	r1, #0
 800a264:	2002      	movs	r0, #2
 800a266:	f011 fa4f 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(APP_VERSION_MAIN),
          (uint8_t)(APP_VERSION_SUB1),
          (uint8_t)(APP_VERSION_SUB2));

  /* Get MW LoRaWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION:  V%X.%X.%X\r\n",
 800a26a:	2300      	movs	r3, #0
 800a26c:	9302      	str	r3, [sp, #8]
 800a26e:	2304      	movs	r3, #4
 800a270:	9301      	str	r3, [sp, #4]
 800a272:	2302      	movs	r3, #2
 800a274:	9300      	str	r3, [sp, #0]
 800a276:	4b5b      	ldr	r3, [pc, #364]	@ (800a3e4 <LoRaWAN_Init+0x19c>)
 800a278:	2200      	movs	r2, #0
 800a27a:	2100      	movs	r1, #0
 800a27c:	2002      	movs	r0, #2
 800a27e:	f011 fa43 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(LORAWAN_VERSION_MAIN),
          (uint8_t)(LORAWAN_VERSION_SUB1),
          (uint8_t)(LORAWAN_VERSION_SUB2));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 800a282:	2300      	movs	r3, #0
 800a284:	9302      	str	r3, [sp, #8]
 800a286:	2302      	movs	r3, #2
 800a288:	9301      	str	r3, [sp, #4]
 800a28a:	2301      	movs	r3, #1
 800a28c:	9300      	str	r3, [sp, #0]
 800a28e:	4b56      	ldr	r3, [pc, #344]	@ (800a3e8 <LoRaWAN_Init+0x1a0>)
 800a290:	2200      	movs	r2, #0
 800a292:	2100      	movs	r1, #0
 800a294:	2002      	movs	r0, #2
 800a296:	f011 fa37 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(SUBGHZ_PHY_VERSION_MAIN),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB1),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB2));

  /* Get LoRaWAN Link Layer info */
  LmHandlerGetVersion(LORAMAC_HANDLER_L2_VERSION, &feature_version);
 800a29a:	1d3b      	adds	r3, r7, #4
 800a29c:	4619      	mov	r1, r3
 800a29e:	2000      	movs	r0, #0
 800a2a0:	f003 f834 	bl	800d30c <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "L2_SPEC_VERSION:     V%X.%X.%X\r\n",
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	0e1b      	lsrs	r3, r3, #24
 800a2a8:	b2db      	uxtb	r3, r3
 800a2aa:	461a      	mov	r2, r3
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	0c1b      	lsrs	r3, r3, #16
 800a2b0:	b2db      	uxtb	r3, r3
 800a2b2:	4619      	mov	r1, r3
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	0a1b      	lsrs	r3, r3, #8
 800a2b8:	b2db      	uxtb	r3, r3
 800a2ba:	9302      	str	r3, [sp, #8]
 800a2bc:	9101      	str	r1, [sp, #4]
 800a2be:	9200      	str	r2, [sp, #0]
 800a2c0:	4b4a      	ldr	r3, [pc, #296]	@ (800a3ec <LoRaWAN_Init+0x1a4>)
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	2100      	movs	r1, #0
 800a2c6:	2002      	movs	r0, #2
 800a2c8:	f011 fa1e 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8));

  /* Get LoRaWAN Regional Parameters info */
  LmHandlerGetVersion(LORAMAC_HANDLER_REGION_VERSION, &feature_version);
 800a2cc:	1d3b      	adds	r3, r7, #4
 800a2ce:	4619      	mov	r1, r3
 800a2d0:	2001      	movs	r0, #1
 800a2d2:	f003 f81b 	bl	800d30c <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "RP_SPEC_VERSION:     V%X-%X.%X.%X\r\n",
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	0e1b      	lsrs	r3, r3, #24
 800a2da:	b2db      	uxtb	r3, r3
 800a2dc:	461a      	mov	r2, r3
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	0c1b      	lsrs	r3, r3, #16
 800a2e2:	b2db      	uxtb	r3, r3
 800a2e4:	4619      	mov	r1, r3
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	0a1b      	lsrs	r3, r3, #8
 800a2ea:	b2db      	uxtb	r3, r3
 800a2ec:	6878      	ldr	r0, [r7, #4]
 800a2ee:	b2c0      	uxtb	r0, r0
 800a2f0:	9003      	str	r0, [sp, #12]
 800a2f2:	9302      	str	r3, [sp, #8]
 800a2f4:	9101      	str	r1, [sp, #4]
 800a2f6:	9200      	str	r2, [sp, #0]
 800a2f8:	4b3d      	ldr	r3, [pc, #244]	@ (800a3f0 <LoRaWAN_Init+0x1a8>)
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	2100      	movs	r1, #0
 800a2fe:	2002      	movs	r0, #2
 800a300:	f011 fa02 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8),
          (uint8_t)(feature_version));

  UTIL_TIMER_Create(&TxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800a304:	2300      	movs	r3, #0
 800a306:	9300      	str	r3, [sp, #0]
 800a308:	4b3a      	ldr	r3, [pc, #232]	@ (800a3f4 <LoRaWAN_Init+0x1ac>)
 800a30a:	2200      	movs	r2, #0
 800a30c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800a310:	4839      	ldr	r0, [pc, #228]	@ (800a3f8 <LoRaWAN_Init+0x1b0>)
 800a312:	f010 ff4b 	bl	801b1ac <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800a316:	2300      	movs	r3, #0
 800a318:	9300      	str	r3, [sp, #0]
 800a31a:	4b38      	ldr	r3, [pc, #224]	@ (800a3fc <LoRaWAN_Init+0x1b4>)
 800a31c:	2200      	movs	r2, #0
 800a31e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800a322:	4837      	ldr	r0, [pc, #220]	@ (800a400 <LoRaWAN_Init+0x1b8>)
 800a324:	f010 ff42 	bl	801b1ac <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, LED_PERIOD_TIME, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800a328:	2300      	movs	r3, #0
 800a32a:	9300      	str	r3, [sp, #0]
 800a32c:	4b35      	ldr	r3, [pc, #212]	@ (800a404 <LoRaWAN_Init+0x1bc>)
 800a32e:	2201      	movs	r2, #1
 800a330:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800a334:	4834      	ldr	r0, [pc, #208]	@ (800a408 <LoRaWAN_Init+0x1c0>)
 800a336:	f010 ff39 	bl	801b1ac <UTIL_TIMER_Create>

  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_TIMER_Create(&StopJoinTimer, JOIN_TIME, UTIL_TIMER_ONESHOT, OnStopJoinTimerEvent, NULL);
 800a33a:	2300      	movs	r3, #0
 800a33c:	9300      	str	r3, [sp, #0]
 800a33e:	4b33      	ldr	r3, [pc, #204]	@ (800a40c <LoRaWAN_Init+0x1c4>)
 800a340:	2200      	movs	r2, #0
 800a342:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800a346:	4832      	ldr	r0, [pc, #200]	@ (800a410 <LoRaWAN_Init+0x1c8>)
 800a348:	f010 ff30 	bl	801b1ac <UTIL_TIMER_Create>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800a34c:	4a31      	ldr	r2, [pc, #196]	@ (800a414 <LoRaWAN_Init+0x1cc>)
 800a34e:	2100      	movs	r1, #0
 800a350:	2001      	movs	r0, #1
 800a352:	f010 fe89 	bl	801b068 <UTIL_SEQ_RegTask>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800a356:	4a30      	ldr	r2, [pc, #192]	@ (800a418 <LoRaWAN_Init+0x1d0>)
 800a358:	2100      	movs	r1, #0
 800a35a:	2002      	movs	r0, #2
 800a35c:	f010 fe84 	bl	801b068 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), UTIL_SEQ_RFU, StoreContext);
 800a360:	4a2e      	ldr	r2, [pc, #184]	@ (800a41c <LoRaWAN_Init+0x1d4>)
 800a362:	2100      	movs	r1, #0
 800a364:	2004      	movs	r0, #4
 800a366:	f010 fe7f 	bl	801b068 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), UTIL_SEQ_RFU, StopJoin);
 800a36a:	4a2d      	ldr	r2, [pc, #180]	@ (800a420 <LoRaWAN_Init+0x1d8>)
 800a36c:	2100      	movs	r1, #0
 800a36e:	2008      	movs	r0, #8
 800a370:	f010 fe7a 	bl	801b068 <UTIL_SEQ_RegTask>

  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800a374:	f000 fbf4 	bl	800ab60 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks, APP_VERSION);
 800a378:	f04f 7181 	mov.w	r1, #16908288	@ 0x1020000
 800a37c:	4829      	ldr	r0, [pc, #164]	@ (800a424 <LoRaWAN_Init+0x1dc>)
 800a37e:	f002 f8ab 	bl	800c4d8 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800a382:	4829      	ldr	r0, [pc, #164]	@ (800a428 <LoRaWAN_Init+0x1e0>)
 800a384:	f002 f906 	bl	800c594 <LmHandlerConfigure>

  /* USER CODE BEGIN LoRaWAN_Init_2 */
  UTIL_TIMER_Start(&JoinLedTimer);
 800a388:	481f      	ldr	r0, [pc, #124]	@ (800a408 <LoRaWAN_Init+0x1c0>)
 800a38a:	f010 ff45 	bl	801b218 <UTIL_TIMER_Start>
  UTIL_TIMER_Create(&CurrentSensorTimer, 500, UTIL_TIMER_ONESHOT, CurrentSensorCallback, NULL);
 800a38e:	2300      	movs	r3, #0
 800a390:	9300      	str	r3, [sp, #0]
 800a392:	4b26      	ldr	r3, [pc, #152]	@ (800a42c <LoRaWAN_Init+0x1e4>)
 800a394:	2200      	movs	r2, #0
 800a396:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800a39a:	4825      	ldr	r0, [pc, #148]	@ (800a430 <LoRaWAN_Init+0x1e8>)
 800a39c:	f010 ff06 	bl	801b1ac <UTIL_TIMER_Create>
  UTIL_TIMER_Start(&CurrentSensorTimer);
 800a3a0:	4823      	ldr	r0, [pc, #140]	@ (800a430 <LoRaWAN_Init+0x1e8>)
 800a3a2:	f010 ff39 	bl	801b218 <UTIL_TIMER_Start>
  /* USER CODE END LoRaWAN_Init_2 */

  LmHandlerJoin(ActivationType, ForceRejoin);
 800a3a6:	4b23      	ldr	r3, [pc, #140]	@ (800a434 <LoRaWAN_Init+0x1ec>)
 800a3a8:	781b      	ldrb	r3, [r3, #0]
 800a3aa:	4a23      	ldr	r2, [pc, #140]	@ (800a438 <LoRaWAN_Init+0x1f0>)
 800a3ac:	7812      	ldrb	r2, [r2, #0]
 800a3ae:	4611      	mov	r1, r2
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	f002 fa6b 	bl	800c88c <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800a3b6:	4b21      	ldr	r3, [pc, #132]	@ (800a43c <LoRaWAN_Init+0x1f4>)
 800a3b8:	781b      	ldrb	r3, [r3, #0]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d10b      	bne.n	800a3d6 <LoRaWAN_Init+0x18e>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer, TxPeriodicity, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800a3be:	4b20      	ldr	r3, [pc, #128]	@ (800a440 <LoRaWAN_Init+0x1f8>)
 800a3c0:	6819      	ldr	r1, [r3, #0]
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	9300      	str	r3, [sp, #0]
 800a3c6:	4b1f      	ldr	r3, [pc, #124]	@ (800a444 <LoRaWAN_Init+0x1fc>)
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	481f      	ldr	r0, [pc, #124]	@ (800a448 <LoRaWAN_Init+0x200>)
 800a3cc:	f010 feee 	bl	801b1ac <UTIL_TIMER_Create>
    UTIL_TIMER_Start(&TxTimer);
 800a3d0:	481d      	ldr	r0, [pc, #116]	@ (800a448 <LoRaWAN_Init+0x200>)
 800a3d2:	f010 ff21 	bl	801b218 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800a3d6:	bf00      	nop
 800a3d8:	3708      	adds	r7, #8
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bd80      	pop	{r7, pc}
 800a3de:	bf00      	nop
 800a3e0:	0801e73c 	.word	0x0801e73c
 800a3e4:	0801e760 	.word	0x0801e760
 800a3e8:	0801e784 	.word	0x0801e784
 800a3ec:	0801e7a8 	.word	0x0801e7a8
 800a3f0:	0801e7cc 	.word	0x0801e7cc
 800a3f4:	0800a6cd 	.word	0x0800a6cd
 800a3f8:	200006c8 	.word	0x200006c8
 800a3fc:	0800a6df 	.word	0x0800a6df
 800a400:	200006e0 	.word	0x200006e0
 800a404:	0800a6f1 	.word	0x0800a6f1
 800a408:	200006f8 	.word	0x200006f8
 800a40c:	0800aa29 	.word	0x0800aa29
 800a410:	200005bc 	.word	0x200005bc
 800a414:	0800c821 	.word	0x0800c821
 800a418:	0800a64d 	.word	0x0800a64d
 800a41c:	0800aa4d 	.word	0x0800aa4d
 800a420:	0800a9a9 	.word	0x0800a9a9
 800a424:	2000000c 	.word	0x2000000c
 800a428:	20000058 	.word	0x20000058
 800a42c:	0800a475 	.word	0x0800a475
 800a430:	20000710 	.word	0x20000710
 800a434:	20000008 	.word	0x20000008
 800a438:	20000009 	.word	0x20000009
 800a43c:	200005a0 	.word	0x200005a0
 800a440:	2000006c 	.word	0x2000006c
 800a444:	0800a6a9 	.word	0x0800a6a9
 800a448:	200005a4 	.word	0x200005a4

0800a44c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN PB_Callbacks */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b082      	sub	sp, #8
 800a450:	af00      	add	r7, sp, #0
 800a452:	4603      	mov	r3, r0
 800a454:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 800a456:	88fb      	ldrh	r3, [r7, #6]
 800a458:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a45c:	d104      	bne.n	800a468 <HAL_GPIO_EXTI_Callback+0x1c>
  {
    case  BUT1_Pin:
    	// XXX: always initialized
      if (EventType == TX_ON_EVENT || 1)
      {
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800a45e:	2100      	movs	r1, #0
 800a460:	2002      	movs	r0, #2
 800a462:	f010 fe23 	bl	801b0ac <UTIL_SEQ_SetTask>
      }
      break;
 800a466:	e000      	b.n	800a46a <HAL_GPIO_EXTI_Callback+0x1e>
    default:
      break;
 800a468:	bf00      	nop
  }
}
 800a46a:	bf00      	nop
 800a46c:	3708      	adds	r7, #8
 800a46e:	46bd      	mov	sp, r7
 800a470:	bd80      	pop	{r7, pc}
	...

0800a474 <CurrentSensorCallback>:

static void CurrentSensorCallback(void *contex)
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b084      	sub	sp, #16
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
	static bool lastCurrentState = false;
	APP_LOG(TS_ON, VLEVEL_M,"Sensor check!!!");
 800a47c:	4b2b      	ldr	r3, [pc, #172]	@ (800a52c <CurrentSensorCallback+0xb8>)
 800a47e:	2201      	movs	r2, #1
 800a480:	2100      	movs	r1, #0
 800a482:	2002      	movs	r0, #2
 800a484:	f011 f940 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>

	GPIO_PinState pinState = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 800a488:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800a48c:	4828      	ldr	r0, [pc, #160]	@ (800a530 <CurrentSensorCallback+0xbc>)
 800a48e:	f7fb f8cd 	bl	800562c <HAL_GPIO_ReadPin>
 800a492:	4603      	mov	r3, r0
 800a494:	73fb      	strb	r3, [r7, #15]
	bool currentState = (pinState == GPIO_PIN_SET);
 800a496:	7bfb      	ldrb	r3, [r7, #15]
 800a498:	2b01      	cmp	r3, #1
 800a49a:	bf0c      	ite	eq
 800a49c:	2301      	moveq	r3, #1
 800a49e:	2300      	movne	r3, #0
 800a4a0:	73bb      	strb	r3, [r7, #14]

	if(currentState != lastCurrentState)
 800a4a2:	4b24      	ldr	r3, [pc, #144]	@ (800a534 <CurrentSensorCallback+0xc0>)
 800a4a4:	781b      	ldrb	r3, [r3, #0]
 800a4a6:	7bba      	ldrb	r2, [r7, #14]
 800a4a8:	429a      	cmp	r2, r3
 800a4aa:	d038      	beq.n	800a51e <CurrentSensorCallback+0xaa>
	{
		if(!currentDetected)
 800a4ac:	4b22      	ldr	r3, [pc, #136]	@ (800a538 <CurrentSensorCallback+0xc4>)
 800a4ae:	781b      	ldrb	r3, [r3, #0]
 800a4b0:	f083 0301 	eor.w	r3, r3, #1
 800a4b4:	b2db      	uxtb	r3, r3
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d017      	beq.n	800a4ea <CurrentSensorCallback+0x76>
		{
			APP_LOG(TS_ON, VLEVEL_M, "Current detected! Sending pump ON uplink...\r\n");
 800a4ba:	4b20      	ldr	r3, [pc, #128]	@ (800a53c <CurrentSensorCallback+0xc8>)
 800a4bc:	2201      	movs	r2, #1
 800a4be:	2100      	movs	r1, #0
 800a4c0:	2002      	movs	r0, #2
 800a4c2:	f011 f921 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>

			AppData.Port = LORAWAN_USER_APP_PORT;
 800a4c6:	4b1e      	ldr	r3, [pc, #120]	@ (800a540 <CurrentSensorCallback+0xcc>)
 800a4c8:	2202      	movs	r2, #2
 800a4ca:	701a      	strb	r2, [r3, #0]
			AppData.BufferSize = 1;
 800a4cc:	4b1c      	ldr	r3, [pc, #112]	@ (800a540 <CurrentSensorCallback+0xcc>)
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	705a      	strb	r2, [r3, #1]
			AppDataBuffer[0] = 0x01;	//Pump ON
 800a4d2:	4b1c      	ldr	r3, [pc, #112]	@ (800a544 <CurrentSensorCallback+0xd0>)
 800a4d4:	2201      	movs	r2, #1
 800a4d6:	701a      	strb	r2, [r3, #0]
			AppData.Buffer = AppDataBuffer;
 800a4d8:	4b19      	ldr	r3, [pc, #100]	@ (800a540 <CurrentSensorCallback+0xcc>)
 800a4da:	4a1a      	ldr	r2, [pc, #104]	@ (800a544 <CurrentSensorCallback+0xd0>)
 800a4dc:	605a      	str	r2, [r3, #4]

			LmHandlerSend(&AppData, LORAWAN_DEFAULT_CONFIRMED_MSG_STATE, false);
 800a4de:	2200      	movs	r2, #0
 800a4e0:	2100      	movs	r1, #0
 800a4e2:	4817      	ldr	r0, [pc, #92]	@ (800a540 <CurrentSensorCallback+0xcc>)
 800a4e4:	f002 fa70 	bl	800c9c8 <LmHandlerSend>
 800a4e8:	e016      	b.n	800a518 <CurrentSensorCallback+0xa4>

		}
		else
		{

				APP_LOG(TS_ON, VLEVEL_M, "No current! Sending Pump OFF uplink...\r\n");
 800a4ea:	4b17      	ldr	r3, [pc, #92]	@ (800a548 <CurrentSensorCallback+0xd4>)
 800a4ec:	2201      	movs	r2, #1
 800a4ee:	2100      	movs	r1, #0
 800a4f0:	2002      	movs	r0, #2
 800a4f2:	f011 f909 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>

				AppData.Port = LORAWAN_USER_APP_PORT;
 800a4f6:	4b12      	ldr	r3, [pc, #72]	@ (800a540 <CurrentSensorCallback+0xcc>)
 800a4f8:	2202      	movs	r2, #2
 800a4fa:	701a      	strb	r2, [r3, #0]
				AppData.BufferSize = 1;
 800a4fc:	4b10      	ldr	r3, [pc, #64]	@ (800a540 <CurrentSensorCallback+0xcc>)
 800a4fe:	2201      	movs	r2, #1
 800a500:	705a      	strb	r2, [r3, #1]
				AppDataBuffer[0] = 0x00;	//Pump Off
 800a502:	4b10      	ldr	r3, [pc, #64]	@ (800a544 <CurrentSensorCallback+0xd0>)
 800a504:	2200      	movs	r2, #0
 800a506:	701a      	strb	r2, [r3, #0]
				AppData.Buffer = AppDataBuffer;
 800a508:	4b0d      	ldr	r3, [pc, #52]	@ (800a540 <CurrentSensorCallback+0xcc>)
 800a50a:	4a0e      	ldr	r2, [pc, #56]	@ (800a544 <CurrentSensorCallback+0xd0>)
 800a50c:	605a      	str	r2, [r3, #4]

				LmHandlerSend(&AppData, LORAWAN_DEFAULT_CONFIRMED_MSG_STATE, false);
 800a50e:	2200      	movs	r2, #0
 800a510:	2100      	movs	r1, #0
 800a512:	480b      	ldr	r0, [pc, #44]	@ (800a540 <CurrentSensorCallback+0xcc>)
 800a514:	f002 fa58 	bl	800c9c8 <LmHandlerSend>

		}
		lastCurrentState = currentState;	//update state
 800a518:	4a06      	ldr	r2, [pc, #24]	@ (800a534 <CurrentSensorCallback+0xc0>)
 800a51a:	7bbb      	ldrb	r3, [r7, #14]
 800a51c:	7013      	strb	r3, [r2, #0]
	}
	UTIL_TIMER_Start(&CurrentSensorTimer);
 800a51e:	480b      	ldr	r0, [pc, #44]	@ (800a54c <CurrentSensorCallback+0xd8>)
 800a520:	f010 fe7a 	bl	801b218 <UTIL_TIMER_Start>

}
 800a524:	bf00      	nop
 800a526:	3710      	adds	r7, #16
 800a528:	46bd      	mov	sp, r7
 800a52a:	bd80      	pop	{r7, pc}
 800a52c:	0801e7f0 	.word	0x0801e7f0
 800a530:	48000400 	.word	0x48000400
 800a534:	20000729 	.word	0x20000729
 800a538:	20000728 	.word	0x20000728
 800a53c:	0801e800 	.word	0x0801e800
 800a540:	20000070 	.word	0x20000070
 800a544:	200005d4 	.word	0x200005d4
 800a548:	0801e830 	.word	0x0801e830
 800a54c:	20000710 	.word	0x20000710

0800a550 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b086      	sub	sp, #24
 800a554:	af02      	add	r7, sp, #8
 800a556:	6078      	str	r0, [r7, #4]
 800a558:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  if (params != NULL && appData != NULL && appData->Buffer != NULL && appData->BufferSize > 0)
 800a55a:	683b      	ldr	r3, [r7, #0]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d063      	beq.n	800a628 <OnRxData+0xd8>
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d060      	beq.n	800a628 <OnRxData+0xd8>
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	685b      	ldr	r3, [r3, #4]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d05c      	beq.n	800a628 <OnRxData+0xd8>
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	785b      	ldrb	r3, [r3, #1]
 800a572:	2b00      	cmp	r3, #0
 800a574:	d058      	beq.n	800a628 <OnRxData+0xd8>
  {
    uint8_t command = appData->Buffer[0];
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	685b      	ldr	r3, [r3, #4]
 800a57a:	781b      	ldrb	r3, [r3, #0]
 800a57c:	73fb      	strb	r3, [r7, #15]
    uint8_t duration = appData->Buffer[1];
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	685b      	ldr	r3, [r3, #4]
 800a582:	785b      	ldrb	r3, [r3, #1]
 800a584:	73bb      	strb	r3, [r7, #14]


    switch (command)
 800a586:	7bfb      	ldrb	r3, [r7, #15]
 800a588:	2b03      	cmp	r3, #3
 800a58a:	d034      	beq.n	800a5f6 <OnRxData+0xa6>
 800a58c:	2b03      	cmp	r3, #3
 800a58e:	dc42      	bgt.n	800a616 <OnRxData+0xc6>
 800a590:	2b01      	cmp	r3, #1
 800a592:	d002      	beq.n	800a59a <OnRxData+0x4a>
 800a594:	2b02      	cmp	r3, #2
 800a596:	d010      	beq.n	800a5ba <OnRxData+0x6a>
 800a598:	e03d      	b.n	800a616 <OnRxData+0xc6>
    {
      case 0x01:  // Pump ON
        APP_LOG(TS_ON, VLEVEL_M, "Command 0x01: Pump ON\r\n");
 800a59a:	4b25      	ldr	r3, [pc, #148]	@ (800a630 <OnRxData+0xe0>)
 800a59c:	2201      	movs	r2, #1
 800a59e:	2100      	movs	r1, #0
 800a5a0:	2002      	movs	r0, #2
 800a5a2:	f011 f8b1 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
        pumpState = STATE_PUMP_ON;
 800a5a6:	4b23      	ldr	r3, [pc, #140]	@ (800a634 <OnRxData+0xe4>)
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	701a      	strb	r2, [r3, #0]
        PumpStateMachine(pumpState, 0);
 800a5ac:	4b21      	ldr	r3, [pc, #132]	@ (800a634 <OnRxData+0xe4>)
 800a5ae:	781b      	ldrb	r3, [r3, #0]
 800a5b0:	2100      	movs	r1, #0
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	f7f7 fa42 	bl	8001a3c <PumpStateMachine>
        break;
 800a5b8:	e036      	b.n	800a628 <OnRxData+0xd8>

      case 0x02:  // Pump AUTO
        APP_LOG(TS_ON, VLEVEL_M, "Command 0x02: Pump AUTO\r\n");
 800a5ba:	4b1f      	ldr	r3, [pc, #124]	@ (800a638 <OnRxData+0xe8>)
 800a5bc:	2201      	movs	r2, #1
 800a5be:	2100      	movs	r1, #0
 800a5c0:	2002      	movs	r0, #2
 800a5c2:	f011 f8a1 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
        durationMinutes = duration;
 800a5c6:	4a1d      	ldr	r2, [pc, #116]	@ (800a63c <OnRxData+0xec>)
 800a5c8:	7bbb      	ldrb	r3, [r7, #14]
 800a5ca:	7013      	strb	r3, [r2, #0]
        APP_LOG(TS_ON, VLEVEL_M, "Duration: %d minute(s)\r\n", durationMinutes);
 800a5cc:	4b1b      	ldr	r3, [pc, #108]	@ (800a63c <OnRxData+0xec>)
 800a5ce:	781b      	ldrb	r3, [r3, #0]
 800a5d0:	9300      	str	r3, [sp, #0]
 800a5d2:	4b1b      	ldr	r3, [pc, #108]	@ (800a640 <OnRxData+0xf0>)
 800a5d4:	2201      	movs	r2, #1
 800a5d6:	2100      	movs	r1, #0
 800a5d8:	2002      	movs	r0, #2
 800a5da:	f011 f895 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
        pumpState = STATE_AUTO;
 800a5de:	4b15      	ldr	r3, [pc, #84]	@ (800a634 <OnRxData+0xe4>)
 800a5e0:	2201      	movs	r2, #1
 800a5e2:	701a      	strb	r2, [r3, #0]
        PumpStateMachine(pumpState,durationMinutes);
 800a5e4:	4b13      	ldr	r3, [pc, #76]	@ (800a634 <OnRxData+0xe4>)
 800a5e6:	781b      	ldrb	r3, [r3, #0]
 800a5e8:	4a14      	ldr	r2, [pc, #80]	@ (800a63c <OnRxData+0xec>)
 800a5ea:	7812      	ldrb	r2, [r2, #0]
 800a5ec:	4611      	mov	r1, r2
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	f7f7 fa24 	bl	8001a3c <PumpStateMachine>
        break;
 800a5f4:	e018      	b.n	800a628 <OnRxData+0xd8>

      case 0x03:  // Pump OFF
        APP_LOG(TS_ON, VLEVEL_M, "Command 0x03: Pump OFF\r\n");
 800a5f6:	4b13      	ldr	r3, [pc, #76]	@ (800a644 <OnRxData+0xf4>)
 800a5f8:	2201      	movs	r2, #1
 800a5fa:	2100      	movs	r1, #0
 800a5fc:	2002      	movs	r0, #2
 800a5fe:	f011 f883 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
        pumpState = STATE_PUMP_OFF;
 800a602:	4b0c      	ldr	r3, [pc, #48]	@ (800a634 <OnRxData+0xe4>)
 800a604:	2202      	movs	r2, #2
 800a606:	701a      	strb	r2, [r3, #0]
        PumpStateMachine(pumpState, 0);
 800a608:	4b0a      	ldr	r3, [pc, #40]	@ (800a634 <OnRxData+0xe4>)
 800a60a:	781b      	ldrb	r3, [r3, #0]
 800a60c:	2100      	movs	r1, #0
 800a60e:	4618      	mov	r0, r3
 800a610:	f7f7 fa14 	bl	8001a3c <PumpStateMachine>
        break;
 800a614:	e008      	b.n	800a628 <OnRxData+0xd8>

      default:
        APP_LOG(TS_ON, VLEVEL_M, "Unknown command: 0x%02X\r\n", command);
 800a616:	7bfb      	ldrb	r3, [r7, #15]
 800a618:	9300      	str	r3, [sp, #0]
 800a61a:	4b0b      	ldr	r3, [pc, #44]	@ (800a648 <OnRxData+0xf8>)
 800a61c:	2201      	movs	r2, #1
 800a61e:	2100      	movs	r1, #0
 800a620:	2002      	movs	r0, #2
 800a622:	f011 f871 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800a626:	bf00      	nop
    }
  }
  /* USER CODE END OnRxData_1 */
}
 800a628:	bf00      	nop
 800a62a:	3710      	adds	r7, #16
 800a62c:	46bd      	mov	sp, r7
 800a62e:	bd80      	pop	{r7, pc}
 800a630:	0801e85c 	.word	0x0801e85c
 800a634:	20000388 	.word	0x20000388
 800a638:	0801e874 	.word	0x0801e874
 800a63c:	20000389 	.word	0x20000389
 800a640:	0801e890 	.word	0x0801e890
 800a644:	0801e8ac 	.word	0x0801e8ac
 800a648:	0801e8c8 	.word	0x0801e8c8

0800a64c <SendTxData>:


static void SendTxData(void)
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b082      	sub	sp, #8
 800a650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SendTxData_1 */
  LmHandlerErrorStatus_t status;


  AppData.Port = LORAWAN_USER_APP_PORT;
 800a652:	4b12      	ldr	r3, [pc, #72]	@ (800a69c <SendTxData+0x50>)
 800a654:	2202      	movs	r2, #2
 800a656:	701a      	strb	r2, [r3, #0]
  AppData.BufferSize = 0;
 800a658:	4b10      	ldr	r3, [pc, #64]	@ (800a69c <SendTxData+0x50>)
 800a65a:	2200      	movs	r2, #0
 800a65c:	705a      	strb	r2, [r3, #1]
  AppData.Buffer = NULL;
 800a65e:	4b0f      	ldr	r3, [pc, #60]	@ (800a69c <SendTxData+0x50>)
 800a660:	2200      	movs	r2, #0
 800a662:	605a      	str	r2, [r3, #4]


  status = LmHandlerSend(&AppData, LORAWAN_DEFAULT_CONFIRMED_MSG_STATE, false);
 800a664:	2200      	movs	r2, #0
 800a666:	2100      	movs	r1, #0
 800a668:	480c      	ldr	r0, [pc, #48]	@ (800a69c <SendTxData+0x50>)
 800a66a:	f002 f9ad 	bl	800c9c8 <LmHandlerSend>
 800a66e:	4603      	mov	r3, r0
 800a670:	71fb      	strb	r3, [r7, #7]

  if (status == LORAMAC_HANDLER_SUCCESS)
 800a672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d106      	bne.n	800a688 <SendTxData+0x3c>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND EMPTY REQUEST SUCCESS\r\n");
 800a67a:	4b09      	ldr	r3, [pc, #36]	@ (800a6a0 <SendTxData+0x54>)
 800a67c:	2201      	movs	r2, #1
 800a67e:	2100      	movs	r1, #0
 800a680:	2001      	movs	r0, #1
 800a682:	f011 f841 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
  else
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND EMPTY REQUEST FAILED\r\n");
  }
  /* USER CODE END SendTxData_1 */
}
 800a686:	e005      	b.n	800a694 <SendTxData+0x48>
    APP_LOG(TS_ON, VLEVEL_L, "SEND EMPTY REQUEST FAILED\r\n");
 800a688:	4b06      	ldr	r3, [pc, #24]	@ (800a6a4 <SendTxData+0x58>)
 800a68a:	2201      	movs	r2, #1
 800a68c:	2100      	movs	r1, #0
 800a68e:	2001      	movs	r0, #1
 800a690:	f011 f83a 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
}
 800a694:	bf00      	nop
 800a696:	3708      	adds	r7, #8
 800a698:	46bd      	mov	sp, r7
 800a69a:	bd80      	pop	{r7, pc}
 800a69c:	20000070 	.word	0x20000070
 800a6a0:	0801e8e4 	.word	0x0801e8e4
 800a6a4:	0801e904 	.word	0x0801e904

0800a6a8 <OnTxTimerEvent>:



static void OnTxTimerEvent(void *context)
{
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	b082      	sub	sp, #8
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800a6b0:	2100      	movs	r1, #0
 800a6b2:	2002      	movs	r0, #2
 800a6b4:	f010 fcfa 	bl	801b0ac <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800a6b8:	4803      	ldr	r0, [pc, #12]	@ (800a6c8 <OnTxTimerEvent+0x20>)
 800a6ba:	f010 fdad 	bl	801b218 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800a6be:	bf00      	nop
 800a6c0:	3708      	adds	r7, #8
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	bd80      	pop	{r7, pc}
 800a6c6:	bf00      	nop
 800a6c8:	200005a4 	.word	0x200005a4

0800a6cc <OnTxTimerLedEvent>:

/* USER CODE BEGIN PrFD_LedEvents */
static void OnTxTimerLedEvent(void *context)
{
 800a6cc:	b480      	push	{r7}
 800a6ce:	b083      	sub	sp, #12
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
#if 0	// XXX: No LED available
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
}
 800a6d4:	bf00      	nop
 800a6d6:	370c      	adds	r7, #12
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bc80      	pop	{r7}
 800a6dc:	4770      	bx	lr

0800a6de <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800a6de:	b480      	push	{r7}
 800a6e0:	b083      	sub	sp, #12
 800a6e2:	af00      	add	r7, sp, #0
 800a6e4:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
#endif
}
 800a6e6:	bf00      	nop
 800a6e8:	370c      	adds	r7, #12
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	bc80      	pop	{r7}
 800a6ee:	4770      	bx	lr

0800a6f0 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b083      	sub	sp, #12
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin); /* LED_RED */
#endif
}
 800a6f8:	bf00      	nop
 800a6fa:	370c      	adds	r7, #12
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	bc80      	pop	{r7}
 800a700:	4770      	bx	lr
	...

0800a704 <OnTxData>:

/* USER CODE END PrFD_LedEvents */

static void OnTxData(LmHandlerTxParams_t *params)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b086      	sub	sp, #24
 800a708:	af04      	add	r7, sp, #16
 800a70a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  if ((params != NULL))
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d041      	beq.n	800a796 <OnTxData+0x92>
  {
    /* Process Tx event only if its a mcps response to prevent some internal events (mlme) */
    if (params->IsMcpsConfirm != 0)
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	781b      	ldrb	r3, [r3, #0]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d03d      	beq.n	800a796 <OnTxData+0x92>
    {
#if 0	// XXX: No LED available
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif
      UTIL_TIMER_Start(&TxLedTimer);
 800a71a:	4821      	ldr	r0, [pc, #132]	@ (800a7a0 <OnTxData+0x9c>)
 800a71c:	f010 fd7c 	bl	801b218 <UTIL_TIMER_Start>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800a720:	4b20      	ldr	r3, [pc, #128]	@ (800a7a4 <OnTxData+0xa0>)
 800a722:	2200      	movs	r2, #0
 800a724:	2100      	movs	r1, #0
 800a726:	2002      	movs	r0, #2
 800a728:	f010 ffee 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	68db      	ldr	r3, [r3, #12]
 800a730:	687a      	ldr	r2, [r7, #4]
 800a732:	7c12      	ldrb	r2, [r2, #16]
 800a734:	4611      	mov	r1, r2
 800a736:	687a      	ldr	r2, [r7, #4]
 800a738:	f992 200a 	ldrsb.w	r2, [r2, #10]
 800a73c:	4610      	mov	r0, r2
 800a73e:	687a      	ldr	r2, [r7, #4]
 800a740:	f992 2018 	ldrsb.w	r2, [r2, #24]
 800a744:	9203      	str	r2, [sp, #12]
 800a746:	9002      	str	r0, [sp, #8]
 800a748:	9101      	str	r1, [sp, #4]
 800a74a:	9300      	str	r3, [sp, #0]
 800a74c:	4b16      	ldr	r3, [pc, #88]	@ (800a7a8 <OnTxData+0xa4>)
 800a74e:	2200      	movs	r2, #0
 800a750:	2100      	movs	r1, #0
 800a752:	2003      	movs	r0, #3
 800a754:	f010 ffd8 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
              params->AppData.Port, params->Datarate, params->TxPower);

      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800a758:	4b14      	ldr	r3, [pc, #80]	@ (800a7ac <OnTxData+0xa8>)
 800a75a:	2200      	movs	r2, #0
 800a75c:	2100      	movs	r1, #0
 800a75e:	2003      	movs	r0, #3
 800a760:	f010 ffd2 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	7a1b      	ldrb	r3, [r3, #8]
 800a768:	2b01      	cmp	r3, #1
 800a76a:	d10e      	bne.n	800a78a <OnTxData+0x86>
      {
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	7a5b      	ldrb	r3, [r3, #9]
 800a770:	2b00      	cmp	r3, #0
 800a772:	d001      	beq.n	800a778 <OnTxData+0x74>
 800a774:	4b0e      	ldr	r3, [pc, #56]	@ (800a7b0 <OnTxData+0xac>)
 800a776:	e000      	b.n	800a77a <OnTxData+0x76>
 800a778:	4b0e      	ldr	r3, [pc, #56]	@ (800a7b4 <OnTxData+0xb0>)
 800a77a:	9300      	str	r3, [sp, #0]
 800a77c:	4b0e      	ldr	r3, [pc, #56]	@ (800a7b8 <OnTxData+0xb4>)
 800a77e:	2200      	movs	r2, #0
 800a780:	2100      	movs	r1, #0
 800a782:	2003      	movs	r0, #3
 800a784:	f010 ffc0 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
      }
    }
  }
  /* USER CODE END OnTxData_1 */
}
 800a788:	e005      	b.n	800a796 <OnTxData+0x92>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800a78a:	4b0c      	ldr	r3, [pc, #48]	@ (800a7bc <OnTxData+0xb8>)
 800a78c:	2200      	movs	r2, #0
 800a78e:	2100      	movs	r1, #0
 800a790:	2003      	movs	r0, #3
 800a792:	f010 ffb9 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
}
 800a796:	bf00      	nop
 800a798:	3708      	adds	r7, #8
 800a79a:	46bd      	mov	sp, r7
 800a79c:	bd80      	pop	{r7, pc}
 800a79e:	bf00      	nop
 800a7a0:	200006c8 	.word	0x200006c8
 800a7a4:	0801e920 	.word	0x0801e920
 800a7a8:	0801e954 	.word	0x0801e954
 800a7ac:	0801e988 	.word	0x0801e988
 800a7b0:	0801e998 	.word	0x0801e998
 800a7b4:	0801e99c 	.word	0x0801e99c
 800a7b8:	0801e9a4 	.word	0x0801e9a4
 800a7bc:	0801e9b8 	.word	0x0801e9b8

0800a7c0 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b082      	sub	sp, #8
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
	if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d108      	bne.n	800a7e4 <OnJoinRequest+0x24>
	{
	    APP_LOG(TS_OFF, VLEVEL_M, "Join Success -> Switching to Class C and Halt\r\n");
 800a7d2:	4b06      	ldr	r3, [pc, #24]	@ (800a7ec <OnJoinRequest+0x2c>)
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	2100      	movs	r1, #0
 800a7d8:	2002      	movs	r0, #2
 800a7da:	f010 ff95 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
	    LmHandlerRequestClass(CLASS_C);    //  Class C
 800a7de:	2002      	movs	r0, #2
 800a7e0:	f002 f9e0 	bl	800cba4 <LmHandlerRequestClass>
	}

  /* USER CODE END OnJoinRequest_1 */
}
 800a7e4:	bf00      	nop
 800a7e6:	3708      	adds	r7, #8
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	bd80      	pop	{r7, pc}
 800a7ec:	0801e9c8 	.word	0x0801e9c8

0800a7f0 <OnBeaconStatusChange>:

static void OnBeaconStatusChange(LmHandlerBeaconParams_t *params)
{
 800a7f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a7f2:	b093      	sub	sp, #76	@ 0x4c
 800a7f4:	af0c      	add	r7, sp, #48	@ 0x30
 800a7f6:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN OnBeaconStatusChange_1 */
  if (params != NULL)
 800a7f8:	697b      	ldr	r3, [r7, #20]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d056      	beq.n	800a8ac <OnBeaconStatusChange+0xbc>
  {
    switch (params->State)
 800a7fe:	697b      	ldr	r3, [r7, #20]
 800a800:	785b      	ldrb	r3, [r3, #1]
 800a802:	2b02      	cmp	r3, #2
 800a804:	d008      	beq.n	800a818 <OnBeaconStatusChange+0x28>
 800a806:	2b03      	cmp	r3, #3
 800a808:	d049      	beq.n	800a89e <OnBeaconStatusChange+0xae>
    {
      default:
      case LORAMAC_HANDLER_BEACON_LOST:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON LOST\r\n");
 800a80a:	4b2a      	ldr	r3, [pc, #168]	@ (800a8b4 <OnBeaconStatusChange+0xc4>)
 800a80c:	2200      	movs	r2, #0
 800a80e:	2100      	movs	r1, #0
 800a810:	2002      	movs	r0, #2
 800a812:	f010 ff79 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800a816:	e049      	b.n	800a8ac <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_RX:
      {
        APP_LOG(TS_OFF, VLEVEL_M,
 800a818:	697b      	ldr	r3, [r7, #20]
 800a81a:	7c1b      	ldrb	r3, [r3, #16]
 800a81c:	4618      	mov	r0, r3
 800a81e:	697b      	ldr	r3, [r7, #20]
 800a820:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800a824:	461c      	mov	r4, r3
 800a826:	697b      	ldr	r3, [r7, #20]
 800a828:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800a82c:	461d      	mov	r5, r3
 800a82e:	697b      	ldr	r3, [r7, #20]
 800a830:	68db      	ldr	r3, [r3, #12]
 800a832:	697a      	ldr	r2, [r7, #20]
 800a834:	6852      	ldr	r2, [r2, #4]
 800a836:	6979      	ldr	r1, [r7, #20]
 800a838:	7d89      	ldrb	r1, [r1, #22]
 800a83a:	460e      	mov	r6, r1
 800a83c:	6979      	ldr	r1, [r7, #20]
 800a83e:	7dc9      	ldrb	r1, [r1, #23]
 800a840:	6139      	str	r1, [r7, #16]
 800a842:	6979      	ldr	r1, [r7, #20]
 800a844:	7e09      	ldrb	r1, [r1, #24]
 800a846:	60f9      	str	r1, [r7, #12]
 800a848:	6979      	ldr	r1, [r7, #20]
 800a84a:	7e49      	ldrb	r1, [r1, #25]
 800a84c:	60b9      	str	r1, [r7, #8]
 800a84e:	6979      	ldr	r1, [r7, #20]
 800a850:	7e89      	ldrb	r1, [r1, #26]
 800a852:	6079      	str	r1, [r7, #4]
 800a854:	6979      	ldr	r1, [r7, #20]
 800a856:	7ec9      	ldrb	r1, [r1, #27]
 800a858:	6039      	str	r1, [r7, #0]
 800a85a:	6979      	ldr	r1, [r7, #20]
 800a85c:	7f09      	ldrb	r1, [r1, #28]
 800a85e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a860:	f8d7 c000 	ldr.w	ip, [r7]
 800a864:	f8cd c028 	str.w	ip, [sp, #40]	@ 0x28
 800a868:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800a86c:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800a870:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800a874:	f8cd c020 	str.w	ip, [sp, #32]
 800a878:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 800a87c:	f8cd c01c 	str.w	ip, [sp, #28]
 800a880:	6939      	ldr	r1, [r7, #16]
 800a882:	9106      	str	r1, [sp, #24]
 800a884:	9605      	str	r6, [sp, #20]
 800a886:	9204      	str	r2, [sp, #16]
 800a888:	9303      	str	r3, [sp, #12]
 800a88a:	9502      	str	r5, [sp, #8]
 800a88c:	9401      	str	r4, [sp, #4]
 800a88e:	9000      	str	r0, [sp, #0]
 800a890:	4b09      	ldr	r3, [pc, #36]	@ (800a8b8 <OnBeaconStatusChange+0xc8>)
 800a892:	2200      	movs	r2, #0
 800a894:	2100      	movs	r1, #0
 800a896:	2002      	movs	r0, #2
 800a898:	f010 ff36 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
                params->Info.Datarate, params->Info.Rssi, params->Info.Snr, params->Info.Frequency,
                params->Info.Time.Seconds, params->Info.GwSpecific.InfoDesc,
                params->Info.GwSpecific.Info[0], params->Info.GwSpecific.Info[1],
                params->Info.GwSpecific.Info[2], params->Info.GwSpecific.Info[3],
                params->Info.GwSpecific.Info[4], params->Info.GwSpecific.Info[5]);
        break;
 800a89c:	e006      	b.n	800a8ac <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_NRX:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON NOT RECEIVED\r\n");
 800a89e:	4b07      	ldr	r3, [pc, #28]	@ (800a8bc <OnBeaconStatusChange+0xcc>)
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	2100      	movs	r1, #0
 800a8a4:	2002      	movs	r0, #2
 800a8a6:	f010 ff2f 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800a8aa:	bf00      	nop
      }
    }
  }
  /* USER CODE END OnBeaconStatusChange_1 */
}
 800a8ac:	bf00      	nop
 800a8ae:	371c      	adds	r7, #28
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8b4:	0801e9f8 	.word	0x0801e9f8
 800a8b8:	0801ea10 	.word	0x0801ea10
 800a8bc:	0801ea84 	.word	0x0801ea84

0800a8c0 <OnClassChange>:

static void OnClassChange(DeviceClass_t deviceClass)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b084      	sub	sp, #16
 800a8c4:	af02      	add	r7, sp, #8
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnClassChange_1 */
  APP_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800a8ca:	79fb      	ldrb	r3, [r7, #7]
 800a8cc:	4a06      	ldr	r2, [pc, #24]	@ (800a8e8 <OnClassChange+0x28>)
 800a8ce:	5cd3      	ldrb	r3, [r2, r3]
 800a8d0:	9300      	str	r3, [sp, #0]
 800a8d2:	4b06      	ldr	r3, [pc, #24]	@ (800a8ec <OnClassChange+0x2c>)
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	2100      	movs	r1, #0
 800a8d8:	2002      	movs	r0, #2
 800a8da:	f010 ff15 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE END OnClassChange_1 */
}
 800a8de:	bf00      	nop
 800a8e0:	3708      	adds	r7, #8
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	bd80      	pop	{r7, pc}
 800a8e6:	bf00      	nop
 800a8e8:	0801eac0 	.word	0x0801eac0
 800a8ec:	0801eaa4 	.word	0x0801eaa4

0800a8f0 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800a8f4:	2100      	movs	r1, #0
 800a8f6:	2001      	movs	r0, #1
 800a8f8:	f010 fbd8 	bl	801b0ac <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800a8fc:	bf00      	nop
 800a8fe:	bd80      	pop	{r7, pc}

0800a900 <OnTxPeriodicityChanged>:

static void OnTxPeriodicityChanged(uint32_t periodicity)
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b082      	sub	sp, #8
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxPeriodicityChanged_1 */

  /* USER CODE END OnTxPeriodicityChanged_1 */
  TxPeriodicity = periodicity;
 800a908:	4a0d      	ldr	r2, [pc, #52]	@ (800a940 <OnTxPeriodicityChanged+0x40>)
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	6013      	str	r3, [r2, #0]

  if (TxPeriodicity == 0)
 800a90e:	4b0c      	ldr	r3, [pc, #48]	@ (800a940 <OnTxPeriodicityChanged+0x40>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d103      	bne.n	800a91e <OnTxPeriodicityChanged+0x1e>
  {
    /* Revert to application default periodicity */
    TxPeriodicity = APP_TX_DUTYCYCLE;
 800a916:	4b0a      	ldr	r3, [pc, #40]	@ (800a940 <OnTxPeriodicityChanged+0x40>)
 800a918:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a91c:	601a      	str	r2, [r3, #0]
  }

  /* Update timer periodicity */
  UTIL_TIMER_Stop(&TxTimer);
 800a91e:	4809      	ldr	r0, [pc, #36]	@ (800a944 <OnTxPeriodicityChanged+0x44>)
 800a920:	f010 fce8 	bl	801b2f4 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&TxTimer, TxPeriodicity);
 800a924:	4b06      	ldr	r3, [pc, #24]	@ (800a940 <OnTxPeriodicityChanged+0x40>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	4619      	mov	r1, r3
 800a92a:	4806      	ldr	r0, [pc, #24]	@ (800a944 <OnTxPeriodicityChanged+0x44>)
 800a92c:	f010 fd52 	bl	801b3d4 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 800a930:	4804      	ldr	r0, [pc, #16]	@ (800a944 <OnTxPeriodicityChanged+0x44>)
 800a932:	f010 fc71 	bl	801b218 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxPeriodicityChanged_2 */

  /* USER CODE END OnTxPeriodicityChanged_2 */
}
 800a936:	bf00      	nop
 800a938:	3708      	adds	r7, #8
 800a93a:	46bd      	mov	sp, r7
 800a93c:	bd80      	pop	{r7, pc}
 800a93e:	bf00      	nop
 800a940:	2000006c 	.word	0x2000006c
 800a944:	200005a4 	.word	0x200005a4

0800a948 <OnTxFrameCtrlChanged>:

static void OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)
{
 800a948:	b480      	push	{r7}
 800a94a:	b083      	sub	sp, #12
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	4603      	mov	r3, r0
 800a950:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_1 */

  /* USER CODE END OnTxFrameCtrlChanged_1 */
  LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800a952:	4a04      	ldr	r2, [pc, #16]	@ (800a964 <OnTxFrameCtrlChanged+0x1c>)
 800a954:	79fb      	ldrb	r3, [r7, #7]
 800a956:	70d3      	strb	r3, [r2, #3]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_2 */

  /* USER CODE END OnTxFrameCtrlChanged_2 */
}
 800a958:	bf00      	nop
 800a95a:	370c      	adds	r7, #12
 800a95c:	46bd      	mov	sp, r7
 800a95e:	bc80      	pop	{r7}
 800a960:	4770      	bx	lr
 800a962:	bf00      	nop
 800a964:	20000058 	.word	0x20000058

0800a968 <OnPingSlotPeriodicityChanged>:

static void OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)
{
 800a968:	b480      	push	{r7}
 800a96a:	b083      	sub	sp, #12
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	4603      	mov	r3, r0
 800a970:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_1 */

  /* USER CODE END OnPingSlotPeriodicityChanged_1 */
  LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800a972:	4a04      	ldr	r2, [pc, #16]	@ (800a984 <OnPingSlotPeriodicityChanged+0x1c>)
 800a974:	79fb      	ldrb	r3, [r7, #7]
 800a976:	7313      	strb	r3, [r2, #12]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_2 */

  /* USER CODE END OnPingSlotPeriodicityChanged_2 */
}
 800a978:	bf00      	nop
 800a97a:	370c      	adds	r7, #12
 800a97c:	46bd      	mov	sp, r7
 800a97e:	bc80      	pop	{r7}
 800a980:	4770      	bx	lr
 800a982:	bf00      	nop
 800a984:	20000058 	.word	0x20000058

0800a988 <OnSystemReset>:

static void OnSystemReset(void)
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSystemReset_1 */

  /* USER CODE END OnSystemReset_1 */
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800a98c:	f002 fcef 	bl	800d36e <LmHandlerHalt>
 800a990:	4603      	mov	r3, r0
 800a992:	2b00      	cmp	r3, #0
 800a994:	d106      	bne.n	800a9a4 <OnSystemReset+0x1c>
 800a996:	f001 fffb 	bl	800c990 <LmHandlerJoinStatus>
 800a99a:	4603      	mov	r3, r0
 800a99c:	2b01      	cmp	r3, #1
 800a99e:	d101      	bne.n	800a9a4 <OnSystemReset+0x1c>
  {
    NVIC_SystemReset();
 800a9a0:	f7ff fc3c 	bl	800a21c <__NVIC_SystemReset>
  }
  /* USER CODE BEGIN OnSystemReset_Last */

  /* USER CODE END OnSystemReset_Last */
}
 800a9a4:	bf00      	nop
 800a9a6:	bd80      	pop	{r7, pc}

0800a9a8 <StopJoin>:

static void StopJoin(void)
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif

  /* USER CODE END StopJoin_1 */

  UTIL_TIMER_Stop(&TxTimer);
 800a9ac:	4817      	ldr	r0, [pc, #92]	@ (800aa0c <StopJoin+0x64>)
 800a9ae:	f010 fca1 	bl	801b2f4 <UTIL_TIMER_Stop>

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerStop())
 800a9b2:	f002 fccf 	bl	800d354 <LmHandlerStop>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d006      	beq.n	800a9ca <StopJoin+0x22>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stop on going ...\r\n");
 800a9bc:	4b14      	ldr	r3, [pc, #80]	@ (800aa10 <StopJoin+0x68>)
 800a9be:	2200      	movs	r2, #0
 800a9c0:	2100      	movs	r1, #0
 800a9c2:	2002      	movs	r0, #2
 800a9c4:	f010 fea0 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
 800a9c8:	e01a      	b.n	800aa00 <StopJoin+0x58>
  }
  else
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stopped\r\n");
 800a9ca:	4b12      	ldr	r3, [pc, #72]	@ (800aa14 <StopJoin+0x6c>)
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	2100      	movs	r1, #0
 800a9d0:	2002      	movs	r0, #2
 800a9d2:	f010 fe99 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
      ActivationType = ACTIVATION_TYPE_OTAA;
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to OTAA mode\r\n");
    }
    else
    {
      ActivationType = ACTIVATION_TYPE_ABP;
 800a9d6:	4b10      	ldr	r3, [pc, #64]	@ (800aa18 <StopJoin+0x70>)
 800a9d8:	2201      	movs	r2, #1
 800a9da:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to ABP mode\r\n");
 800a9dc:	4b0f      	ldr	r3, [pc, #60]	@ (800aa1c <StopJoin+0x74>)
 800a9de:	2200      	movs	r2, #0
 800a9e0:	2100      	movs	r1, #0
 800a9e2:	2002      	movs	r0, #2
 800a9e4:	f010 fe90 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
    }
    LmHandlerConfigure(&LmHandlerParams);
 800a9e8:	480d      	ldr	r0, [pc, #52]	@ (800aa20 <StopJoin+0x78>)
 800a9ea:	f001 fdd3 	bl	800c594 <LmHandlerConfigure>
    LmHandlerJoin(ActivationType, true);
 800a9ee:	4b0a      	ldr	r3, [pc, #40]	@ (800aa18 <StopJoin+0x70>)
 800a9f0:	781b      	ldrb	r3, [r3, #0]
 800a9f2:	2101      	movs	r1, #1
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	f001 ff49 	bl	800c88c <LmHandlerJoin>
    UTIL_TIMER_Start(&TxTimer);
 800a9fa:	4804      	ldr	r0, [pc, #16]	@ (800aa0c <StopJoin+0x64>)
 800a9fc:	f010 fc0c 	bl	801b218 <UTIL_TIMER_Start>
  }
  UTIL_TIMER_Start(&StopJoinTimer);
 800aa00:	4808      	ldr	r0, [pc, #32]	@ (800aa24 <StopJoin+0x7c>)
 800aa02:	f010 fc09 	bl	801b218 <UTIL_TIMER_Start>
  /* USER CODE BEGIN StopJoin_Last */

  /* USER CODE END StopJoin_Last */
}
 800aa06:	bf00      	nop
 800aa08:	bd80      	pop	{r7, pc}
 800aa0a:	bf00      	nop
 800aa0c:	200005a4 	.word	0x200005a4
 800aa10:	0801eac4 	.word	0x0801eac4
 800aa14:	0801eae4 	.word	0x0801eae4
 800aa18:	20000008 	.word	0x20000008
 800aa1c:	0801eaf8 	.word	0x0801eaf8
 800aa20:	20000058 	.word	0x20000058
 800aa24:	200005bc 	.word	0x200005bc

0800aa28 <OnStopJoinTimerEvent>:

static void OnStopJoinTimerEvent(void *context)
{
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b082      	sub	sp, #8
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnStopJoinTimerEvent_1 */

  /* USER CODE END OnStopJoinTimerEvent_1 */
  if (ActivationType == LORAWAN_DEFAULT_ACTIVATION_TYPE)
 800aa30:	4b05      	ldr	r3, [pc, #20]	@ (800aa48 <OnStopJoinTimerEvent+0x20>)
 800aa32:	781b      	ldrb	r3, [r3, #0]
 800aa34:	2b02      	cmp	r3, #2
 800aa36:	d103      	bne.n	800aa40 <OnStopJoinTimerEvent+0x18>
  {
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), CFG_SEQ_Prio_0);
 800aa38:	2100      	movs	r1, #0
 800aa3a:	2008      	movs	r0, #8
 800aa3c:	f010 fb36 	bl	801b0ac <UTIL_SEQ_SetTask>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
  /* USER CODE END OnStopJoinTimerEvent_Last */
}
 800aa40:	bf00      	nop
 800aa42:	3708      	adds	r7, #8
 800aa44:	46bd      	mov	sp, r7
 800aa46:	bd80      	pop	{r7, pc}
 800aa48:	20000008 	.word	0x20000008

0800aa4c <StoreContext>:

static void StoreContext(void)
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	b082      	sub	sp, #8
 800aa50:	af00      	add	r7, sp, #0
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800aa52:	23ff      	movs	r3, #255	@ 0xff
 800aa54:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN StoreContext_1 */

  /* USER CODE END StoreContext_1 */
  status = LmHandlerNvmDataStore();
 800aa56:	f002 fc97 	bl	800d388 <LmHandlerNvmDataStore>
 800aa5a:	4603      	mov	r3, r0
 800aa5c:	71fb      	strb	r3, [r7, #7]

  if (status == LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE)
 800aa5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa62:	f113 0f08 	cmn.w	r3, #8
 800aa66:	d106      	bne.n	800aa76 <StoreContext+0x2a>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA UP TO DATE\r\n");
 800aa68:	4b0a      	ldr	r3, [pc, #40]	@ (800aa94 <StoreContext+0x48>)
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	2100      	movs	r1, #0
 800aa6e:	2002      	movs	r0, #2
 800aa70:	f010 fe4a 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
  }
  /* USER CODE BEGIN StoreContext_Last */

  /* USER CODE END StoreContext_Last */
}
 800aa74:	e00a      	b.n	800aa8c <StoreContext+0x40>
  else if (status == LORAMAC_HANDLER_ERROR)
 800aa76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aa7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa7e:	d105      	bne.n	800aa8c <StoreContext+0x40>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
 800aa80:	4b05      	ldr	r3, [pc, #20]	@ (800aa98 <StoreContext+0x4c>)
 800aa82:	2200      	movs	r2, #0
 800aa84:	2100      	movs	r1, #0
 800aa86:	2002      	movs	r0, #2
 800aa88:	f010 fe3e 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
}
 800aa8c:	bf00      	nop
 800aa8e:	3708      	adds	r7, #8
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd80      	pop	{r7, pc}
 800aa94:	0801eb18 	.word	0x0801eb18
 800aa98:	0801eb30 	.word	0x0801eb30

0800aa9c <OnNvmDataChange>:

static void OnNvmDataChange(LmHandlerNvmContextStates_t state)
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b082      	sub	sp, #8
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	4603      	mov	r3, r0
 800aaa4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnNvmDataChange_1 */

  /* USER CODE END OnNvmDataChange_1 */
  if (state == LORAMAC_HANDLER_NVM_STORE)
 800aaa6:	79fb      	ldrb	r3, [r7, #7]
 800aaa8:	2b01      	cmp	r3, #1
 800aaaa:	d106      	bne.n	800aaba <OnNvmDataChange+0x1e>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
 800aaac:	4b08      	ldr	r3, [pc, #32]	@ (800aad0 <OnNvmDataChange+0x34>)
 800aaae:	2200      	movs	r2, #0
 800aab0:	2100      	movs	r1, #0
 800aab2:	2002      	movs	r0, #2
 800aab4:	f010 fe28 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
  }
  /* USER CODE BEGIN OnNvmDataChange_Last */

  /* USER CODE END OnNvmDataChange_Last */
}
 800aab8:	e005      	b.n	800aac6 <OnNvmDataChange+0x2a>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
 800aaba:	4b06      	ldr	r3, [pc, #24]	@ (800aad4 <OnNvmDataChange+0x38>)
 800aabc:	2200      	movs	r2, #0
 800aabe:	2100      	movs	r1, #0
 800aac0:	2002      	movs	r0, #2
 800aac2:	f010 fe21 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
}
 800aac6:	bf00      	nop
 800aac8:	3708      	adds	r7, #8
 800aaca:	46bd      	mov	sp, r7
 800aacc:	bd80      	pop	{r7, pc}
 800aace:	bf00      	nop
 800aad0:	0801eb48 	.word	0x0801eb48
 800aad4:	0801eb5c 	.word	0x0801eb5c

0800aad8 <OnStoreContextRequest>:

static void OnStoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b082      	sub	sp, #8
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
 800aae0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnStoreContextRequest_1 */

  /* USER CODE END OnStoreContextRequest_1 */
  /* store nvm in flash */
  if (HAL_FLASH_Unlock() == HAL_OK)
 800aae2:	f7fa f957 	bl	8004d94 <HAL_FLASH_Unlock>
 800aae6:	4603      	mov	r3, r0
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d11c      	bne.n	800ab26 <OnStoreContextRequest+0x4e>
  {
    if (FLASH_IF_EraseByPages(PAGE(LORAWAN_NVM_BASE_ADDRESS), 1, 0U) == FLASH_OK)
 800aaec:	4b10      	ldr	r3, [pc, #64]	@ (800ab30 <OnStoreContextRequest+0x58>)
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	029a      	lsls	r2, r3, #10
 800aaf2:	4b10      	ldr	r3, [pc, #64]	@ (800ab34 <OnStoreContextRequest+0x5c>)
 800aaf4:	4013      	ands	r3, r2
 800aaf6:	f44f 327c 	mov.w	r2, #258048	@ 0x3f000
 800aafa:	fbb2 f1f3 	udiv	r1, r2, r3
 800aafe:	fb01 f303 	mul.w	r3, r1, r3
 800ab02:	1ad3      	subs	r3, r2, r3
 800ab04:	0adb      	lsrs	r3, r3, #11
 800ab06:	2200      	movs	r2, #0
 800ab08:	2101      	movs	r1, #1
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	f7f6 fd33 	bl	8001576 <FLASH_IF_EraseByPages>
 800ab10:	4603      	mov	r3, r0
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d105      	bne.n	800ab22 <OnStoreContextRequest+0x4a>
    {
      FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (uint8_t *)nvm, nvm_size, NULL);
 800ab16:	2300      	movs	r3, #0
 800ab18:	683a      	ldr	r2, [r7, #0]
 800ab1a:	6879      	ldr	r1, [r7, #4]
 800ab1c:	4806      	ldr	r0, [pc, #24]	@ (800ab38 <OnStoreContextRequest+0x60>)
 800ab1e:	f7f6 fc49 	bl	80013b4 <FLASH_IF_Write>
    }
    HAL_FLASH_Lock();
 800ab22:	f7fa f959 	bl	8004dd8 <HAL_FLASH_Lock>
  }
  /* USER CODE BEGIN OnStoreContextRequest_Last */

  /* USER CODE END OnStoreContextRequest_Last */
}
 800ab26:	bf00      	nop
 800ab28:	3708      	adds	r7, #8
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	bd80      	pop	{r7, pc}
 800ab2e:	bf00      	nop
 800ab30:	1fff75e0 	.word	0x1fff75e0
 800ab34:	03fffc00 	.word	0x03fffc00
 800ab38:	0803f000 	.word	0x0803f000

0800ab3c <OnRestoreContextRequest>:

static void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b082      	sub	sp, #8
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
 800ab44:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRestoreContextRequest_1 */

  /* USER CODE END OnRestoreContextRequest_1 */
  UTIL_MEM_cpy_8(nvm, (void *)LORAWAN_NVM_BASE_ADDRESS, nvm_size);
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	b29b      	uxth	r3, r3
 800ab4a:	461a      	mov	r2, r3
 800ab4c:	4903      	ldr	r1, [pc, #12]	@ (800ab5c <OnRestoreContextRequest+0x20>)
 800ab4e:	6878      	ldr	r0, [r7, #4]
 800ab50:	f00f fd90 	bl	801a674 <UTIL_MEM_cpy_8>
  /* USER CODE BEGIN OnRestoreContextRequest_Last */

  /* USER CODE END OnRestoreContextRequest_Last */
}
 800ab54:	bf00      	nop
 800ab56:	3708      	adds	r7, #8
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	bd80      	pop	{r7, pc}
 800ab5c:	0803f000 	.word	0x0803f000

0800ab60 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800ab60:	b580      	push	{r7, lr}
 800ab62:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 800ab64:	4b15      	ldr	r3, [pc, #84]	@ (800abbc <LoraInfo_Init+0x5c>)
 800ab66:	2200      	movs	r2, #0
 800ab68:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800ab6a:	4b14      	ldr	r3, [pc, #80]	@ (800abbc <LoraInfo_Init+0x5c>)
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800ab70:	4b12      	ldr	r3, [pc, #72]	@ (800abbc <LoraInfo_Init+0x5c>)
 800ab72:	2200      	movs	r2, #0
 800ab74:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800ab76:	4b11      	ldr	r3, [pc, #68]	@ (800abbc <LoraInfo_Init+0x5c>)
 800ab78:	2200      	movs	r2, #0
 800ab7a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN LoraInfo_Init_1 */

  /* USER CODE END LoraInfo_Init_1 */

#ifdef  REGION_AS923
  loraInfo.Region |= (1 << LORAMAC_REGION_AS923);
 800ab7c:	4b0f      	ldr	r3, [pc, #60]	@ (800abbc <LoraInfo_Init+0x5c>)
 800ab7e:	685b      	ldr	r3, [r3, #4]
 800ab80:	f043 0301 	orr.w	r3, r3, #1
 800ab84:	4a0d      	ldr	r2, [pc, #52]	@ (800abbc <LoraInfo_Init+0x5c>)
 800ab86:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864);
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800ab88:	4b0c      	ldr	r3, [pc, #48]	@ (800abbc <LoraInfo_Init+0x5c>)
 800ab8a:	685b      	ldr	r3, [r3, #4]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d10d      	bne.n	800abac <LoraInfo_Init+0x4c>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800ab90:	4b0b      	ldr	r3, [pc, #44]	@ (800abc0 <LoraInfo_Init+0x60>)
 800ab92:	2200      	movs	r2, #0
 800ab94:	2100      	movs	r1, #0
 800ab96:	2000      	movs	r0, #0
 800ab98:	f010 fdb6 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800ab9c:	bf00      	nop
 800ab9e:	f010 fda1 	bl	801b6e4 <UTIL_ADV_TRACE_IsBufferEmpty>
 800aba2:	4603      	mov	r3, r0
 800aba4:	2b01      	cmp	r3, #1
 800aba6:	d1fa      	bne.n	800ab9e <LoraInfo_Init+0x3e>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 800aba8:	bf00      	nop
 800abaa:	e7fd      	b.n	800aba8 <LoraInfo_Init+0x48>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800abac:	4b03      	ldr	r3, [pc, #12]	@ (800abbc <LoraInfo_Init+0x5c>)
 800abae:	2200      	movs	r2, #0
 800abb0:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 800abb2:	4b02      	ldr	r3, [pc, #8]	@ (800abbc <LoraInfo_Init+0x5c>)
 800abb4:	2203      	movs	r2, #3
 800abb6:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALIZATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800abb8:	bf00      	nop
 800abba:	bd80      	pop	{r7, pc}
 800abbc:	2000072c 	.word	0x2000072c
 800abc0:	0801eb70 	.word	0x0801eb70

0800abc4 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800abc4:	b480      	push	{r7}
 800abc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800abc8:	4b02      	ldr	r3, [pc, #8]	@ (800abd4 <LoraInfo_GetPtr+0x10>)
}
 800abca:	4618      	mov	r0, r3
 800abcc:	46bd      	mov	sp, r7
 800abce:	bc80      	pop	{r7}
 800abd0:	4770      	bx	lr
 800abd2:	bf00      	nop
 800abd4:	2000072c 	.word	0x2000072c

0800abd8 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800abdc:	f7f8 f9e1 	bl	8002fa2 <BSP_RADIO_Init>
 800abe0:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800abe2:	4618      	mov	r0, r3
 800abe4:	bd80      	pop	{r7, pc}

0800abe6 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800abe6:	b580      	push	{r7, lr}
 800abe8:	b082      	sub	sp, #8
 800abea:	af00      	add	r7, sp, #0
 800abec:	4603      	mov	r3, r0
 800abee:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800abf0:	79fb      	ldrb	r3, [r7, #7]
 800abf2:	4618      	mov	r0, r3
 800abf4:	f7f8 fa06 	bl	8003004 <BSP_RADIO_ConfigRFSwitch>
 800abf8:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800abfa:	4618      	mov	r0, r3
 800abfc:	3708      	adds	r7, #8
 800abfe:	46bd      	mov	sp, r7
 800ac00:	bd80      	pop	{r7, pc}

0800ac02 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800ac02:	b580      	push	{r7, lr}
 800ac04:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800ac06:	f7f8 fa4b 	bl	80030a0 <BSP_RADIO_GetTxConfig>
 800ac0a:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	bd80      	pop	{r7, pc}

0800ac10 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800ac14:	f7f8 fa4b 	bl	80030ae <BSP_RADIO_IsTCXO>
 800ac18:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	bd80      	pop	{r7, pc}

0800ac1e <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800ac1e:	b580      	push	{r7, lr}
 800ac20:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800ac22:	f7f8 fa4b 	bl	80030bc <BSP_RADIO_IsDCDC>
 800ac26:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800ac28:	4618      	mov	r0, r3
 800ac2a:	bd80      	pop	{r7, pc}

0800ac2c <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b082      	sub	sp, #8
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	4603      	mov	r3, r0
 800ac34:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800ac36:	79fb      	ldrb	r3, [r7, #7]
 800ac38:	4618      	mov	r0, r3
 800ac3a:	f7f8 fa46 	bl	80030ca <BSP_RADIO_GetRFOMaxPowerConfig>
 800ac3e:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800ac40:	4618      	mov	r0, r3
 800ac42:	3708      	adds	r7, #8
 800ac44:	46bd      	mov	sp, r7
 800ac46:	bd80      	pop	{r7, pc}

0800ac48 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b082      	sub	sp, #8
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	33f1      	adds	r3, #241	@ 0xf1
 800ac54:	2210      	movs	r2, #16
 800ac56:	2100      	movs	r1, #0
 800ac58:	4618      	mov	r0, r3
 800ac5a:	f00c fa39 	bl	80170d0 <memset1>
    ctx->M_n = 0;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	2200      	movs	r2, #0
 800ac62:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	22f0      	movs	r2, #240	@ 0xf0
 800ac6a:	2100      	movs	r1, #0
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	f00c fa2f 	bl	80170d0 <memset1>
}
 800ac72:	bf00      	nop
 800ac74:	3708      	adds	r7, #8
 800ac76:	46bd      	mov	sp, r7
 800ac78:	bd80      	pop	{r7, pc}

0800ac7a <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800ac7a:	b580      	push	{r7, lr}
 800ac7c:	b082      	sub	sp, #8
 800ac7e:	af00      	add	r7, sp, #0
 800ac80:	6078      	str	r0, [r7, #4]
 800ac82:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	461a      	mov	r2, r3
 800ac88:	2110      	movs	r1, #16
 800ac8a:	6838      	ldr	r0, [r7, #0]
 800ac8c:	f000 fe60 	bl	800b950 <lorawan_aes_set_key>
}
 800ac90:	bf00      	nop
 800ac92:	3708      	adds	r7, #8
 800ac94:	46bd      	mov	sp, r7
 800ac96:	bd80      	pop	{r7, pc}

0800ac98 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b08c      	sub	sp, #48	@ 0x30
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	60f8      	str	r0, [r7, #12]
 800aca0:	60b9      	str	r1, [r7, #8]
 800aca2:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800acaa:	2b00      	cmp	r3, #0
 800acac:	f000 80a1 	beq.w	800adf2 <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800acb6:	f1c3 0310 	rsb	r3, r3, #16
 800acba:	687a      	ldr	r2, [r7, #4]
 800acbc:	4293      	cmp	r3, r2
 800acbe:	bf28      	it	cs
 800acc0:	4613      	movcs	r3, r2
 800acc2:	627b      	str	r3, [r7, #36]	@ 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	f203 1201 	addw	r2, r3, #257	@ 0x101
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800acd0:	4413      	add	r3, r2
 800acd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acd4:	b292      	uxth	r2, r2
 800acd6:	68b9      	ldr	r1, [r7, #8]
 800acd8:	4618      	mov	r0, r3
 800acda:	f00c f9be 	bl	801705a <memcpy1>
        ctx->M_n += mlen;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800ace4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ace6:	441a      	add	r2, r3
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
        if( ctx->M_n < 16 || len == mlen )
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800acf4:	2b0f      	cmp	r3, #15
 800acf6:	f240 808d 	bls.w	800ae14 <AES_CMAC_Update+0x17c>
 800acfa:	687a      	ldr	r2, [r7, #4]
 800acfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acfe:	429a      	cmp	r2, r3
 800ad00:	f000 8088 	beq.w	800ae14 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800ad04:	2300      	movs	r3, #0
 800ad06:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ad08:	e015      	b.n	800ad36 <AES_CMAC_Update+0x9e>
 800ad0a:	68fa      	ldr	r2, [r7, #12]
 800ad0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad0e:	4413      	add	r3, r2
 800ad10:	33f1      	adds	r3, #241	@ 0xf1
 800ad12:	781a      	ldrb	r2, [r3, #0]
 800ad14:	68f9      	ldr	r1, [r7, #12]
 800ad16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad18:	440b      	add	r3, r1
 800ad1a:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800ad1e:	781b      	ldrb	r3, [r3, #0]
 800ad20:	4053      	eors	r3, r2
 800ad22:	b2d9      	uxtb	r1, r3
 800ad24:	68fa      	ldr	r2, [r7, #12]
 800ad26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad28:	4413      	add	r3, r2
 800ad2a:	33f1      	adds	r3, #241	@ 0xf1
 800ad2c:	460a      	mov	r2, r1
 800ad2e:	701a      	strb	r2, [r3, #0]
 800ad30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad32:	3301      	adds	r3, #1
 800ad34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ad36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad38:	2b0f      	cmp	r3, #15
 800ad3a:	dde6      	ble.n	800ad0a <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800ad42:	f107 0314 	add.w	r3, r7, #20
 800ad46:	2210      	movs	r2, #16
 800ad48:	4618      	mov	r0, r3
 800ad4a:	f00c f986 	bl	801705a <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800ad4e:	68fa      	ldr	r2, [r7, #12]
 800ad50:	f107 0114 	add.w	r1, r7, #20
 800ad54:	f107 0314 	add.w	r3, r7, #20
 800ad58:	4618      	mov	r0, r3
 800ad5a:	f000 fed7 	bl	800bb0c <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	33f1      	adds	r3, #241	@ 0xf1
 800ad62:	f107 0114 	add.w	r1, r7, #20
 800ad66:	2210      	movs	r2, #16
 800ad68:	4618      	mov	r0, r3
 800ad6a:	f00c f976 	bl	801705a <memcpy1>

        data += mlen;
 800ad6e:	68ba      	ldr	r2, [r7, #8]
 800ad70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad72:	4413      	add	r3, r2
 800ad74:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800ad76:	687a      	ldr	r2, [r7, #4]
 800ad78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad7a:	1ad3      	subs	r3, r2, r3
 800ad7c:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800ad7e:	e038      	b.n	800adf2 <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800ad80:	2300      	movs	r3, #0
 800ad82:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ad84:	e013      	b.n	800adae <AES_CMAC_Update+0x116>
 800ad86:	68fa      	ldr	r2, [r7, #12]
 800ad88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad8a:	4413      	add	r3, r2
 800ad8c:	33f1      	adds	r3, #241	@ 0xf1
 800ad8e:	781a      	ldrb	r2, [r3, #0]
 800ad90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad92:	68b9      	ldr	r1, [r7, #8]
 800ad94:	440b      	add	r3, r1
 800ad96:	781b      	ldrb	r3, [r3, #0]
 800ad98:	4053      	eors	r3, r2
 800ad9a:	b2d9      	uxtb	r1, r3
 800ad9c:	68fa      	ldr	r2, [r7, #12]
 800ad9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ada0:	4413      	add	r3, r2
 800ada2:	33f1      	adds	r3, #241	@ 0xf1
 800ada4:	460a      	mov	r2, r1
 800ada6:	701a      	strb	r2, [r3, #0]
 800ada8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adaa:	3301      	adds	r3, #1
 800adac:	62bb      	str	r3, [r7, #40]	@ 0x28
 800adae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adb0:	2b0f      	cmp	r3, #15
 800adb2:	dde8      	ble.n	800ad86 <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800adba:	f107 0314 	add.w	r3, r7, #20
 800adbe:	2210      	movs	r2, #16
 800adc0:	4618      	mov	r0, r3
 800adc2:	f00c f94a 	bl	801705a <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800adc6:	68fa      	ldr	r2, [r7, #12]
 800adc8:	f107 0114 	add.w	r1, r7, #20
 800adcc:	f107 0314 	add.w	r3, r7, #20
 800add0:	4618      	mov	r0, r3
 800add2:	f000 fe9b 	bl	800bb0c <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	33f1      	adds	r3, #241	@ 0xf1
 800adda:	f107 0114 	add.w	r1, r7, #20
 800adde:	2210      	movs	r2, #16
 800ade0:	4618      	mov	r0, r3
 800ade2:	f00c f93a 	bl	801705a <memcpy1>

        data += 16;
 800ade6:	68bb      	ldr	r3, [r7, #8]
 800ade8:	3310      	adds	r3, #16
 800adea:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	3b10      	subs	r3, #16
 800adf0:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	2b10      	cmp	r3, #16
 800adf6:	d8c3      	bhi.n	800ad80 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800adfe:	687a      	ldr	r2, [r7, #4]
 800ae00:	b292      	uxth	r2, r2
 800ae02:	68b9      	ldr	r1, [r7, #8]
 800ae04:	4618      	mov	r0, r3
 800ae06:	f00c f928 	bl	801705a <memcpy1>
    ctx->M_n = len;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	687a      	ldr	r2, [r7, #4]
 800ae0e:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800ae12:	e000      	b.n	800ae16 <AES_CMAC_Update+0x17e>
            return;
 800ae14:	bf00      	nop
}
 800ae16:	3730      	adds	r7, #48	@ 0x30
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	bd80      	pop	{r7, pc}

0800ae1c <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b092      	sub	sp, #72	@ 0x48
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
 800ae24:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800ae26:	f107 031c 	add.w	r3, r7, #28
 800ae2a:	2210      	movs	r2, #16
 800ae2c:	2100      	movs	r1, #0
 800ae2e:	4618      	mov	r0, r3
 800ae30:	f00c f94e 	bl	80170d0 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800ae34:	683a      	ldr	r2, [r7, #0]
 800ae36:	f107 011c 	add.w	r1, r7, #28
 800ae3a:	f107 031c 	add.w	r3, r7, #28
 800ae3e:	4618      	mov	r0, r3
 800ae40:	f000 fe64 	bl	800bb0c <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800ae44:	7f3b      	ldrb	r3, [r7, #28]
 800ae46:	b25b      	sxtb	r3, r3
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	da31      	bge.n	800aeb0 <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae50:	e01c      	b.n	800ae8c <AES_CMAC_Final+0x70>
 800ae52:	f107 021c 	add.w	r2, r7, #28
 800ae56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae58:	4413      	add	r3, r2
 800ae5a:	781b      	ldrb	r3, [r3, #0]
 800ae5c:	b25b      	sxtb	r3, r3
 800ae5e:	005b      	lsls	r3, r3, #1
 800ae60:	b25a      	sxtb	r2, r3
 800ae62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae64:	3301      	adds	r3, #1
 800ae66:	3348      	adds	r3, #72	@ 0x48
 800ae68:	443b      	add	r3, r7
 800ae6a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800ae6e:	09db      	lsrs	r3, r3, #7
 800ae70:	b2db      	uxtb	r3, r3
 800ae72:	b25b      	sxtb	r3, r3
 800ae74:	4313      	orrs	r3, r2
 800ae76:	b25b      	sxtb	r3, r3
 800ae78:	b2d9      	uxtb	r1, r3
 800ae7a:	f107 021c 	add.w	r2, r7, #28
 800ae7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae80:	4413      	add	r3, r2
 800ae82:	460a      	mov	r2, r1
 800ae84:	701a      	strb	r2, [r3, #0]
 800ae86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae88:	3301      	adds	r3, #1
 800ae8a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae8e:	2b0e      	cmp	r3, #14
 800ae90:	dddf      	ble.n	800ae52 <AES_CMAC_Final+0x36>
 800ae92:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ae96:	005b      	lsls	r3, r3, #1
 800ae98:	b2db      	uxtb	r3, r3
 800ae9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        K[15] ^= 0x87;
 800ae9e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800aea2:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800aea6:	43db      	mvns	r3, r3
 800aea8:	b2db      	uxtb	r3, r3
 800aeaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aeae:	e028      	b.n	800af02 <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	643b      	str	r3, [r7, #64]	@ 0x40
 800aeb4:	e01c      	b.n	800aef0 <AES_CMAC_Final+0xd4>
 800aeb6:	f107 021c 	add.w	r2, r7, #28
 800aeba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aebc:	4413      	add	r3, r2
 800aebe:	781b      	ldrb	r3, [r3, #0]
 800aec0:	b25b      	sxtb	r3, r3
 800aec2:	005b      	lsls	r3, r3, #1
 800aec4:	b25a      	sxtb	r2, r3
 800aec6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aec8:	3301      	adds	r3, #1
 800aeca:	3348      	adds	r3, #72	@ 0x48
 800aecc:	443b      	add	r3, r7
 800aece:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800aed2:	09db      	lsrs	r3, r3, #7
 800aed4:	b2db      	uxtb	r3, r3
 800aed6:	b25b      	sxtb	r3, r3
 800aed8:	4313      	orrs	r3, r2
 800aeda:	b25b      	sxtb	r3, r3
 800aedc:	b2d9      	uxtb	r1, r3
 800aede:	f107 021c 	add.w	r2, r7, #28
 800aee2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aee4:	4413      	add	r3, r2
 800aee6:	460a      	mov	r2, r1
 800aee8:	701a      	strb	r2, [r3, #0]
 800aeea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aeec:	3301      	adds	r3, #1
 800aeee:	643b      	str	r3, [r7, #64]	@ 0x40
 800aef0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aef2:	2b0e      	cmp	r3, #14
 800aef4:	dddf      	ble.n	800aeb6 <AES_CMAC_Final+0x9a>
 800aef6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800aefa:	005b      	lsls	r3, r3, #1
 800aefc:	b2db      	uxtb	r3, r3
 800aefe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if( ctx->M_n == 16 )
 800af02:	683b      	ldr	r3, [r7, #0]
 800af04:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800af08:	2b10      	cmp	r3, #16
 800af0a:	d11d      	bne.n	800af48 <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800af0c:	2300      	movs	r3, #0
 800af0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800af10:	e016      	b.n	800af40 <AES_CMAC_Final+0x124>
 800af12:	683a      	ldr	r2, [r7, #0]
 800af14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af16:	4413      	add	r3, r2
 800af18:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800af1c:	781a      	ldrb	r2, [r3, #0]
 800af1e:	f107 011c 	add.w	r1, r7, #28
 800af22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af24:	440b      	add	r3, r1
 800af26:	781b      	ldrb	r3, [r3, #0]
 800af28:	4053      	eors	r3, r2
 800af2a:	b2d9      	uxtb	r1, r3
 800af2c:	683a      	ldr	r2, [r7, #0]
 800af2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af30:	4413      	add	r3, r2
 800af32:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800af36:	460a      	mov	r2, r1
 800af38:	701a      	strb	r2, [r3, #0]
 800af3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af3c:	3301      	adds	r3, #1
 800af3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800af40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af42:	2b0f      	cmp	r3, #15
 800af44:	dde5      	ble.n	800af12 <AES_CMAC_Final+0xf6>
 800af46:	e098      	b.n	800b07a <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800af48:	7f3b      	ldrb	r3, [r7, #28]
 800af4a:	b25b      	sxtb	r3, r3
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	da31      	bge.n	800afb4 <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 800af50:	2300      	movs	r3, #0
 800af52:	63bb      	str	r3, [r7, #56]	@ 0x38
 800af54:	e01c      	b.n	800af90 <AES_CMAC_Final+0x174>
 800af56:	f107 021c 	add.w	r2, r7, #28
 800af5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af5c:	4413      	add	r3, r2
 800af5e:	781b      	ldrb	r3, [r3, #0]
 800af60:	b25b      	sxtb	r3, r3
 800af62:	005b      	lsls	r3, r3, #1
 800af64:	b25a      	sxtb	r2, r3
 800af66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af68:	3301      	adds	r3, #1
 800af6a:	3348      	adds	r3, #72	@ 0x48
 800af6c:	443b      	add	r3, r7
 800af6e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800af72:	09db      	lsrs	r3, r3, #7
 800af74:	b2db      	uxtb	r3, r3
 800af76:	b25b      	sxtb	r3, r3
 800af78:	4313      	orrs	r3, r2
 800af7a:	b25b      	sxtb	r3, r3
 800af7c:	b2d9      	uxtb	r1, r3
 800af7e:	f107 021c 	add.w	r2, r7, #28
 800af82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af84:	4413      	add	r3, r2
 800af86:	460a      	mov	r2, r1
 800af88:	701a      	strb	r2, [r3, #0]
 800af8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af8c:	3301      	adds	r3, #1
 800af8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800af90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af92:	2b0e      	cmp	r3, #14
 800af94:	dddf      	ble.n	800af56 <AES_CMAC_Final+0x13a>
 800af96:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800af9a:	005b      	lsls	r3, r3, #1
 800af9c:	b2db      	uxtb	r3, r3
 800af9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            K[15] ^= 0x87;
 800afa2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800afa6:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800afaa:	43db      	mvns	r3, r3
 800afac:	b2db      	uxtb	r3, r3
 800afae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afb2:	e028      	b.n	800b006 <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 800afb4:	2300      	movs	r3, #0
 800afb6:	637b      	str	r3, [r7, #52]	@ 0x34
 800afb8:	e01c      	b.n	800aff4 <AES_CMAC_Final+0x1d8>
 800afba:	f107 021c 	add.w	r2, r7, #28
 800afbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afc0:	4413      	add	r3, r2
 800afc2:	781b      	ldrb	r3, [r3, #0]
 800afc4:	b25b      	sxtb	r3, r3
 800afc6:	005b      	lsls	r3, r3, #1
 800afc8:	b25a      	sxtb	r2, r3
 800afca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afcc:	3301      	adds	r3, #1
 800afce:	3348      	adds	r3, #72	@ 0x48
 800afd0:	443b      	add	r3, r7
 800afd2:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800afd6:	09db      	lsrs	r3, r3, #7
 800afd8:	b2db      	uxtb	r3, r3
 800afda:	b25b      	sxtb	r3, r3
 800afdc:	4313      	orrs	r3, r2
 800afde:	b25b      	sxtb	r3, r3
 800afe0:	b2d9      	uxtb	r1, r3
 800afe2:	f107 021c 	add.w	r2, r7, #28
 800afe6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afe8:	4413      	add	r3, r2
 800afea:	460a      	mov	r2, r1
 800afec:	701a      	strb	r2, [r3, #0]
 800afee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aff0:	3301      	adds	r3, #1
 800aff2:	637b      	str	r3, [r7, #52]	@ 0x34
 800aff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aff6:	2b0e      	cmp	r3, #14
 800aff8:	dddf      	ble.n	800afba <AES_CMAC_Final+0x19e>
 800affa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800affe:	005b      	lsls	r3, r3, #1
 800b000:	b2db      	uxtb	r3, r3
 800b002:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b00c:	683a      	ldr	r2, [r7, #0]
 800b00e:	4413      	add	r3, r2
 800b010:	2280      	movs	r2, #128	@ 0x80
 800b012:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800b016:	e007      	b.n	800b028 <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 800b018:	683b      	ldr	r3, [r7, #0]
 800b01a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b01e:	683a      	ldr	r2, [r7, #0]
 800b020:	4413      	add	r3, r2
 800b022:	2200      	movs	r2, #0
 800b024:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b02e:	1c5a      	adds	r2, r3, #1
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b03c:	2b0f      	cmp	r3, #15
 800b03e:	d9eb      	bls.n	800b018 <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 800b040:	2300      	movs	r3, #0
 800b042:	633b      	str	r3, [r7, #48]	@ 0x30
 800b044:	e016      	b.n	800b074 <AES_CMAC_Final+0x258>
 800b046:	683a      	ldr	r2, [r7, #0]
 800b048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b04a:	4413      	add	r3, r2
 800b04c:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b050:	781a      	ldrb	r2, [r3, #0]
 800b052:	f107 011c 	add.w	r1, r7, #28
 800b056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b058:	440b      	add	r3, r1
 800b05a:	781b      	ldrb	r3, [r3, #0]
 800b05c:	4053      	eors	r3, r2
 800b05e:	b2d9      	uxtb	r1, r3
 800b060:	683a      	ldr	r2, [r7, #0]
 800b062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b064:	4413      	add	r3, r2
 800b066:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b06a:	460a      	mov	r2, r1
 800b06c:	701a      	strb	r2, [r3, #0]
 800b06e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b070:	3301      	adds	r3, #1
 800b072:	633b      	str	r3, [r7, #48]	@ 0x30
 800b074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b076:	2b0f      	cmp	r3, #15
 800b078:	dde5      	ble.n	800b046 <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 800b07a:	2300      	movs	r3, #0
 800b07c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b07e:	e015      	b.n	800b0ac <AES_CMAC_Final+0x290>
 800b080:	683a      	ldr	r2, [r7, #0]
 800b082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b084:	4413      	add	r3, r2
 800b086:	33f1      	adds	r3, #241	@ 0xf1
 800b088:	781a      	ldrb	r2, [r3, #0]
 800b08a:	6839      	ldr	r1, [r7, #0]
 800b08c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b08e:	440b      	add	r3, r1
 800b090:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b094:	781b      	ldrb	r3, [r3, #0]
 800b096:	4053      	eors	r3, r2
 800b098:	b2d9      	uxtb	r1, r3
 800b09a:	683a      	ldr	r2, [r7, #0]
 800b09c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b09e:	4413      	add	r3, r2
 800b0a0:	33f1      	adds	r3, #241	@ 0xf1
 800b0a2:	460a      	mov	r2, r1
 800b0a4:	701a      	strb	r2, [r3, #0]
 800b0a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0a8:	3301      	adds	r3, #1
 800b0aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b0ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0ae:	2b0f      	cmp	r3, #15
 800b0b0:	dde6      	ble.n	800b080 <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800b0b2:	683b      	ldr	r3, [r7, #0]
 800b0b4:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800b0b8:	f107 030c 	add.w	r3, r7, #12
 800b0bc:	2210      	movs	r2, #16
 800b0be:	4618      	mov	r0, r3
 800b0c0:	f00b ffcb 	bl	801705a <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800b0c4:	683a      	ldr	r2, [r7, #0]
 800b0c6:	f107 030c 	add.w	r3, r7, #12
 800b0ca:	6879      	ldr	r1, [r7, #4]
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	f000 fd1d 	bl	800bb0c <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800b0d2:	f107 031c 	add.w	r3, r7, #28
 800b0d6:	2210      	movs	r2, #16
 800b0d8:	2100      	movs	r1, #0
 800b0da:	4618      	mov	r0, r3
 800b0dc:	f00b fff8 	bl	80170d0 <memset1>
}
 800b0e0:	bf00      	nop
 800b0e2:	3748      	adds	r7, #72	@ 0x48
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	bd80      	pop	{r7, pc}

0800b0e8 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800b0e8:	b480      	push	{r7}
 800b0ea:	b083      	sub	sp, #12
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
 800b0f0:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	781a      	ldrb	r2, [r3, #0]
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	3301      	adds	r3, #1
 800b0fe:	683a      	ldr	r2, [r7, #0]
 800b100:	7852      	ldrb	r2, [r2, #1]
 800b102:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	3302      	adds	r3, #2
 800b108:	683a      	ldr	r2, [r7, #0]
 800b10a:	7892      	ldrb	r2, [r2, #2]
 800b10c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	3303      	adds	r3, #3
 800b112:	683a      	ldr	r2, [r7, #0]
 800b114:	78d2      	ldrb	r2, [r2, #3]
 800b116:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	3304      	adds	r3, #4
 800b11c:	683a      	ldr	r2, [r7, #0]
 800b11e:	7912      	ldrb	r2, [r2, #4]
 800b120:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	3305      	adds	r3, #5
 800b126:	683a      	ldr	r2, [r7, #0]
 800b128:	7952      	ldrb	r2, [r2, #5]
 800b12a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	3306      	adds	r3, #6
 800b130:	683a      	ldr	r2, [r7, #0]
 800b132:	7992      	ldrb	r2, [r2, #6]
 800b134:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	3307      	adds	r3, #7
 800b13a:	683a      	ldr	r2, [r7, #0]
 800b13c:	79d2      	ldrb	r2, [r2, #7]
 800b13e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	3308      	adds	r3, #8
 800b144:	683a      	ldr	r2, [r7, #0]
 800b146:	7a12      	ldrb	r2, [r2, #8]
 800b148:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	3309      	adds	r3, #9
 800b14e:	683a      	ldr	r2, [r7, #0]
 800b150:	7a52      	ldrb	r2, [r2, #9]
 800b152:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	330a      	adds	r3, #10
 800b158:	683a      	ldr	r2, [r7, #0]
 800b15a:	7a92      	ldrb	r2, [r2, #10]
 800b15c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	330b      	adds	r3, #11
 800b162:	683a      	ldr	r2, [r7, #0]
 800b164:	7ad2      	ldrb	r2, [r2, #11]
 800b166:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	330c      	adds	r3, #12
 800b16c:	683a      	ldr	r2, [r7, #0]
 800b16e:	7b12      	ldrb	r2, [r2, #12]
 800b170:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	330d      	adds	r3, #13
 800b176:	683a      	ldr	r2, [r7, #0]
 800b178:	7b52      	ldrb	r2, [r2, #13]
 800b17a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	330e      	adds	r3, #14
 800b180:	683a      	ldr	r2, [r7, #0]
 800b182:	7b92      	ldrb	r2, [r2, #14]
 800b184:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	330f      	adds	r3, #15
 800b18a:	683a      	ldr	r2, [r7, #0]
 800b18c:	7bd2      	ldrb	r2, [r2, #15]
 800b18e:	701a      	strb	r2, [r3, #0]
#endif
}
 800b190:	bf00      	nop
 800b192:	370c      	adds	r7, #12
 800b194:	46bd      	mov	sp, r7
 800b196:	bc80      	pop	{r7}
 800b198:	4770      	bx	lr

0800b19a <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800b19a:	b480      	push	{r7}
 800b19c:	b085      	sub	sp, #20
 800b19e:	af00      	add	r7, sp, #0
 800b1a0:	60f8      	str	r0, [r7, #12]
 800b1a2:	60b9      	str	r1, [r7, #8]
 800b1a4:	4613      	mov	r3, r2
 800b1a6:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800b1a8:	e007      	b.n	800b1ba <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800b1aa:	68ba      	ldr	r2, [r7, #8]
 800b1ac:	1c53      	adds	r3, r2, #1
 800b1ae:	60bb      	str	r3, [r7, #8]
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	1c59      	adds	r1, r3, #1
 800b1b4:	60f9      	str	r1, [r7, #12]
 800b1b6:	7812      	ldrb	r2, [r2, #0]
 800b1b8:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800b1ba:	79fb      	ldrb	r3, [r7, #7]
 800b1bc:	1e5a      	subs	r2, r3, #1
 800b1be:	71fa      	strb	r2, [r7, #7]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d1f2      	bne.n	800b1aa <copy_block_nn+0x10>
}
 800b1c4:	bf00      	nop
 800b1c6:	bf00      	nop
 800b1c8:	3714      	adds	r7, #20
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bc80      	pop	{r7}
 800b1ce:	4770      	bx	lr

0800b1d0 <xor_block>:

static void xor_block( void *d, const void *s )
{
 800b1d0:	b480      	push	{r7}
 800b1d2:	b083      	sub	sp, #12
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
 800b1d8:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	781a      	ldrb	r2, [r3, #0]
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	781b      	ldrb	r3, [r3, #0]
 800b1e2:	4053      	eors	r3, r2
 800b1e4:	b2da      	uxtb	r2, r3
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	3301      	adds	r3, #1
 800b1ee:	7819      	ldrb	r1, [r3, #0]
 800b1f0:	683b      	ldr	r3, [r7, #0]
 800b1f2:	3301      	adds	r3, #1
 800b1f4:	781a      	ldrb	r2, [r3, #0]
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	3301      	adds	r3, #1
 800b1fa:	404a      	eors	r2, r1
 800b1fc:	b2d2      	uxtb	r2, r2
 800b1fe:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	3302      	adds	r3, #2
 800b204:	7819      	ldrb	r1, [r3, #0]
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	3302      	adds	r3, #2
 800b20a:	781a      	ldrb	r2, [r3, #0]
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	3302      	adds	r3, #2
 800b210:	404a      	eors	r2, r1
 800b212:	b2d2      	uxtb	r2, r2
 800b214:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	3303      	adds	r3, #3
 800b21a:	7819      	ldrb	r1, [r3, #0]
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	3303      	adds	r3, #3
 800b220:	781a      	ldrb	r2, [r3, #0]
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	3303      	adds	r3, #3
 800b226:	404a      	eors	r2, r1
 800b228:	b2d2      	uxtb	r2, r2
 800b22a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	3304      	adds	r3, #4
 800b230:	7819      	ldrb	r1, [r3, #0]
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	3304      	adds	r3, #4
 800b236:	781a      	ldrb	r2, [r3, #0]
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	3304      	adds	r3, #4
 800b23c:	404a      	eors	r2, r1
 800b23e:	b2d2      	uxtb	r2, r2
 800b240:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	3305      	adds	r3, #5
 800b246:	7819      	ldrb	r1, [r3, #0]
 800b248:	683b      	ldr	r3, [r7, #0]
 800b24a:	3305      	adds	r3, #5
 800b24c:	781a      	ldrb	r2, [r3, #0]
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	3305      	adds	r3, #5
 800b252:	404a      	eors	r2, r1
 800b254:	b2d2      	uxtb	r2, r2
 800b256:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	3306      	adds	r3, #6
 800b25c:	7819      	ldrb	r1, [r3, #0]
 800b25e:	683b      	ldr	r3, [r7, #0]
 800b260:	3306      	adds	r3, #6
 800b262:	781a      	ldrb	r2, [r3, #0]
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	3306      	adds	r3, #6
 800b268:	404a      	eors	r2, r1
 800b26a:	b2d2      	uxtb	r2, r2
 800b26c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	3307      	adds	r3, #7
 800b272:	7819      	ldrb	r1, [r3, #0]
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	3307      	adds	r3, #7
 800b278:	781a      	ldrb	r2, [r3, #0]
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	3307      	adds	r3, #7
 800b27e:	404a      	eors	r2, r1
 800b280:	b2d2      	uxtb	r2, r2
 800b282:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	3308      	adds	r3, #8
 800b288:	7819      	ldrb	r1, [r3, #0]
 800b28a:	683b      	ldr	r3, [r7, #0]
 800b28c:	3308      	adds	r3, #8
 800b28e:	781a      	ldrb	r2, [r3, #0]
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	3308      	adds	r3, #8
 800b294:	404a      	eors	r2, r1
 800b296:	b2d2      	uxtb	r2, r2
 800b298:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	3309      	adds	r3, #9
 800b29e:	7819      	ldrb	r1, [r3, #0]
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	3309      	adds	r3, #9
 800b2a4:	781a      	ldrb	r2, [r3, #0]
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	3309      	adds	r3, #9
 800b2aa:	404a      	eors	r2, r1
 800b2ac:	b2d2      	uxtb	r2, r2
 800b2ae:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	330a      	adds	r3, #10
 800b2b4:	7819      	ldrb	r1, [r3, #0]
 800b2b6:	683b      	ldr	r3, [r7, #0]
 800b2b8:	330a      	adds	r3, #10
 800b2ba:	781a      	ldrb	r2, [r3, #0]
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	330a      	adds	r3, #10
 800b2c0:	404a      	eors	r2, r1
 800b2c2:	b2d2      	uxtb	r2, r2
 800b2c4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	330b      	adds	r3, #11
 800b2ca:	7819      	ldrb	r1, [r3, #0]
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	330b      	adds	r3, #11
 800b2d0:	781a      	ldrb	r2, [r3, #0]
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	330b      	adds	r3, #11
 800b2d6:	404a      	eors	r2, r1
 800b2d8:	b2d2      	uxtb	r2, r2
 800b2da:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	330c      	adds	r3, #12
 800b2e0:	7819      	ldrb	r1, [r3, #0]
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	330c      	adds	r3, #12
 800b2e6:	781a      	ldrb	r2, [r3, #0]
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	330c      	adds	r3, #12
 800b2ec:	404a      	eors	r2, r1
 800b2ee:	b2d2      	uxtb	r2, r2
 800b2f0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	330d      	adds	r3, #13
 800b2f6:	7819      	ldrb	r1, [r3, #0]
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	330d      	adds	r3, #13
 800b2fc:	781a      	ldrb	r2, [r3, #0]
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	330d      	adds	r3, #13
 800b302:	404a      	eors	r2, r1
 800b304:	b2d2      	uxtb	r2, r2
 800b306:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	330e      	adds	r3, #14
 800b30c:	7819      	ldrb	r1, [r3, #0]
 800b30e:	683b      	ldr	r3, [r7, #0]
 800b310:	330e      	adds	r3, #14
 800b312:	781a      	ldrb	r2, [r3, #0]
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	330e      	adds	r3, #14
 800b318:	404a      	eors	r2, r1
 800b31a:	b2d2      	uxtb	r2, r2
 800b31c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	330f      	adds	r3, #15
 800b322:	7819      	ldrb	r1, [r3, #0]
 800b324:	683b      	ldr	r3, [r7, #0]
 800b326:	330f      	adds	r3, #15
 800b328:	781a      	ldrb	r2, [r3, #0]
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	330f      	adds	r3, #15
 800b32e:	404a      	eors	r2, r1
 800b330:	b2d2      	uxtb	r2, r2
 800b332:	701a      	strb	r2, [r3, #0]
#endif
}
 800b334:	bf00      	nop
 800b336:	370c      	adds	r7, #12
 800b338:	46bd      	mov	sp, r7
 800b33a:	bc80      	pop	{r7}
 800b33c:	4770      	bx	lr

0800b33e <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800b33e:	b480      	push	{r7}
 800b340:	b085      	sub	sp, #20
 800b342:	af00      	add	r7, sp, #0
 800b344:	60f8      	str	r0, [r7, #12]
 800b346:	60b9      	str	r1, [r7, #8]
 800b348:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800b34a:	68bb      	ldr	r3, [r7, #8]
 800b34c:	781a      	ldrb	r2, [r3, #0]
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	781b      	ldrb	r3, [r3, #0]
 800b352:	4053      	eors	r3, r2
 800b354:	b2da      	uxtb	r2, r3
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800b35a:	68bb      	ldr	r3, [r7, #8]
 800b35c:	3301      	adds	r3, #1
 800b35e:	7819      	ldrb	r1, [r3, #0]
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	3301      	adds	r3, #1
 800b364:	781a      	ldrb	r2, [r3, #0]
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	3301      	adds	r3, #1
 800b36a:	404a      	eors	r2, r1
 800b36c:	b2d2      	uxtb	r2, r2
 800b36e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800b370:	68bb      	ldr	r3, [r7, #8]
 800b372:	3302      	adds	r3, #2
 800b374:	7819      	ldrb	r1, [r3, #0]
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	3302      	adds	r3, #2
 800b37a:	781a      	ldrb	r2, [r3, #0]
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	3302      	adds	r3, #2
 800b380:	404a      	eors	r2, r1
 800b382:	b2d2      	uxtb	r2, r2
 800b384:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800b386:	68bb      	ldr	r3, [r7, #8]
 800b388:	3303      	adds	r3, #3
 800b38a:	7819      	ldrb	r1, [r3, #0]
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	3303      	adds	r3, #3
 800b390:	781a      	ldrb	r2, [r3, #0]
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	3303      	adds	r3, #3
 800b396:	404a      	eors	r2, r1
 800b398:	b2d2      	uxtb	r2, r2
 800b39a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800b39c:	68bb      	ldr	r3, [r7, #8]
 800b39e:	3304      	adds	r3, #4
 800b3a0:	7819      	ldrb	r1, [r3, #0]
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	3304      	adds	r3, #4
 800b3a6:	781a      	ldrb	r2, [r3, #0]
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	3304      	adds	r3, #4
 800b3ac:	404a      	eors	r2, r1
 800b3ae:	b2d2      	uxtb	r2, r2
 800b3b0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800b3b2:	68bb      	ldr	r3, [r7, #8]
 800b3b4:	3305      	adds	r3, #5
 800b3b6:	7819      	ldrb	r1, [r3, #0]
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	3305      	adds	r3, #5
 800b3bc:	781a      	ldrb	r2, [r3, #0]
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	3305      	adds	r3, #5
 800b3c2:	404a      	eors	r2, r1
 800b3c4:	b2d2      	uxtb	r2, r2
 800b3c6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800b3c8:	68bb      	ldr	r3, [r7, #8]
 800b3ca:	3306      	adds	r3, #6
 800b3cc:	7819      	ldrb	r1, [r3, #0]
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	3306      	adds	r3, #6
 800b3d2:	781a      	ldrb	r2, [r3, #0]
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	3306      	adds	r3, #6
 800b3d8:	404a      	eors	r2, r1
 800b3da:	b2d2      	uxtb	r2, r2
 800b3dc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800b3de:	68bb      	ldr	r3, [r7, #8]
 800b3e0:	3307      	adds	r3, #7
 800b3e2:	7819      	ldrb	r1, [r3, #0]
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	3307      	adds	r3, #7
 800b3e8:	781a      	ldrb	r2, [r3, #0]
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	3307      	adds	r3, #7
 800b3ee:	404a      	eors	r2, r1
 800b3f0:	b2d2      	uxtb	r2, r2
 800b3f2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800b3f4:	68bb      	ldr	r3, [r7, #8]
 800b3f6:	3308      	adds	r3, #8
 800b3f8:	7819      	ldrb	r1, [r3, #0]
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	3308      	adds	r3, #8
 800b3fe:	781a      	ldrb	r2, [r3, #0]
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	3308      	adds	r3, #8
 800b404:	404a      	eors	r2, r1
 800b406:	b2d2      	uxtb	r2, r2
 800b408:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800b40a:	68bb      	ldr	r3, [r7, #8]
 800b40c:	3309      	adds	r3, #9
 800b40e:	7819      	ldrb	r1, [r3, #0]
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	3309      	adds	r3, #9
 800b414:	781a      	ldrb	r2, [r3, #0]
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	3309      	adds	r3, #9
 800b41a:	404a      	eors	r2, r1
 800b41c:	b2d2      	uxtb	r2, r2
 800b41e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800b420:	68bb      	ldr	r3, [r7, #8]
 800b422:	330a      	adds	r3, #10
 800b424:	7819      	ldrb	r1, [r3, #0]
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	330a      	adds	r3, #10
 800b42a:	781a      	ldrb	r2, [r3, #0]
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	330a      	adds	r3, #10
 800b430:	404a      	eors	r2, r1
 800b432:	b2d2      	uxtb	r2, r2
 800b434:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800b436:	68bb      	ldr	r3, [r7, #8]
 800b438:	330b      	adds	r3, #11
 800b43a:	7819      	ldrb	r1, [r3, #0]
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	330b      	adds	r3, #11
 800b440:	781a      	ldrb	r2, [r3, #0]
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	330b      	adds	r3, #11
 800b446:	404a      	eors	r2, r1
 800b448:	b2d2      	uxtb	r2, r2
 800b44a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800b44c:	68bb      	ldr	r3, [r7, #8]
 800b44e:	330c      	adds	r3, #12
 800b450:	7819      	ldrb	r1, [r3, #0]
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	330c      	adds	r3, #12
 800b456:	781a      	ldrb	r2, [r3, #0]
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	330c      	adds	r3, #12
 800b45c:	404a      	eors	r2, r1
 800b45e:	b2d2      	uxtb	r2, r2
 800b460:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800b462:	68bb      	ldr	r3, [r7, #8]
 800b464:	330d      	adds	r3, #13
 800b466:	7819      	ldrb	r1, [r3, #0]
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	330d      	adds	r3, #13
 800b46c:	781a      	ldrb	r2, [r3, #0]
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	330d      	adds	r3, #13
 800b472:	404a      	eors	r2, r1
 800b474:	b2d2      	uxtb	r2, r2
 800b476:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800b478:	68bb      	ldr	r3, [r7, #8]
 800b47a:	330e      	adds	r3, #14
 800b47c:	7819      	ldrb	r1, [r3, #0]
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	330e      	adds	r3, #14
 800b482:	781a      	ldrb	r2, [r3, #0]
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	330e      	adds	r3, #14
 800b488:	404a      	eors	r2, r1
 800b48a:	b2d2      	uxtb	r2, r2
 800b48c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800b48e:	68bb      	ldr	r3, [r7, #8]
 800b490:	330f      	adds	r3, #15
 800b492:	7819      	ldrb	r1, [r3, #0]
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	330f      	adds	r3, #15
 800b498:	781a      	ldrb	r2, [r3, #0]
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	330f      	adds	r3, #15
 800b49e:	404a      	eors	r2, r1
 800b4a0:	b2d2      	uxtb	r2, r2
 800b4a2:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800b4a4:	bf00      	nop
 800b4a6:	3714      	adds	r7, #20
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	bc80      	pop	{r7}
 800b4ac:	4770      	bx	lr

0800b4ae <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800b4ae:	b580      	push	{r7, lr}
 800b4b0:	b082      	sub	sp, #8
 800b4b2:	af00      	add	r7, sp, #0
 800b4b4:	6078      	str	r0, [r7, #4]
 800b4b6:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800b4b8:	6839      	ldr	r1, [r7, #0]
 800b4ba:	6878      	ldr	r0, [r7, #4]
 800b4bc:	f7ff fe88 	bl	800b1d0 <xor_block>
}
 800b4c0:	bf00      	nop
 800b4c2:	3708      	adds	r7, #8
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	bd80      	pop	{r7, pc}

0800b4c8 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800b4c8:	b480      	push	{r7}
 800b4ca:	b085      	sub	sp, #20
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	781b      	ldrb	r3, [r3, #0]
 800b4d4:	461a      	mov	r2, r3
 800b4d6:	4b48      	ldr	r3, [pc, #288]	@ (800b5f8 <shift_sub_rows+0x130>)
 800b4d8:	5c9a      	ldrb	r2, [r3, r2]
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	701a      	strb	r2, [r3, #0]
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	3304      	adds	r3, #4
 800b4e2:	781b      	ldrb	r3, [r3, #0]
 800b4e4:	4619      	mov	r1, r3
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	3304      	adds	r3, #4
 800b4ea:	4a43      	ldr	r2, [pc, #268]	@ (800b5f8 <shift_sub_rows+0x130>)
 800b4ec:	5c52      	ldrb	r2, [r2, r1]
 800b4ee:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	3308      	adds	r3, #8
 800b4f4:	781b      	ldrb	r3, [r3, #0]
 800b4f6:	4619      	mov	r1, r3
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	3308      	adds	r3, #8
 800b4fc:	4a3e      	ldr	r2, [pc, #248]	@ (800b5f8 <shift_sub_rows+0x130>)
 800b4fe:	5c52      	ldrb	r2, [r2, r1]
 800b500:	701a      	strb	r2, [r3, #0]
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	330c      	adds	r3, #12
 800b506:	781b      	ldrb	r3, [r3, #0]
 800b508:	4619      	mov	r1, r3
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	330c      	adds	r3, #12
 800b50e:	4a3a      	ldr	r2, [pc, #232]	@ (800b5f8 <shift_sub_rows+0x130>)
 800b510:	5c52      	ldrb	r2, [r2, r1]
 800b512:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	785b      	ldrb	r3, [r3, #1]
 800b518:	73fb      	strb	r3, [r7, #15]
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	3305      	adds	r3, #5
 800b51e:	781b      	ldrb	r3, [r3, #0]
 800b520:	4619      	mov	r1, r3
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	3301      	adds	r3, #1
 800b526:	4a34      	ldr	r2, [pc, #208]	@ (800b5f8 <shift_sub_rows+0x130>)
 800b528:	5c52      	ldrb	r2, [r2, r1]
 800b52a:	701a      	strb	r2, [r3, #0]
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	3309      	adds	r3, #9
 800b530:	781b      	ldrb	r3, [r3, #0]
 800b532:	4619      	mov	r1, r3
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	3305      	adds	r3, #5
 800b538:	4a2f      	ldr	r2, [pc, #188]	@ (800b5f8 <shift_sub_rows+0x130>)
 800b53a:	5c52      	ldrb	r2, [r2, r1]
 800b53c:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	330d      	adds	r3, #13
 800b542:	781b      	ldrb	r3, [r3, #0]
 800b544:	4619      	mov	r1, r3
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	3309      	adds	r3, #9
 800b54a:	4a2b      	ldr	r2, [pc, #172]	@ (800b5f8 <shift_sub_rows+0x130>)
 800b54c:	5c52      	ldrb	r2, [r2, r1]
 800b54e:	701a      	strb	r2, [r3, #0]
 800b550:	7bfa      	ldrb	r2, [r7, #15]
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	330d      	adds	r3, #13
 800b556:	4928      	ldr	r1, [pc, #160]	@ (800b5f8 <shift_sub_rows+0x130>)
 800b558:	5c8a      	ldrb	r2, [r1, r2]
 800b55a:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	789b      	ldrb	r3, [r3, #2]
 800b560:	73fb      	strb	r3, [r7, #15]
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	330a      	adds	r3, #10
 800b566:	781b      	ldrb	r3, [r3, #0]
 800b568:	4619      	mov	r1, r3
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	3302      	adds	r3, #2
 800b56e:	4a22      	ldr	r2, [pc, #136]	@ (800b5f8 <shift_sub_rows+0x130>)
 800b570:	5c52      	ldrb	r2, [r2, r1]
 800b572:	701a      	strb	r2, [r3, #0]
 800b574:	7bfa      	ldrb	r2, [r7, #15]
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	330a      	adds	r3, #10
 800b57a:	491f      	ldr	r1, [pc, #124]	@ (800b5f8 <shift_sub_rows+0x130>)
 800b57c:	5c8a      	ldrb	r2, [r1, r2]
 800b57e:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	799b      	ldrb	r3, [r3, #6]
 800b584:	73fb      	strb	r3, [r7, #15]
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	330e      	adds	r3, #14
 800b58a:	781b      	ldrb	r3, [r3, #0]
 800b58c:	4619      	mov	r1, r3
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	3306      	adds	r3, #6
 800b592:	4a19      	ldr	r2, [pc, #100]	@ (800b5f8 <shift_sub_rows+0x130>)
 800b594:	5c52      	ldrb	r2, [r2, r1]
 800b596:	701a      	strb	r2, [r3, #0]
 800b598:	7bfa      	ldrb	r2, [r7, #15]
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	330e      	adds	r3, #14
 800b59e:	4916      	ldr	r1, [pc, #88]	@ (800b5f8 <shift_sub_rows+0x130>)
 800b5a0:	5c8a      	ldrb	r2, [r1, r2]
 800b5a2:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	7bdb      	ldrb	r3, [r3, #15]
 800b5a8:	73fb      	strb	r3, [r7, #15]
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	330b      	adds	r3, #11
 800b5ae:	781b      	ldrb	r3, [r3, #0]
 800b5b0:	4619      	mov	r1, r3
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	330f      	adds	r3, #15
 800b5b6:	4a10      	ldr	r2, [pc, #64]	@ (800b5f8 <shift_sub_rows+0x130>)
 800b5b8:	5c52      	ldrb	r2, [r2, r1]
 800b5ba:	701a      	strb	r2, [r3, #0]
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	3307      	adds	r3, #7
 800b5c0:	781b      	ldrb	r3, [r3, #0]
 800b5c2:	4619      	mov	r1, r3
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	330b      	adds	r3, #11
 800b5c8:	4a0b      	ldr	r2, [pc, #44]	@ (800b5f8 <shift_sub_rows+0x130>)
 800b5ca:	5c52      	ldrb	r2, [r2, r1]
 800b5cc:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	3303      	adds	r3, #3
 800b5d2:	781b      	ldrb	r3, [r3, #0]
 800b5d4:	4619      	mov	r1, r3
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	3307      	adds	r3, #7
 800b5da:	4a07      	ldr	r2, [pc, #28]	@ (800b5f8 <shift_sub_rows+0x130>)
 800b5dc:	5c52      	ldrb	r2, [r2, r1]
 800b5de:	701a      	strb	r2, [r3, #0]
 800b5e0:	7bfa      	ldrb	r2, [r7, #15]
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	3303      	adds	r3, #3
 800b5e6:	4904      	ldr	r1, [pc, #16]	@ (800b5f8 <shift_sub_rows+0x130>)
 800b5e8:	5c8a      	ldrb	r2, [r1, r2]
 800b5ea:	701a      	strb	r2, [r3, #0]
}
 800b5ec:	bf00      	nop
 800b5ee:	3714      	adds	r7, #20
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	bc80      	pop	{r7}
 800b5f4:	4770      	bx	lr
 800b5f6:	bf00      	nop
 800b5f8:	0801f14c 	.word	0x0801f14c

0800b5fc <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b086      	sub	sp, #24
 800b600:	af00      	add	r7, sp, #0
 800b602:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800b604:	f107 0308 	add.w	r3, r7, #8
 800b608:	6879      	ldr	r1, [r7, #4]
 800b60a:	4618      	mov	r0, r3
 800b60c:	f7ff fd6c 	bl	800b0e8 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800b610:	7a3b      	ldrb	r3, [r7, #8]
 800b612:	461a      	mov	r2, r3
 800b614:	4b9a      	ldr	r3, [pc, #616]	@ (800b880 <mix_sub_columns+0x284>)
 800b616:	5c9a      	ldrb	r2, [r3, r2]
 800b618:	7b7b      	ldrb	r3, [r7, #13]
 800b61a:	4619      	mov	r1, r3
 800b61c:	4b99      	ldr	r3, [pc, #612]	@ (800b884 <mix_sub_columns+0x288>)
 800b61e:	5c5b      	ldrb	r3, [r3, r1]
 800b620:	4053      	eors	r3, r2
 800b622:	b2da      	uxtb	r2, r3
 800b624:	7cbb      	ldrb	r3, [r7, #18]
 800b626:	4619      	mov	r1, r3
 800b628:	4b97      	ldr	r3, [pc, #604]	@ (800b888 <mix_sub_columns+0x28c>)
 800b62a:	5c5b      	ldrb	r3, [r3, r1]
 800b62c:	4053      	eors	r3, r2
 800b62e:	b2da      	uxtb	r2, r3
 800b630:	7dfb      	ldrb	r3, [r7, #23]
 800b632:	4619      	mov	r1, r3
 800b634:	4b94      	ldr	r3, [pc, #592]	@ (800b888 <mix_sub_columns+0x28c>)
 800b636:	5c5b      	ldrb	r3, [r3, r1]
 800b638:	4053      	eors	r3, r2
 800b63a:	b2da      	uxtb	r2, r3
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800b640:	7a3b      	ldrb	r3, [r7, #8]
 800b642:	461a      	mov	r2, r3
 800b644:	4b90      	ldr	r3, [pc, #576]	@ (800b888 <mix_sub_columns+0x28c>)
 800b646:	5c9a      	ldrb	r2, [r3, r2]
 800b648:	7b7b      	ldrb	r3, [r7, #13]
 800b64a:	4619      	mov	r1, r3
 800b64c:	4b8c      	ldr	r3, [pc, #560]	@ (800b880 <mix_sub_columns+0x284>)
 800b64e:	5c5b      	ldrb	r3, [r3, r1]
 800b650:	4053      	eors	r3, r2
 800b652:	b2da      	uxtb	r2, r3
 800b654:	7cbb      	ldrb	r3, [r7, #18]
 800b656:	4619      	mov	r1, r3
 800b658:	4b8a      	ldr	r3, [pc, #552]	@ (800b884 <mix_sub_columns+0x288>)
 800b65a:	5c5b      	ldrb	r3, [r3, r1]
 800b65c:	4053      	eors	r3, r2
 800b65e:	b2d9      	uxtb	r1, r3
 800b660:	7dfb      	ldrb	r3, [r7, #23]
 800b662:	461a      	mov	r2, r3
 800b664:	4b88      	ldr	r3, [pc, #544]	@ (800b888 <mix_sub_columns+0x28c>)
 800b666:	5c9a      	ldrb	r2, [r3, r2]
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	3301      	adds	r3, #1
 800b66c:	404a      	eors	r2, r1
 800b66e:	b2d2      	uxtb	r2, r2
 800b670:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800b672:	7a3b      	ldrb	r3, [r7, #8]
 800b674:	461a      	mov	r2, r3
 800b676:	4b84      	ldr	r3, [pc, #528]	@ (800b888 <mix_sub_columns+0x28c>)
 800b678:	5c9a      	ldrb	r2, [r3, r2]
 800b67a:	7b7b      	ldrb	r3, [r7, #13]
 800b67c:	4619      	mov	r1, r3
 800b67e:	4b82      	ldr	r3, [pc, #520]	@ (800b888 <mix_sub_columns+0x28c>)
 800b680:	5c5b      	ldrb	r3, [r3, r1]
 800b682:	4053      	eors	r3, r2
 800b684:	b2da      	uxtb	r2, r3
 800b686:	7cbb      	ldrb	r3, [r7, #18]
 800b688:	4619      	mov	r1, r3
 800b68a:	4b7d      	ldr	r3, [pc, #500]	@ (800b880 <mix_sub_columns+0x284>)
 800b68c:	5c5b      	ldrb	r3, [r3, r1]
 800b68e:	4053      	eors	r3, r2
 800b690:	b2d9      	uxtb	r1, r3
 800b692:	7dfb      	ldrb	r3, [r7, #23]
 800b694:	461a      	mov	r2, r3
 800b696:	4b7b      	ldr	r3, [pc, #492]	@ (800b884 <mix_sub_columns+0x288>)
 800b698:	5c9a      	ldrb	r2, [r3, r2]
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	3302      	adds	r3, #2
 800b69e:	404a      	eors	r2, r1
 800b6a0:	b2d2      	uxtb	r2, r2
 800b6a2:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800b6a4:	7a3b      	ldrb	r3, [r7, #8]
 800b6a6:	461a      	mov	r2, r3
 800b6a8:	4b76      	ldr	r3, [pc, #472]	@ (800b884 <mix_sub_columns+0x288>)
 800b6aa:	5c9a      	ldrb	r2, [r3, r2]
 800b6ac:	7b7b      	ldrb	r3, [r7, #13]
 800b6ae:	4619      	mov	r1, r3
 800b6b0:	4b75      	ldr	r3, [pc, #468]	@ (800b888 <mix_sub_columns+0x28c>)
 800b6b2:	5c5b      	ldrb	r3, [r3, r1]
 800b6b4:	4053      	eors	r3, r2
 800b6b6:	b2da      	uxtb	r2, r3
 800b6b8:	7cbb      	ldrb	r3, [r7, #18]
 800b6ba:	4619      	mov	r1, r3
 800b6bc:	4b72      	ldr	r3, [pc, #456]	@ (800b888 <mix_sub_columns+0x28c>)
 800b6be:	5c5b      	ldrb	r3, [r3, r1]
 800b6c0:	4053      	eors	r3, r2
 800b6c2:	b2d9      	uxtb	r1, r3
 800b6c4:	7dfb      	ldrb	r3, [r7, #23]
 800b6c6:	461a      	mov	r2, r3
 800b6c8:	4b6d      	ldr	r3, [pc, #436]	@ (800b880 <mix_sub_columns+0x284>)
 800b6ca:	5c9a      	ldrb	r2, [r3, r2]
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	3303      	adds	r3, #3
 800b6d0:	404a      	eors	r2, r1
 800b6d2:	b2d2      	uxtb	r2, r2
 800b6d4:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800b6d6:	7b3b      	ldrb	r3, [r7, #12]
 800b6d8:	461a      	mov	r2, r3
 800b6da:	4b69      	ldr	r3, [pc, #420]	@ (800b880 <mix_sub_columns+0x284>)
 800b6dc:	5c9a      	ldrb	r2, [r3, r2]
 800b6de:	7c7b      	ldrb	r3, [r7, #17]
 800b6e0:	4619      	mov	r1, r3
 800b6e2:	4b68      	ldr	r3, [pc, #416]	@ (800b884 <mix_sub_columns+0x288>)
 800b6e4:	5c5b      	ldrb	r3, [r3, r1]
 800b6e6:	4053      	eors	r3, r2
 800b6e8:	b2da      	uxtb	r2, r3
 800b6ea:	7dbb      	ldrb	r3, [r7, #22]
 800b6ec:	4619      	mov	r1, r3
 800b6ee:	4b66      	ldr	r3, [pc, #408]	@ (800b888 <mix_sub_columns+0x28c>)
 800b6f0:	5c5b      	ldrb	r3, [r3, r1]
 800b6f2:	4053      	eors	r3, r2
 800b6f4:	b2d9      	uxtb	r1, r3
 800b6f6:	7afb      	ldrb	r3, [r7, #11]
 800b6f8:	461a      	mov	r2, r3
 800b6fa:	4b63      	ldr	r3, [pc, #396]	@ (800b888 <mix_sub_columns+0x28c>)
 800b6fc:	5c9a      	ldrb	r2, [r3, r2]
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	3304      	adds	r3, #4
 800b702:	404a      	eors	r2, r1
 800b704:	b2d2      	uxtb	r2, r2
 800b706:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800b708:	7b3b      	ldrb	r3, [r7, #12]
 800b70a:	461a      	mov	r2, r3
 800b70c:	4b5e      	ldr	r3, [pc, #376]	@ (800b888 <mix_sub_columns+0x28c>)
 800b70e:	5c9a      	ldrb	r2, [r3, r2]
 800b710:	7c7b      	ldrb	r3, [r7, #17]
 800b712:	4619      	mov	r1, r3
 800b714:	4b5a      	ldr	r3, [pc, #360]	@ (800b880 <mix_sub_columns+0x284>)
 800b716:	5c5b      	ldrb	r3, [r3, r1]
 800b718:	4053      	eors	r3, r2
 800b71a:	b2da      	uxtb	r2, r3
 800b71c:	7dbb      	ldrb	r3, [r7, #22]
 800b71e:	4619      	mov	r1, r3
 800b720:	4b58      	ldr	r3, [pc, #352]	@ (800b884 <mix_sub_columns+0x288>)
 800b722:	5c5b      	ldrb	r3, [r3, r1]
 800b724:	4053      	eors	r3, r2
 800b726:	b2d9      	uxtb	r1, r3
 800b728:	7afb      	ldrb	r3, [r7, #11]
 800b72a:	461a      	mov	r2, r3
 800b72c:	4b56      	ldr	r3, [pc, #344]	@ (800b888 <mix_sub_columns+0x28c>)
 800b72e:	5c9a      	ldrb	r2, [r3, r2]
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	3305      	adds	r3, #5
 800b734:	404a      	eors	r2, r1
 800b736:	b2d2      	uxtb	r2, r2
 800b738:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800b73a:	7b3b      	ldrb	r3, [r7, #12]
 800b73c:	461a      	mov	r2, r3
 800b73e:	4b52      	ldr	r3, [pc, #328]	@ (800b888 <mix_sub_columns+0x28c>)
 800b740:	5c9a      	ldrb	r2, [r3, r2]
 800b742:	7c7b      	ldrb	r3, [r7, #17]
 800b744:	4619      	mov	r1, r3
 800b746:	4b50      	ldr	r3, [pc, #320]	@ (800b888 <mix_sub_columns+0x28c>)
 800b748:	5c5b      	ldrb	r3, [r3, r1]
 800b74a:	4053      	eors	r3, r2
 800b74c:	b2da      	uxtb	r2, r3
 800b74e:	7dbb      	ldrb	r3, [r7, #22]
 800b750:	4619      	mov	r1, r3
 800b752:	4b4b      	ldr	r3, [pc, #300]	@ (800b880 <mix_sub_columns+0x284>)
 800b754:	5c5b      	ldrb	r3, [r3, r1]
 800b756:	4053      	eors	r3, r2
 800b758:	b2d9      	uxtb	r1, r3
 800b75a:	7afb      	ldrb	r3, [r7, #11]
 800b75c:	461a      	mov	r2, r3
 800b75e:	4b49      	ldr	r3, [pc, #292]	@ (800b884 <mix_sub_columns+0x288>)
 800b760:	5c9a      	ldrb	r2, [r3, r2]
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	3306      	adds	r3, #6
 800b766:	404a      	eors	r2, r1
 800b768:	b2d2      	uxtb	r2, r2
 800b76a:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800b76c:	7b3b      	ldrb	r3, [r7, #12]
 800b76e:	461a      	mov	r2, r3
 800b770:	4b44      	ldr	r3, [pc, #272]	@ (800b884 <mix_sub_columns+0x288>)
 800b772:	5c9a      	ldrb	r2, [r3, r2]
 800b774:	7c7b      	ldrb	r3, [r7, #17]
 800b776:	4619      	mov	r1, r3
 800b778:	4b43      	ldr	r3, [pc, #268]	@ (800b888 <mix_sub_columns+0x28c>)
 800b77a:	5c5b      	ldrb	r3, [r3, r1]
 800b77c:	4053      	eors	r3, r2
 800b77e:	b2da      	uxtb	r2, r3
 800b780:	7dbb      	ldrb	r3, [r7, #22]
 800b782:	4619      	mov	r1, r3
 800b784:	4b40      	ldr	r3, [pc, #256]	@ (800b888 <mix_sub_columns+0x28c>)
 800b786:	5c5b      	ldrb	r3, [r3, r1]
 800b788:	4053      	eors	r3, r2
 800b78a:	b2d9      	uxtb	r1, r3
 800b78c:	7afb      	ldrb	r3, [r7, #11]
 800b78e:	461a      	mov	r2, r3
 800b790:	4b3b      	ldr	r3, [pc, #236]	@ (800b880 <mix_sub_columns+0x284>)
 800b792:	5c9a      	ldrb	r2, [r3, r2]
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	3307      	adds	r3, #7
 800b798:	404a      	eors	r2, r1
 800b79a:	b2d2      	uxtb	r2, r2
 800b79c:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800b79e:	7c3b      	ldrb	r3, [r7, #16]
 800b7a0:	461a      	mov	r2, r3
 800b7a2:	4b37      	ldr	r3, [pc, #220]	@ (800b880 <mix_sub_columns+0x284>)
 800b7a4:	5c9a      	ldrb	r2, [r3, r2]
 800b7a6:	7d7b      	ldrb	r3, [r7, #21]
 800b7a8:	4619      	mov	r1, r3
 800b7aa:	4b36      	ldr	r3, [pc, #216]	@ (800b884 <mix_sub_columns+0x288>)
 800b7ac:	5c5b      	ldrb	r3, [r3, r1]
 800b7ae:	4053      	eors	r3, r2
 800b7b0:	b2da      	uxtb	r2, r3
 800b7b2:	7abb      	ldrb	r3, [r7, #10]
 800b7b4:	4619      	mov	r1, r3
 800b7b6:	4b34      	ldr	r3, [pc, #208]	@ (800b888 <mix_sub_columns+0x28c>)
 800b7b8:	5c5b      	ldrb	r3, [r3, r1]
 800b7ba:	4053      	eors	r3, r2
 800b7bc:	b2d9      	uxtb	r1, r3
 800b7be:	7bfb      	ldrb	r3, [r7, #15]
 800b7c0:	461a      	mov	r2, r3
 800b7c2:	4b31      	ldr	r3, [pc, #196]	@ (800b888 <mix_sub_columns+0x28c>)
 800b7c4:	5c9a      	ldrb	r2, [r3, r2]
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	3308      	adds	r3, #8
 800b7ca:	404a      	eors	r2, r1
 800b7cc:	b2d2      	uxtb	r2, r2
 800b7ce:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800b7d0:	7c3b      	ldrb	r3, [r7, #16]
 800b7d2:	461a      	mov	r2, r3
 800b7d4:	4b2c      	ldr	r3, [pc, #176]	@ (800b888 <mix_sub_columns+0x28c>)
 800b7d6:	5c9a      	ldrb	r2, [r3, r2]
 800b7d8:	7d7b      	ldrb	r3, [r7, #21]
 800b7da:	4619      	mov	r1, r3
 800b7dc:	4b28      	ldr	r3, [pc, #160]	@ (800b880 <mix_sub_columns+0x284>)
 800b7de:	5c5b      	ldrb	r3, [r3, r1]
 800b7e0:	4053      	eors	r3, r2
 800b7e2:	b2da      	uxtb	r2, r3
 800b7e4:	7abb      	ldrb	r3, [r7, #10]
 800b7e6:	4619      	mov	r1, r3
 800b7e8:	4b26      	ldr	r3, [pc, #152]	@ (800b884 <mix_sub_columns+0x288>)
 800b7ea:	5c5b      	ldrb	r3, [r3, r1]
 800b7ec:	4053      	eors	r3, r2
 800b7ee:	b2d9      	uxtb	r1, r3
 800b7f0:	7bfb      	ldrb	r3, [r7, #15]
 800b7f2:	461a      	mov	r2, r3
 800b7f4:	4b24      	ldr	r3, [pc, #144]	@ (800b888 <mix_sub_columns+0x28c>)
 800b7f6:	5c9a      	ldrb	r2, [r3, r2]
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	3309      	adds	r3, #9
 800b7fc:	404a      	eors	r2, r1
 800b7fe:	b2d2      	uxtb	r2, r2
 800b800:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800b802:	7c3b      	ldrb	r3, [r7, #16]
 800b804:	461a      	mov	r2, r3
 800b806:	4b20      	ldr	r3, [pc, #128]	@ (800b888 <mix_sub_columns+0x28c>)
 800b808:	5c9a      	ldrb	r2, [r3, r2]
 800b80a:	7d7b      	ldrb	r3, [r7, #21]
 800b80c:	4619      	mov	r1, r3
 800b80e:	4b1e      	ldr	r3, [pc, #120]	@ (800b888 <mix_sub_columns+0x28c>)
 800b810:	5c5b      	ldrb	r3, [r3, r1]
 800b812:	4053      	eors	r3, r2
 800b814:	b2da      	uxtb	r2, r3
 800b816:	7abb      	ldrb	r3, [r7, #10]
 800b818:	4619      	mov	r1, r3
 800b81a:	4b19      	ldr	r3, [pc, #100]	@ (800b880 <mix_sub_columns+0x284>)
 800b81c:	5c5b      	ldrb	r3, [r3, r1]
 800b81e:	4053      	eors	r3, r2
 800b820:	b2d9      	uxtb	r1, r3
 800b822:	7bfb      	ldrb	r3, [r7, #15]
 800b824:	461a      	mov	r2, r3
 800b826:	4b17      	ldr	r3, [pc, #92]	@ (800b884 <mix_sub_columns+0x288>)
 800b828:	5c9a      	ldrb	r2, [r3, r2]
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	330a      	adds	r3, #10
 800b82e:	404a      	eors	r2, r1
 800b830:	b2d2      	uxtb	r2, r2
 800b832:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800b834:	7c3b      	ldrb	r3, [r7, #16]
 800b836:	461a      	mov	r2, r3
 800b838:	4b12      	ldr	r3, [pc, #72]	@ (800b884 <mix_sub_columns+0x288>)
 800b83a:	5c9a      	ldrb	r2, [r3, r2]
 800b83c:	7d7b      	ldrb	r3, [r7, #21]
 800b83e:	4619      	mov	r1, r3
 800b840:	4b11      	ldr	r3, [pc, #68]	@ (800b888 <mix_sub_columns+0x28c>)
 800b842:	5c5b      	ldrb	r3, [r3, r1]
 800b844:	4053      	eors	r3, r2
 800b846:	b2da      	uxtb	r2, r3
 800b848:	7abb      	ldrb	r3, [r7, #10]
 800b84a:	4619      	mov	r1, r3
 800b84c:	4b0e      	ldr	r3, [pc, #56]	@ (800b888 <mix_sub_columns+0x28c>)
 800b84e:	5c5b      	ldrb	r3, [r3, r1]
 800b850:	4053      	eors	r3, r2
 800b852:	b2d9      	uxtb	r1, r3
 800b854:	7bfb      	ldrb	r3, [r7, #15]
 800b856:	461a      	mov	r2, r3
 800b858:	4b09      	ldr	r3, [pc, #36]	@ (800b880 <mix_sub_columns+0x284>)
 800b85a:	5c9a      	ldrb	r2, [r3, r2]
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	330b      	adds	r3, #11
 800b860:	404a      	eors	r2, r1
 800b862:	b2d2      	uxtb	r2, r2
 800b864:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800b866:	7d3b      	ldrb	r3, [r7, #20]
 800b868:	461a      	mov	r2, r3
 800b86a:	4b05      	ldr	r3, [pc, #20]	@ (800b880 <mix_sub_columns+0x284>)
 800b86c:	5c9a      	ldrb	r2, [r3, r2]
 800b86e:	7a7b      	ldrb	r3, [r7, #9]
 800b870:	4619      	mov	r1, r3
 800b872:	4b04      	ldr	r3, [pc, #16]	@ (800b884 <mix_sub_columns+0x288>)
 800b874:	5c5b      	ldrb	r3, [r3, r1]
 800b876:	4053      	eors	r3, r2
 800b878:	b2da      	uxtb	r2, r3
 800b87a:	7bbb      	ldrb	r3, [r7, #14]
 800b87c:	4619      	mov	r1, r3
 800b87e:	e005      	b.n	800b88c <mix_sub_columns+0x290>
 800b880:	0801f24c 	.word	0x0801f24c
 800b884:	0801f34c 	.word	0x0801f34c
 800b888:	0801f14c 	.word	0x0801f14c
 800b88c:	4b2d      	ldr	r3, [pc, #180]	@ (800b944 <mix_sub_columns+0x348>)
 800b88e:	5c5b      	ldrb	r3, [r3, r1]
 800b890:	4053      	eors	r3, r2
 800b892:	b2d9      	uxtb	r1, r3
 800b894:	7cfb      	ldrb	r3, [r7, #19]
 800b896:	461a      	mov	r2, r3
 800b898:	4b2a      	ldr	r3, [pc, #168]	@ (800b944 <mix_sub_columns+0x348>)
 800b89a:	5c9a      	ldrb	r2, [r3, r2]
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	330c      	adds	r3, #12
 800b8a0:	404a      	eors	r2, r1
 800b8a2:	b2d2      	uxtb	r2, r2
 800b8a4:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800b8a6:	7d3b      	ldrb	r3, [r7, #20]
 800b8a8:	461a      	mov	r2, r3
 800b8aa:	4b26      	ldr	r3, [pc, #152]	@ (800b944 <mix_sub_columns+0x348>)
 800b8ac:	5c9a      	ldrb	r2, [r3, r2]
 800b8ae:	7a7b      	ldrb	r3, [r7, #9]
 800b8b0:	4619      	mov	r1, r3
 800b8b2:	4b25      	ldr	r3, [pc, #148]	@ (800b948 <mix_sub_columns+0x34c>)
 800b8b4:	5c5b      	ldrb	r3, [r3, r1]
 800b8b6:	4053      	eors	r3, r2
 800b8b8:	b2da      	uxtb	r2, r3
 800b8ba:	7bbb      	ldrb	r3, [r7, #14]
 800b8bc:	4619      	mov	r1, r3
 800b8be:	4b23      	ldr	r3, [pc, #140]	@ (800b94c <mix_sub_columns+0x350>)
 800b8c0:	5c5b      	ldrb	r3, [r3, r1]
 800b8c2:	4053      	eors	r3, r2
 800b8c4:	b2d9      	uxtb	r1, r3
 800b8c6:	7cfb      	ldrb	r3, [r7, #19]
 800b8c8:	461a      	mov	r2, r3
 800b8ca:	4b1e      	ldr	r3, [pc, #120]	@ (800b944 <mix_sub_columns+0x348>)
 800b8cc:	5c9a      	ldrb	r2, [r3, r2]
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	330d      	adds	r3, #13
 800b8d2:	404a      	eors	r2, r1
 800b8d4:	b2d2      	uxtb	r2, r2
 800b8d6:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800b8d8:	7d3b      	ldrb	r3, [r7, #20]
 800b8da:	461a      	mov	r2, r3
 800b8dc:	4b19      	ldr	r3, [pc, #100]	@ (800b944 <mix_sub_columns+0x348>)
 800b8de:	5c9a      	ldrb	r2, [r3, r2]
 800b8e0:	7a7b      	ldrb	r3, [r7, #9]
 800b8e2:	4619      	mov	r1, r3
 800b8e4:	4b17      	ldr	r3, [pc, #92]	@ (800b944 <mix_sub_columns+0x348>)
 800b8e6:	5c5b      	ldrb	r3, [r3, r1]
 800b8e8:	4053      	eors	r3, r2
 800b8ea:	b2da      	uxtb	r2, r3
 800b8ec:	7bbb      	ldrb	r3, [r7, #14]
 800b8ee:	4619      	mov	r1, r3
 800b8f0:	4b15      	ldr	r3, [pc, #84]	@ (800b948 <mix_sub_columns+0x34c>)
 800b8f2:	5c5b      	ldrb	r3, [r3, r1]
 800b8f4:	4053      	eors	r3, r2
 800b8f6:	b2d9      	uxtb	r1, r3
 800b8f8:	7cfb      	ldrb	r3, [r7, #19]
 800b8fa:	461a      	mov	r2, r3
 800b8fc:	4b13      	ldr	r3, [pc, #76]	@ (800b94c <mix_sub_columns+0x350>)
 800b8fe:	5c9a      	ldrb	r2, [r3, r2]
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	330e      	adds	r3, #14
 800b904:	404a      	eors	r2, r1
 800b906:	b2d2      	uxtb	r2, r2
 800b908:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800b90a:	7d3b      	ldrb	r3, [r7, #20]
 800b90c:	461a      	mov	r2, r3
 800b90e:	4b0f      	ldr	r3, [pc, #60]	@ (800b94c <mix_sub_columns+0x350>)
 800b910:	5c9a      	ldrb	r2, [r3, r2]
 800b912:	7a7b      	ldrb	r3, [r7, #9]
 800b914:	4619      	mov	r1, r3
 800b916:	4b0b      	ldr	r3, [pc, #44]	@ (800b944 <mix_sub_columns+0x348>)
 800b918:	5c5b      	ldrb	r3, [r3, r1]
 800b91a:	4053      	eors	r3, r2
 800b91c:	b2da      	uxtb	r2, r3
 800b91e:	7bbb      	ldrb	r3, [r7, #14]
 800b920:	4619      	mov	r1, r3
 800b922:	4b08      	ldr	r3, [pc, #32]	@ (800b944 <mix_sub_columns+0x348>)
 800b924:	5c5b      	ldrb	r3, [r3, r1]
 800b926:	4053      	eors	r3, r2
 800b928:	b2d9      	uxtb	r1, r3
 800b92a:	7cfb      	ldrb	r3, [r7, #19]
 800b92c:	461a      	mov	r2, r3
 800b92e:	4b06      	ldr	r3, [pc, #24]	@ (800b948 <mix_sub_columns+0x34c>)
 800b930:	5c9a      	ldrb	r2, [r3, r2]
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	330f      	adds	r3, #15
 800b936:	404a      	eors	r2, r1
 800b938:	b2d2      	uxtb	r2, r2
 800b93a:	701a      	strb	r2, [r3, #0]
  }
 800b93c:	bf00      	nop
 800b93e:	3718      	adds	r7, #24
 800b940:	46bd      	mov	sp, r7
 800b942:	bd80      	pop	{r7, pc}
 800b944:	0801f14c 	.word	0x0801f14c
 800b948:	0801f24c 	.word	0x0801f24c
 800b94c:	0801f34c 	.word	0x0801f34c

0800b950 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b086      	sub	sp, #24
 800b954:	af00      	add	r7, sp, #0
 800b956:	60f8      	str	r0, [r7, #12]
 800b958:	460b      	mov	r3, r1
 800b95a:	607a      	str	r2, [r7, #4]
 800b95c:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800b95e:	7afb      	ldrb	r3, [r7, #11]
 800b960:	3b10      	subs	r3, #16
 800b962:	2b10      	cmp	r3, #16
 800b964:	bf8c      	ite	hi
 800b966:	2201      	movhi	r2, #1
 800b968:	2200      	movls	r2, #0
 800b96a:	b2d2      	uxtb	r2, r2
 800b96c:	2a00      	cmp	r2, #0
 800b96e:	d10b      	bne.n	800b988 <lorawan_aes_set_key+0x38>
 800b970:	4a64      	ldr	r2, [pc, #400]	@ (800bb04 <lorawan_aes_set_key+0x1b4>)
 800b972:	fa22 f303 	lsr.w	r3, r2, r3
 800b976:	f003 0301 	and.w	r3, r3, #1
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	bf14      	ite	ne
 800b97e:	2301      	movne	r3, #1
 800b980:	2300      	moveq	r3, #0
 800b982:	b2db      	uxtb	r3, r3
 800b984:	2b00      	cmp	r3, #0
 800b986:	d105      	bne.n	800b994 <lorawan_aes_set_key+0x44>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	2200      	movs	r2, #0
 800b98c:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
        return ( uint8_t )-1;
 800b990:	23ff      	movs	r3, #255	@ 0xff
 800b992:	e0b3      	b.n	800bafc <lorawan_aes_set_key+0x1ac>
        break;
 800b994:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	7afa      	ldrb	r2, [r7, #11]
 800b99a:	68f9      	ldr	r1, [r7, #12]
 800b99c:	4618      	mov	r0, r3
 800b99e:	f7ff fbfc 	bl	800b19a <copy_block_nn>
    hi = (keylen + 28) << 2;
 800b9a2:	7afb      	ldrb	r3, [r7, #11]
 800b9a4:	331c      	adds	r3, #28
 800b9a6:	b2db      	uxtb	r3, r3
 800b9a8:	009b      	lsls	r3, r3, #2
 800b9aa:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800b9ac:	7c7b      	ldrb	r3, [r7, #17]
 800b9ae:	091b      	lsrs	r3, r3, #4
 800b9b0:	b2db      	uxtb	r3, r3
 800b9b2:	3b01      	subs	r3, #1
 800b9b4:	b2da      	uxtb	r2, r3
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800b9bc:	7afb      	ldrb	r3, [r7, #11]
 800b9be:	75fb      	strb	r3, [r7, #23]
 800b9c0:	2301      	movs	r3, #1
 800b9c2:	75bb      	strb	r3, [r7, #22]
 800b9c4:	e094      	b.n	800baf0 <lorawan_aes_set_key+0x1a0>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800b9c6:	7dfb      	ldrb	r3, [r7, #23]
 800b9c8:	3b04      	subs	r3, #4
 800b9ca:	687a      	ldr	r2, [r7, #4]
 800b9cc:	5cd3      	ldrb	r3, [r2, r3]
 800b9ce:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800b9d0:	7dfb      	ldrb	r3, [r7, #23]
 800b9d2:	3b03      	subs	r3, #3
 800b9d4:	687a      	ldr	r2, [r7, #4]
 800b9d6:	5cd3      	ldrb	r3, [r2, r3]
 800b9d8:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800b9da:	7dfb      	ldrb	r3, [r7, #23]
 800b9dc:	3b02      	subs	r3, #2
 800b9de:	687a      	ldr	r2, [r7, #4]
 800b9e0:	5cd3      	ldrb	r3, [r2, r3]
 800b9e2:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800b9e4:	7dfb      	ldrb	r3, [r7, #23]
 800b9e6:	3b01      	subs	r3, #1
 800b9e8:	687a      	ldr	r2, [r7, #4]
 800b9ea:	5cd3      	ldrb	r3, [r2, r3]
 800b9ec:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800b9ee:	7dfb      	ldrb	r3, [r7, #23]
 800b9f0:	7afa      	ldrb	r2, [r7, #11]
 800b9f2:	fbb3 f1f2 	udiv	r1, r3, r2
 800b9f6:	fb01 f202 	mul.w	r2, r1, r2
 800b9fa:	1a9b      	subs	r3, r3, r2
 800b9fc:	b2db      	uxtb	r3, r3
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d128      	bne.n	800ba54 <lorawan_aes_set_key+0x104>
        {
            tt = t0;
 800ba02:	7d7b      	ldrb	r3, [r7, #21]
 800ba04:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800ba06:	7d3b      	ldrb	r3, [r7, #20]
 800ba08:	4a3f      	ldr	r2, [pc, #252]	@ (800bb08 <lorawan_aes_set_key+0x1b8>)
 800ba0a:	5cd2      	ldrb	r2, [r2, r3]
 800ba0c:	7dbb      	ldrb	r3, [r7, #22]
 800ba0e:	4053      	eors	r3, r2
 800ba10:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800ba12:	7cfb      	ldrb	r3, [r7, #19]
 800ba14:	4a3c      	ldr	r2, [pc, #240]	@ (800bb08 <lorawan_aes_set_key+0x1b8>)
 800ba16:	5cd3      	ldrb	r3, [r2, r3]
 800ba18:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800ba1a:	7cbb      	ldrb	r3, [r7, #18]
 800ba1c:	4a3a      	ldr	r2, [pc, #232]	@ (800bb08 <lorawan_aes_set_key+0x1b8>)
 800ba1e:	5cd3      	ldrb	r3, [r2, r3]
 800ba20:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800ba22:	7c3b      	ldrb	r3, [r7, #16]
 800ba24:	4a38      	ldr	r2, [pc, #224]	@ (800bb08 <lorawan_aes_set_key+0x1b8>)
 800ba26:	5cd3      	ldrb	r3, [r2, r3]
 800ba28:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800ba2a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800ba2e:	005b      	lsls	r3, r3, #1
 800ba30:	b25a      	sxtb	r2, r3
 800ba32:	7dbb      	ldrb	r3, [r7, #22]
 800ba34:	09db      	lsrs	r3, r3, #7
 800ba36:	b2db      	uxtb	r3, r3
 800ba38:	b25b      	sxtb	r3, r3
 800ba3a:	4619      	mov	r1, r3
 800ba3c:	0049      	lsls	r1, r1, #1
 800ba3e:	440b      	add	r3, r1
 800ba40:	4619      	mov	r1, r3
 800ba42:	00c8      	lsls	r0, r1, #3
 800ba44:	4619      	mov	r1, r3
 800ba46:	4603      	mov	r3, r0
 800ba48:	440b      	add	r3, r1
 800ba4a:	b25b      	sxtb	r3, r3
 800ba4c:	4053      	eors	r3, r2
 800ba4e:	b25b      	sxtb	r3, r3
 800ba50:	75bb      	strb	r3, [r7, #22]
 800ba52:	e01c      	b.n	800ba8e <lorawan_aes_set_key+0x13e>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800ba54:	7afb      	ldrb	r3, [r7, #11]
 800ba56:	2b18      	cmp	r3, #24
 800ba58:	d919      	bls.n	800ba8e <lorawan_aes_set_key+0x13e>
 800ba5a:	7dfb      	ldrb	r3, [r7, #23]
 800ba5c:	7afa      	ldrb	r2, [r7, #11]
 800ba5e:	fbb3 f1f2 	udiv	r1, r3, r2
 800ba62:	fb01 f202 	mul.w	r2, r1, r2
 800ba66:	1a9b      	subs	r3, r3, r2
 800ba68:	b2db      	uxtb	r3, r3
 800ba6a:	2b10      	cmp	r3, #16
 800ba6c:	d10f      	bne.n	800ba8e <lorawan_aes_set_key+0x13e>
        {
            t0 = s_box(t0);
 800ba6e:	7d7b      	ldrb	r3, [r7, #21]
 800ba70:	4a25      	ldr	r2, [pc, #148]	@ (800bb08 <lorawan_aes_set_key+0x1b8>)
 800ba72:	5cd3      	ldrb	r3, [r2, r3]
 800ba74:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800ba76:	7d3b      	ldrb	r3, [r7, #20]
 800ba78:	4a23      	ldr	r2, [pc, #140]	@ (800bb08 <lorawan_aes_set_key+0x1b8>)
 800ba7a:	5cd3      	ldrb	r3, [r2, r3]
 800ba7c:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800ba7e:	7cfb      	ldrb	r3, [r7, #19]
 800ba80:	4a21      	ldr	r2, [pc, #132]	@ (800bb08 <lorawan_aes_set_key+0x1b8>)
 800ba82:	5cd3      	ldrb	r3, [r2, r3]
 800ba84:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800ba86:	7cbb      	ldrb	r3, [r7, #18]
 800ba88:	4a1f      	ldr	r2, [pc, #124]	@ (800bb08 <lorawan_aes_set_key+0x1b8>)
 800ba8a:	5cd3      	ldrb	r3, [r2, r3]
 800ba8c:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800ba8e:	7dfa      	ldrb	r2, [r7, #23]
 800ba90:	7afb      	ldrb	r3, [r7, #11]
 800ba92:	1ad3      	subs	r3, r2, r3
 800ba94:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800ba96:	7c3b      	ldrb	r3, [r7, #16]
 800ba98:	687a      	ldr	r2, [r7, #4]
 800ba9a:	5cd1      	ldrb	r1, [r2, r3]
 800ba9c:	7dfb      	ldrb	r3, [r7, #23]
 800ba9e:	7d7a      	ldrb	r2, [r7, #21]
 800baa0:	404a      	eors	r2, r1
 800baa2:	b2d1      	uxtb	r1, r2
 800baa4:	687a      	ldr	r2, [r7, #4]
 800baa6:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800baa8:	7c3b      	ldrb	r3, [r7, #16]
 800baaa:	3301      	adds	r3, #1
 800baac:	687a      	ldr	r2, [r7, #4]
 800baae:	5cd1      	ldrb	r1, [r2, r3]
 800bab0:	7dfb      	ldrb	r3, [r7, #23]
 800bab2:	3301      	adds	r3, #1
 800bab4:	7d3a      	ldrb	r2, [r7, #20]
 800bab6:	404a      	eors	r2, r1
 800bab8:	b2d1      	uxtb	r1, r2
 800baba:	687a      	ldr	r2, [r7, #4]
 800babc:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800babe:	7c3b      	ldrb	r3, [r7, #16]
 800bac0:	3302      	adds	r3, #2
 800bac2:	687a      	ldr	r2, [r7, #4]
 800bac4:	5cd1      	ldrb	r1, [r2, r3]
 800bac6:	7dfb      	ldrb	r3, [r7, #23]
 800bac8:	3302      	adds	r3, #2
 800baca:	7cfa      	ldrb	r2, [r7, #19]
 800bacc:	404a      	eors	r2, r1
 800bace:	b2d1      	uxtb	r1, r2
 800bad0:	687a      	ldr	r2, [r7, #4]
 800bad2:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800bad4:	7c3b      	ldrb	r3, [r7, #16]
 800bad6:	3303      	adds	r3, #3
 800bad8:	687a      	ldr	r2, [r7, #4]
 800bada:	5cd1      	ldrb	r1, [r2, r3]
 800badc:	7dfb      	ldrb	r3, [r7, #23]
 800bade:	3303      	adds	r3, #3
 800bae0:	7cba      	ldrb	r2, [r7, #18]
 800bae2:	404a      	eors	r2, r1
 800bae4:	b2d1      	uxtb	r1, r2
 800bae6:	687a      	ldr	r2, [r7, #4]
 800bae8:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800baea:	7dfb      	ldrb	r3, [r7, #23]
 800baec:	3304      	adds	r3, #4
 800baee:	75fb      	strb	r3, [r7, #23]
 800baf0:	7dfa      	ldrb	r2, [r7, #23]
 800baf2:	7c7b      	ldrb	r3, [r7, #17]
 800baf4:	429a      	cmp	r2, r3
 800baf6:	f4ff af66 	bcc.w	800b9c6 <lorawan_aes_set_key+0x76>
    }
    return 0;
 800bafa:	2300      	movs	r3, #0
}
 800bafc:	4618      	mov	r0, r3
 800bafe:	3718      	adds	r7, #24
 800bb00:	46bd      	mov	sp, r7
 800bb02:	bd80      	pop	{r7, pc}
 800bb04:	00010101 	.word	0x00010101
 800bb08:	0801f14c 	.word	0x0801f14c

0800bb0c <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b08a      	sub	sp, #40	@ 0x28
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	60f8      	str	r0, [r7, #12]
 800bb14:	60b9      	str	r1, [r7, #8]
 800bb16:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d038      	beq.n	800bb94 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800bb22:	687a      	ldr	r2, [r7, #4]
 800bb24:	f107 0314 	add.w	r3, r7, #20
 800bb28:	68f9      	ldr	r1, [r7, #12]
 800bb2a:	4618      	mov	r0, r3
 800bb2c:	f7ff fc07 	bl	800b33e <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800bb30:	2301      	movs	r3, #1
 800bb32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bb36:	e014      	b.n	800bb62 <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800bb38:	f107 0314 	add.w	r3, r7, #20
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	f7ff fd5d 	bl	800b5fc <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bb48:	0112      	lsls	r2, r2, #4
 800bb4a:	441a      	add	r2, r3
 800bb4c:	f107 0314 	add.w	r3, r7, #20
 800bb50:	4611      	mov	r1, r2
 800bb52:	4618      	mov	r0, r3
 800bb54:	f7ff fcab 	bl	800b4ae <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800bb58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bb5c:	3301      	adds	r3, #1
 800bb5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800bb68:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bb6c:	429a      	cmp	r2, r3
 800bb6e:	d3e3      	bcc.n	800bb38 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800bb70:	f107 0314 	add.w	r3, r7, #20
 800bb74:	4618      	mov	r0, r3
 800bb76:	f7ff fca7 	bl	800b4c8 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bb80:	0112      	lsls	r2, r2, #4
 800bb82:	441a      	add	r2, r3
 800bb84:	f107 0314 	add.w	r3, r7, #20
 800bb88:	4619      	mov	r1, r3
 800bb8a:	68b8      	ldr	r0, [r7, #8]
 800bb8c:	f7ff fbd7 	bl	800b33e <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800bb90:	2300      	movs	r3, #0
 800bb92:	e000      	b.n	800bb96 <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800bb94:	23ff      	movs	r3, #255	@ 0xff
}
 800bb96:	4618      	mov	r0, r3
 800bb98:	3728      	adds	r7, #40	@ 0x28
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	bd80      	pop	{r7, pc}
	...

0800bba0 <PrintKey>:
static SecureElementStatus_t ComputeCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                         uint32_t *cmac);

/* Private functions ---------------------------------------------------------*/
static void PrintKey( KeyIdentifier_t key )
{
 800bba0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bba2:	b09d      	sub	sp, #116	@ 0x74
 800bba4:	af10      	add	r7, sp, #64	@ 0x40
 800bba6:	4603      	mov	r3, r0
 800bba8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800bbac:	2306      	movs	r3, #6
 800bbae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    Key_t *keyItem;
    retval = SecureElementGetKeyByID(key, &keyItem);
 800bbb2:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800bbb6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bbba:	4611      	mov	r1, r2
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	f000 f9a7 	bl	800bf10 <SecureElementGetKeyByID>
 800bbc2:	4603      	mov	r3, r0
 800bbc4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
#else
    uint8_t extractable_key[16] = {0};
    retval = SecureElementGetKeyByID(key, (uint8_t*)extractable_key);
#endif /* LORAWAN_KMS */
    if (retval == SECURE_ELEMENT_SUCCESS)
 800bbc8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	f040 80b0 	bne.w	800bd32 <PrintKey+0x192>
    {
        if (key == APP_KEY)
 800bbd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d106      	bne.n	800bbe8 <PrintKey+0x48>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### AppKey:      ");
 800bbda:	4b58      	ldr	r3, [pc, #352]	@ (800bd3c <PrintKey+0x19c>)
 800bbdc:	2200      	movs	r2, #0
 800bbde:	2100      	movs	r1, #0
 800bbe0:	2002      	movs	r0, #2
 800bbe2:	f00f fd91 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
 800bbe6:	e056      	b.n	800bc96 <PrintKey+0xf6>
        }
        else if (key == NWK_KEY)
 800bbe8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bbec:	2b01      	cmp	r3, #1
 800bbee:	d106      	bne.n	800bbfe <PrintKey+0x5e>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:      ");
 800bbf0:	4b53      	ldr	r3, [pc, #332]	@ (800bd40 <PrintKey+0x1a0>)
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	2100      	movs	r1, #0
 800bbf6:	2002      	movs	r0, #2
 800bbf8:	f00f fd86 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
 800bbfc:	e04b      	b.n	800bc96 <PrintKey+0xf6>
        }
        else if (key == APP_S_KEY)
 800bbfe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bc02:	2b03      	cmp	r3, #3
 800bc04:	d106      	bne.n	800bc14 <PrintKey+0x74>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### AppSKey:     ");
 800bc06:	4b4f      	ldr	r3, [pc, #316]	@ (800bd44 <PrintKey+0x1a4>)
 800bc08:	2200      	movs	r2, #0
 800bc0a:	2100      	movs	r1, #0
 800bc0c:	2002      	movs	r0, #2
 800bc0e:	f00f fd7b 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
 800bc12:	e040      	b.n	800bc96 <PrintKey+0xf6>
        }
        else if (key == NWK_S_KEY)
 800bc14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bc18:	2b02      	cmp	r3, #2
 800bc1a:	d106      	bne.n	800bc2a <PrintKey+0x8a>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey:     ");
 800bc1c:	4b4a      	ldr	r3, [pc, #296]	@ (800bd48 <PrintKey+0x1a8>)
 800bc1e:	2200      	movs	r2, #0
 800bc20:	2100      	movs	r1, #0
 800bc22:	2002      	movs	r0, #2
 800bc24:	f00f fd70 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
 800bc28:	e035      	b.n	800bc96 <PrintKey+0xf6>
        }
        else if (key == MC_ROOT_KEY)
 800bc2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bc2e:	2b04      	cmp	r3, #4
 800bc30:	d106      	bne.n	800bc40 <PrintKey+0xa0>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCRootKey:   ");
 800bc32:	4b46      	ldr	r3, [pc, #280]	@ (800bd4c <PrintKey+0x1ac>)
 800bc34:	2200      	movs	r2, #0
 800bc36:	2100      	movs	r1, #0
 800bc38:	2002      	movs	r0, #2
 800bc3a:	f00f fd65 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
 800bc3e:	e02a      	b.n	800bc96 <PrintKey+0xf6>
        }
        else if (key == MC_KE_KEY)
 800bc40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bc44:	2b7f      	cmp	r3, #127	@ 0x7f
 800bc46:	d106      	bne.n	800bc56 <PrintKey+0xb6>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCKEKey:     ");
 800bc48:	4b41      	ldr	r3, [pc, #260]	@ (800bd50 <PrintKey+0x1b0>)
 800bc4a:	2200      	movs	r2, #0
 800bc4c:	2100      	movs	r1, #0
 800bc4e:	2002      	movs	r0, #2
 800bc50:	f00f fd5a 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
 800bc54:	e01f      	b.n	800bc96 <PrintKey+0xf6>
        }
        else if (key == MC_KEY_0)
 800bc56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bc5a:	2b80      	cmp	r3, #128	@ 0x80
 800bc5c:	d106      	bne.n	800bc6c <PrintKey+0xcc>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCKey_0:     ");
 800bc5e:	4b3d      	ldr	r3, [pc, #244]	@ (800bd54 <PrintKey+0x1b4>)
 800bc60:	2200      	movs	r2, #0
 800bc62:	2100      	movs	r1, #0
 800bc64:	2002      	movs	r0, #2
 800bc66:	f00f fd4f 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
 800bc6a:	e014      	b.n	800bc96 <PrintKey+0xf6>
        }
        else if (key == MC_APP_S_KEY_0)
 800bc6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bc70:	2b81      	cmp	r3, #129	@ 0x81
 800bc72:	d106      	bne.n	800bc82 <PrintKey+0xe2>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCAppSKey_0: ");
 800bc74:	4b38      	ldr	r3, [pc, #224]	@ (800bd58 <PrintKey+0x1b8>)
 800bc76:	2200      	movs	r2, #0
 800bc78:	2100      	movs	r1, #0
 800bc7a:	2002      	movs	r0, #2
 800bc7c:	f00f fd44 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
 800bc80:	e009      	b.n	800bc96 <PrintKey+0xf6>
        }
        else if (key == MC_NWK_S_KEY_0)
 800bc82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bc86:	2b82      	cmp	r3, #130	@ 0x82
 800bc88:	d105      	bne.n	800bc96 <PrintKey+0xf6>
        {
            MW_LOG(TS_OFF, VLEVEL_M, "###### MCNwkSKey_0: ");
 800bc8a:	4b34      	ldr	r3, [pc, #208]	@ (800bd5c <PrintKey+0x1bc>)
 800bc8c:	2200      	movs	r2, #0
 800bc8e:	2100      	movs	r1, #0
 800bc90:	2002      	movs	r0, #2
 800bc92:	f00f fd39 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
        }
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
        MW_LOG(TS_OFF, VLEVEL_M, "%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800bc96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc98:	785b      	ldrb	r3, [r3, #1]
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc9e:	789b      	ldrb	r3, [r3, #2]
 800bca0:	461c      	mov	r4, r3
 800bca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bca4:	78db      	ldrb	r3, [r3, #3]
 800bca6:	461d      	mov	r5, r3
 800bca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcaa:	791b      	ldrb	r3, [r3, #4]
 800bcac:	461e      	mov	r6, r3
 800bcae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcb0:	795b      	ldrb	r3, [r3, #5]
 800bcb2:	623b      	str	r3, [r7, #32]
 800bcb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcb6:	799b      	ldrb	r3, [r3, #6]
 800bcb8:	61fb      	str	r3, [r7, #28]
 800bcba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcbc:	79db      	ldrb	r3, [r3, #7]
 800bcbe:	61bb      	str	r3, [r7, #24]
 800bcc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcc2:	7a1b      	ldrb	r3, [r3, #8]
 800bcc4:	617b      	str	r3, [r7, #20]
 800bcc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcc8:	7a5b      	ldrb	r3, [r3, #9]
 800bcca:	613b      	str	r3, [r7, #16]
 800bccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcce:	7a9b      	ldrb	r3, [r3, #10]
 800bcd0:	60fb      	str	r3, [r7, #12]
 800bcd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcd4:	7adb      	ldrb	r3, [r3, #11]
 800bcd6:	60bb      	str	r3, [r7, #8]
 800bcd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcda:	7b1b      	ldrb	r3, [r3, #12]
 800bcdc:	607b      	str	r3, [r7, #4]
 800bcde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bce0:	7b5b      	ldrb	r3, [r3, #13]
 800bce2:	603b      	str	r3, [r7, #0]
 800bce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bce6:	7b9b      	ldrb	r3, [r3, #14]
 800bce8:	4619      	mov	r1, r3
 800bcea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcec:	7bdb      	ldrb	r3, [r3, #15]
 800bcee:	461a      	mov	r2, r3
 800bcf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcf2:	7c1b      	ldrb	r3, [r3, #16]
 800bcf4:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bcf6:	920e      	str	r2, [sp, #56]	@ 0x38
 800bcf8:	910d      	str	r1, [sp, #52]	@ 0x34
 800bcfa:	683a      	ldr	r2, [r7, #0]
 800bcfc:	920c      	str	r2, [sp, #48]	@ 0x30
 800bcfe:	687a      	ldr	r2, [r7, #4]
 800bd00:	920b      	str	r2, [sp, #44]	@ 0x2c
 800bd02:	68ba      	ldr	r2, [r7, #8]
 800bd04:	920a      	str	r2, [sp, #40]	@ 0x28
 800bd06:	68fa      	ldr	r2, [r7, #12]
 800bd08:	9209      	str	r2, [sp, #36]	@ 0x24
 800bd0a:	693a      	ldr	r2, [r7, #16]
 800bd0c:	9208      	str	r2, [sp, #32]
 800bd0e:	697a      	ldr	r2, [r7, #20]
 800bd10:	9207      	str	r2, [sp, #28]
 800bd12:	69ba      	ldr	r2, [r7, #24]
 800bd14:	9206      	str	r2, [sp, #24]
 800bd16:	69fa      	ldr	r2, [r7, #28]
 800bd18:	9205      	str	r2, [sp, #20]
 800bd1a:	6a3b      	ldr	r3, [r7, #32]
 800bd1c:	9304      	str	r3, [sp, #16]
 800bd1e:	9603      	str	r6, [sp, #12]
 800bd20:	9502      	str	r5, [sp, #8]
 800bd22:	9401      	str	r4, [sp, #4]
 800bd24:	9000      	str	r0, [sp, #0]
 800bd26:	4b0e      	ldr	r3, [pc, #56]	@ (800bd60 <PrintKey+0x1c0>)
 800bd28:	2200      	movs	r2, #0
 800bd2a:	2100      	movs	r1, #0
 800bd2c:	2002      	movs	r0, #2
 800bd2e:	f00f fceb 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
        MW_LOG(TS_OFF, VLEVEL_M, "%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
               HEX16(extractable_key));
#endif /* LORAWAN_KMS */
    }
#endif /* KEY_EXTRACTABLE */
}
 800bd32:	bf00      	nop
 800bd34:	3734      	adds	r7, #52	@ 0x34
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd3a:	bf00      	nop
 800bd3c:	0801ebc0 	.word	0x0801ebc0
 800bd40:	0801ebd8 	.word	0x0801ebd8
 800bd44:	0801ebf0 	.word	0x0801ebf0
 800bd48:	0801ec08 	.word	0x0801ec08
 800bd4c:	0801ec20 	.word	0x0801ec20
 800bd50:	0801ec38 	.word	0x0801ec38
 800bd54:	0801ec50 	.word	0x0801ec50
 800bd58:	0801ec68 	.word	0x0801ec68
 800bd5c:	0801ec80 	.word	0x0801ec80
 800bd60:	0801ec98 	.word	0x0801ec98

0800bd64 <GetKeyByID>:
 * \param [in] keyID          - Key identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t** keyItem )
{
 800bd64:	b480      	push	{r7}
 800bd66:	b085      	sub	sp, #20
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	4603      	mov	r3, r0
 800bd6c:	6039      	str	r1, [r7, #0]
 800bd6e:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800bd70:	2300      	movs	r3, #0
 800bd72:	73fb      	strb	r3, [r7, #15]
 800bd74:	e01a      	b.n	800bdac <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800bd76:	4b12      	ldr	r3, [pc, #72]	@ (800bdc0 <GetKeyByID+0x5c>)
 800bd78:	6819      	ldr	r1, [r3, #0]
 800bd7a:	7bfa      	ldrb	r2, [r7, #15]
 800bd7c:	4613      	mov	r3, r2
 800bd7e:	011b      	lsls	r3, r3, #4
 800bd80:	4413      	add	r3, r2
 800bd82:	440b      	add	r3, r1
 800bd84:	3310      	adds	r3, #16
 800bd86:	781b      	ldrb	r3, [r3, #0]
 800bd88:	79fa      	ldrb	r2, [r7, #7]
 800bd8a:	429a      	cmp	r2, r3
 800bd8c:	d10b      	bne.n	800bda6 <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800bd8e:	4b0c      	ldr	r3, [pc, #48]	@ (800bdc0 <GetKeyByID+0x5c>)
 800bd90:	6819      	ldr	r1, [r3, #0]
 800bd92:	7bfa      	ldrb	r2, [r7, #15]
 800bd94:	4613      	mov	r3, r2
 800bd96:	011b      	lsls	r3, r3, #4
 800bd98:	4413      	add	r3, r2
 800bd9a:	3310      	adds	r3, #16
 800bd9c:	18ca      	adds	r2, r1, r3
 800bd9e:	683b      	ldr	r3, [r7, #0]
 800bda0:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800bda2:	2300      	movs	r3, #0
 800bda4:	e006      	b.n	800bdb4 <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800bda6:	7bfb      	ldrb	r3, [r7, #15]
 800bda8:	3301      	adds	r3, #1
 800bdaa:	73fb      	strb	r3, [r7, #15]
 800bdac:	7bfb      	ldrb	r3, [r7, #15]
 800bdae:	2b09      	cmp	r3, #9
 800bdb0:	d9e1      	bls.n	800bd76 <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800bdb2:	2303      	movs	r3, #3
}
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	3714      	adds	r7, #20
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	bc80      	pop	{r7}
 800bdbc:	4770      	bx	lr
 800bdbe:	bf00      	nop
 800bdc0:	2000073c 	.word	0x2000073c

0800bdc4 <ComputeCmac>:
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac( uint8_t* micBxBuffer, uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID,
                                          uint32_t* cmac )
{
 800bdc4:	b590      	push	{r4, r7, lr}
 800bdc6:	b0d1      	sub	sp, #324	@ 0x144
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	f507 74a0 	add.w	r4, r7, #320	@ 0x140
 800bdce:	f5a4 749a 	sub.w	r4, r4, #308	@ 0x134
 800bdd2:	6020      	str	r0, [r4, #0]
 800bdd4:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800bdd8:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800bddc:	6001      	str	r1, [r0, #0]
 800bdde:	4619      	mov	r1, r3
 800bde0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800bde4:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800bde8:	801a      	strh	r2, [r3, #0]
 800bdea:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800bdee:	f2a3 133b 	subw	r3, r3, #315	@ 0x13b
 800bdf2:	460a      	mov	r2, r1
 800bdf4:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 800bdf6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800bdfa:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	2b00      	cmp	r3, #0
 800be02:	d003      	beq.n	800be0c <ComputeCmac+0x48>
 800be04:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d101      	bne.n	800be10 <ComputeCmac+0x4c>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800be0c:	2302      	movs	r3, #2
 800be0e:	e05c      	b.n	800beca <ComputeCmac+0x106>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 800be10:	f107 0314 	add.w	r3, r7, #20
 800be14:	4618      	mov	r0, r3
 800be16:	f7fe ff17 	bl	800ac48 <AES_CMAC_Init>

    Key_t*                keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 800be1a:	f107 0210 	add.w	r2, r7, #16
 800be1e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800be22:	f2a3 133b 	subw	r3, r3, #315	@ 0x13b
 800be26:	781b      	ldrb	r3, [r3, #0]
 800be28:	4611      	mov	r1, r2
 800be2a:	4618      	mov	r0, r3
 800be2c:	f7ff ff9a 	bl	800bd64 <GetKeyByID>
 800be30:	4603      	mov	r3, r0
 800be32:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 800be36:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d143      	bne.n	800bec6 <ComputeCmac+0x102>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 800be3e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800be42:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	1c5a      	adds	r2, r3, #1
 800be4a:	f107 0314 	add.w	r3, r7, #20
 800be4e:	4611      	mov	r1, r2
 800be50:	4618      	mov	r0, r3
 800be52:	f7fe ff12 	bl	800ac7a <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 800be56:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800be5a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d009      	beq.n	800be78 <ComputeCmac+0xb4>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, 16 );
 800be64:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800be68:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800be6c:	f107 0014 	add.w	r0, r7, #20
 800be70:	2210      	movs	r2, #16
 800be72:	6819      	ldr	r1, [r3, #0]
 800be74:	f7fe ff10 	bl	800ac98 <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800be78:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800be7c:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800be80:	881a      	ldrh	r2, [r3, #0]
 800be82:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800be86:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800be8a:	f107 0014 	add.w	r0, r7, #20
 800be8e:	6819      	ldr	r1, [r3, #0]
 800be90:	f7fe ff02 	bl	800ac98 <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 800be94:	f107 0214 	add.w	r2, r7, #20
 800be98:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 800be9c:	4611      	mov	r1, r2
 800be9e:	4618      	mov	r0, r3
 800bea0:	f7fe ffbc 	bl	800ae1c <AES_CMAC_Final>

        // Bring into the required format
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 |
 800bea4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800bea8:	061a      	lsls	r2, r3, #24
 800beaa:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 800beae:	041b      	lsls	r3, r3, #16
 800beb0:	431a      	orrs	r2, r3
 800beb2:	f897 312d 	ldrb.w	r3, [r7, #301]	@ 0x12d
 800beb6:	021b      	lsls	r3, r3, #8
 800beb8:	4313      	orrs	r3, r2
                              ( uint32_t ) Cmac[0] );
 800beba:	f897 212c 	ldrb.w	r2, [r7, #300]	@ 0x12c
        *cmac = ( uint32_t )( ( uint32_t ) Cmac[3] << 24 | ( uint32_t ) Cmac[2] << 16 | ( uint32_t ) Cmac[1] << 8 |
 800bebe:	431a      	orrs	r2, r3
 800bec0:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800bec4:	601a      	str	r2, [r3, #0]
    if (rv != CKR_OK)
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 800bec6:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
}
 800beca:	4618      	mov	r0, r3
 800becc:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800bed0:	46bd      	mov	sp, r7
 800bed2:	bd90      	pop	{r4, r7, pc}

0800bed4 <SecureElementInit>:
/*
 * API functions
 */
/* ST_WORKAROUND: Add unique ID callback as input parameter */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm, SecureElementGetUniqueId seGetUniqueId )
{
 800bed4:	b580      	push	{r7, lr}
 800bed6:	b082      	sub	sp, #8
 800bed8:	af00      	add	r7, sp, #0
 800beda:	6078      	str	r0, [r7, #4]
 800bedc:	6039      	str	r1, [r7, #0]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    if( nvm == NULL )
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d101      	bne.n	800bee8 <SecureElementInit+0x14>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800bee4:	2302      	movs	r3, #2
 800bee6:	e00a      	b.n	800befe <SecureElementInit+0x2a>
    }

    // Initialize nvm pointer
    SeNvm = nvm;
 800bee8:	4a07      	ldr	r2, [pc, #28]	@ (800bf08 <SecureElementInit+0x34>)
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	6013      	str	r3, [r2, #0]

    // Initialize data
    memcpy1( ( uint8_t* )SeNvm, ( uint8_t* )&seNvmInit, sizeof( seNvmInit ) );
 800beee:	4b06      	ldr	r3, [pc, #24]	@ (800bf08 <SecureElementInit+0x34>)
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	22c0      	movs	r2, #192	@ 0xc0
 800bef4:	4905      	ldr	r1, [pc, #20]	@ (800bf0c <SecureElementInit+0x38>)
 800bef6:	4618      	mov	r0, r3
 800bef8:	f00b f8af 	bl	801705a <memcpy1>
        // Get a DevEUI from MCU unique ID
        seGetUniqueId(SeNvm->DevEui);
    }
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
    return SECURE_ELEMENT_SUCCESS;
 800befc:	2300      	movs	r3, #0
}
 800befe:	4618      	mov	r0, r3
 800bf00:	3708      	adds	r7, #8
 800bf02:	46bd      	mov	sp, r7
 800bf04:	bd80      	pop	{r7, pc}
 800bf06:	bf00      	nop
 800bf08:	2000073c 	.word	0x2000073c
 800bf0c:	0801f9dc 	.word	0x0801f9dc

0800bf10 <SecureElementGetKeyByID>:
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem)
#else
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, uint8_t* extractable_key )
#endif /* LORAWAN_KMS */
{
 800bf10:	b480      	push	{r7}
 800bf12:	b085      	sub	sp, #20
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	4603      	mov	r3, r0
 800bf18:	6039      	str	r1, [r7, #0]
 800bf1a:	71fb      	strb	r3, [r7, #7]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	73fb      	strb	r3, [r7, #15]
 800bf20:	e01a      	b.n	800bf58 <SecureElementGetKeyByID+0x48>
    {
        if (SeNvm->KeyList[i].KeyID == keyID)
 800bf22:	4b12      	ldr	r3, [pc, #72]	@ (800bf6c <SecureElementGetKeyByID+0x5c>)
 800bf24:	6819      	ldr	r1, [r3, #0]
 800bf26:	7bfa      	ldrb	r2, [r7, #15]
 800bf28:	4613      	mov	r3, r2
 800bf2a:	011b      	lsls	r3, r3, #4
 800bf2c:	4413      	add	r3, r2
 800bf2e:	440b      	add	r3, r1
 800bf30:	3310      	adds	r3, #16
 800bf32:	781b      	ldrb	r3, [r3, #0]
 800bf34:	79fa      	ldrb	r2, [r7, #7]
 800bf36:	429a      	cmp	r2, r3
 800bf38:	d10b      	bne.n	800bf52 <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &(SeNvm->KeyList[i]);
 800bf3a:	4b0c      	ldr	r3, [pc, #48]	@ (800bf6c <SecureElementGetKeyByID+0x5c>)
 800bf3c:	6819      	ldr	r1, [r3, #0]
 800bf3e:	7bfa      	ldrb	r2, [r7, #15]
 800bf40:	4613      	mov	r3, r2
 800bf42:	011b      	lsls	r3, r3, #4
 800bf44:	4413      	add	r3, r2
 800bf46:	3310      	adds	r3, #16
 800bf48:	18ca      	adds	r2, r1, r3
 800bf4a:	683b      	ldr	r3, [r7, #0]
 800bf4c:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800bf4e:	2300      	movs	r3, #0
 800bf50:	e006      	b.n	800bf60 <SecureElementGetKeyByID+0x50>
    for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800bf52:	7bfb      	ldrb	r3, [r7, #15]
 800bf54:	3301      	adds	r3, #1
 800bf56:	73fb      	strb	r3, [r7, #15]
 800bf58:	7bfb      	ldrb	r3, [r7, #15]
 800bf5a:	2b09      	cmp	r3, #9
 800bf5c:	d9e1      	bls.n	800bf22 <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800bf5e:	2303      	movs	r3, #3
        return SECURE_ELEMENT_ERROR;
    }
    return SECURE_ELEMENT_SUCCESS;

#endif /* LORAWAN_KMS == 1 */
}
 800bf60:	4618      	mov	r0, r3
 800bf62:	3714      	adds	r7, #20
 800bf64:	46bd      	mov	sp, r7
 800bf66:	bc80      	pop	{r7}
 800bf68:	4770      	bx	lr
 800bf6a:	bf00      	nop
 800bf6c:	2000073c 	.word	0x2000073c

0800bf70 <SecureElementPrintKeys>:

SecureElementStatus_t SecureElementPrintKeys( void )
{
 800bf70:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf72:	b08b      	sub	sp, #44	@ 0x2c
 800bf74:	af08      	add	r7, sp, #32
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    MW_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 800bf76:	4b3f      	ldr	r3, [pc, #252]	@ (800c074 <SecureElementPrintKeys+0x104>)
 800bf78:	2200      	movs	r2, #0
 800bf7a:	2100      	movs	r1, #0
 800bf7c:	2002      	movs	r0, #2
 800bf7e:	f00f fbc3 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
    PrintKey(APP_KEY);
 800bf82:	2000      	movs	r0, #0
 800bf84:	f7ff fe0c 	bl	800bba0 <PrintKey>
    PrintKey(NWK_KEY);
 800bf88:	2001      	movs	r0, #1
 800bf8a:	f7ff fe09 	bl	800bba0 <PrintKey>
    MW_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 800bf8e:	4b3a      	ldr	r3, [pc, #232]	@ (800c078 <SecureElementPrintKeys+0x108>)
 800bf90:	2200      	movs	r2, #0
 800bf92:	2100      	movs	r1, #0
 800bf94:	2002      	movs	r0, #2
 800bf96:	f00f fbb7 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
    PrintKey(APP_S_KEY);
 800bf9a:	2003      	movs	r0, #3
 800bf9c:	f7ff fe00 	bl	800bba0 <PrintKey>
    PrintKey(NWK_S_KEY);
 800bfa0:	2002      	movs	r0, #2
 800bfa2:	f7ff fdfd 	bl	800bba0 <PrintKey>
#endif /* KEY_EXTRACTABLE */
    MW_LOG(TS_OFF, VLEVEL_M, "###### IDs  ######\r\n");
 800bfa6:	4b35      	ldr	r3, [pc, #212]	@ (800c07c <SecureElementPrintKeys+0x10c>)
 800bfa8:	2200      	movs	r2, #0
 800bfaa:	2100      	movs	r1, #0
 800bfac:	2002      	movs	r0, #2
 800bfae:	f00f fbab 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
    MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800bfb2:	4b33      	ldr	r3, [pc, #204]	@ (800c080 <SecureElementPrintKeys+0x110>)
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	781b      	ldrb	r3, [r3, #0]
 800bfb8:	461a      	mov	r2, r3
 800bfba:	4b31      	ldr	r3, [pc, #196]	@ (800c080 <SecureElementPrintKeys+0x110>)
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	785b      	ldrb	r3, [r3, #1]
 800bfc0:	4619      	mov	r1, r3
 800bfc2:	4b2f      	ldr	r3, [pc, #188]	@ (800c080 <SecureElementPrintKeys+0x110>)
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	789b      	ldrb	r3, [r3, #2]
 800bfc8:	4618      	mov	r0, r3
 800bfca:	4b2d      	ldr	r3, [pc, #180]	@ (800c080 <SecureElementPrintKeys+0x110>)
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	78db      	ldrb	r3, [r3, #3]
 800bfd0:	461c      	mov	r4, r3
 800bfd2:	4b2b      	ldr	r3, [pc, #172]	@ (800c080 <SecureElementPrintKeys+0x110>)
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	791b      	ldrb	r3, [r3, #4]
 800bfd8:	461d      	mov	r5, r3
 800bfda:	4b29      	ldr	r3, [pc, #164]	@ (800c080 <SecureElementPrintKeys+0x110>)
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	795b      	ldrb	r3, [r3, #5]
 800bfe0:	461e      	mov	r6, r3
 800bfe2:	4b27      	ldr	r3, [pc, #156]	@ (800c080 <SecureElementPrintKeys+0x110>)
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	799b      	ldrb	r3, [r3, #6]
 800bfe8:	607b      	str	r3, [r7, #4]
 800bfea:	4b25      	ldr	r3, [pc, #148]	@ (800c080 <SecureElementPrintKeys+0x110>)
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	79db      	ldrb	r3, [r3, #7]
 800bff0:	9307      	str	r3, [sp, #28]
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	9306      	str	r3, [sp, #24]
 800bff6:	9605      	str	r6, [sp, #20]
 800bff8:	9504      	str	r5, [sp, #16]
 800bffa:	9403      	str	r4, [sp, #12]
 800bffc:	9002      	str	r0, [sp, #8]
 800bffe:	9101      	str	r1, [sp, #4]
 800c000:	9200      	str	r2, [sp, #0]
 800c002:	4b20      	ldr	r3, [pc, #128]	@ (800c084 <SecureElementPrintKeys+0x114>)
 800c004:	2200      	movs	r2, #0
 800c006:	2100      	movs	r1, #0
 800c008:	2002      	movs	r0, #2
 800c00a:	f00f fb7d 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
           HEX8(SeNvm->DevEui));
    MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 800c00e:	4b1c      	ldr	r3, [pc, #112]	@ (800c080 <SecureElementPrintKeys+0x110>)
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	7a1b      	ldrb	r3, [r3, #8]
 800c014:	461a      	mov	r2, r3
 800c016:	4b1a      	ldr	r3, [pc, #104]	@ (800c080 <SecureElementPrintKeys+0x110>)
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	7a5b      	ldrb	r3, [r3, #9]
 800c01c:	4619      	mov	r1, r3
 800c01e:	4b18      	ldr	r3, [pc, #96]	@ (800c080 <SecureElementPrintKeys+0x110>)
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	7a9b      	ldrb	r3, [r3, #10]
 800c024:	4618      	mov	r0, r3
 800c026:	4b16      	ldr	r3, [pc, #88]	@ (800c080 <SecureElementPrintKeys+0x110>)
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	7adb      	ldrb	r3, [r3, #11]
 800c02c:	461c      	mov	r4, r3
 800c02e:	4b14      	ldr	r3, [pc, #80]	@ (800c080 <SecureElementPrintKeys+0x110>)
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	7b1b      	ldrb	r3, [r3, #12]
 800c034:	461d      	mov	r5, r3
 800c036:	4b12      	ldr	r3, [pc, #72]	@ (800c080 <SecureElementPrintKeys+0x110>)
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	7b5b      	ldrb	r3, [r3, #13]
 800c03c:	461e      	mov	r6, r3
 800c03e:	4b10      	ldr	r3, [pc, #64]	@ (800c080 <SecureElementPrintKeys+0x110>)
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	7b9b      	ldrb	r3, [r3, #14]
 800c044:	607b      	str	r3, [r7, #4]
 800c046:	4b0e      	ldr	r3, [pc, #56]	@ (800c080 <SecureElementPrintKeys+0x110>)
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	7bdb      	ldrb	r3, [r3, #15]
 800c04c:	9307      	str	r3, [sp, #28]
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	9306      	str	r3, [sp, #24]
 800c052:	9605      	str	r6, [sp, #20]
 800c054:	9504      	str	r5, [sp, #16]
 800c056:	9403      	str	r4, [sp, #12]
 800c058:	9002      	str	r0, [sp, #8]
 800c05a:	9101      	str	r1, [sp, #4]
 800c05c:	9200      	str	r2, [sp, #0]
 800c05e:	4b0a      	ldr	r3, [pc, #40]	@ (800c088 <SecureElementPrintKeys+0x118>)
 800c060:	2200      	movs	r2, #0
 800c062:	2100      	movs	r1, #0
 800c064:	2002      	movs	r0, #2
 800c066:	f00f fb4f 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
           HEX8(SeNvm->JoinEui));
    return SECURE_ELEMENT_SUCCESS;
 800c06a:	2300      	movs	r3, #0
}
 800c06c:	4618      	mov	r0, r3
 800c06e:	370c      	adds	r7, #12
 800c070:	46bd      	mov	sp, r7
 800c072:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c074:	0801ecec 	.word	0x0801ecec
 800c078:	0801ed04 	.word	0x0801ed04
 800c07c:	0801ed1c 	.word	0x0801ed1c
 800c080:	2000073c 	.word	0x2000073c
 800c084:	0801ed34 	.word	0x0801ed34
 800c088:	0801ed74 	.word	0x0801ed74

0800c08c <SecureElementPrintSessionKeys>:
    
SecureElementStatus_t SecureElementPrintSessionKeys( void )
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	af00      	add	r7, sp, #0
#if (defined (KEY_EXTRACTABLE) && (KEY_EXTRACTABLE == 1))
    PrintKey(MC_ROOT_KEY);
 800c090:	2004      	movs	r0, #4
 800c092:	f7ff fd85 	bl	800bba0 <PrintKey>
    PrintKey(MC_KE_KEY);
 800c096:	207f      	movs	r0, #127	@ 0x7f
 800c098:	f7ff fd82 	bl	800bba0 <PrintKey>
#if( USE_LRWAN_1_1_X_CRYPTO == 1 )
    PrintKey(F_NWK_S_INT_KEY);
    PrintKey(S_NWK_S_INT_KEY);
    PrintKey(NWK_S_ENC_KEY);
#else
    PrintKey(NWK_S_KEY);
 800c09c:	2002      	movs	r0, #2
 800c09e:	f7ff fd7f 	bl	800bba0 <PrintKey>
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    PrintKey(APP_S_KEY);
 800c0a2:	2003      	movs	r0, #3
 800c0a4:	f7ff fd7c 	bl	800bba0 <PrintKey>
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_SUCCESS;
 800c0a8:	2300      	movs	r3, #0
}
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	bd80      	pop	{r7, pc}
	...

0800c0b0 <SecureElementSetKey>:
#endif /* LORAWAN_KMS */
}
/* ST_WORKAROUND_END */

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b088      	sub	sp, #32
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	4603      	mov	r3, r0
 800c0b8:	6039      	str	r1, [r7, #0]
 800c0ba:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 800c0bc:	683b      	ldr	r3, [r7, #0]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d101      	bne.n	800c0c6 <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c0c2:	2302      	movs	r3, #2
 800c0c4:	e04b      	b.n	800c15e <SecureElementSetKey+0xae>
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	77fb      	strb	r3, [r7, #31]
 800c0ca:	e044      	b.n	800c156 <SecureElementSetKey+0xa6>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800c0cc:	4b26      	ldr	r3, [pc, #152]	@ (800c168 <SecureElementSetKey+0xb8>)
 800c0ce:	6819      	ldr	r1, [r3, #0]
 800c0d0:	7ffa      	ldrb	r2, [r7, #31]
 800c0d2:	4613      	mov	r3, r2
 800c0d4:	011b      	lsls	r3, r3, #4
 800c0d6:	4413      	add	r3, r2
 800c0d8:	440b      	add	r3, r1
 800c0da:	3310      	adds	r3, #16
 800c0dc:	781b      	ldrb	r3, [r3, #0]
 800c0de:	79fa      	ldrb	r2, [r7, #7]
 800c0e0:	429a      	cmp	r2, r3
 800c0e2:	d135      	bne.n	800c150 <SecureElementSetKey+0xa0>
        {
            /* ST_WORKAROUND_BEGIN: reduced LORAMAC_MAX_MC_CTX */
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if ( keyID == MC_KEY_0 )
 800c0e4:	79fb      	ldrb	r3, [r7, #7]
 800c0e6:	2b80      	cmp	r3, #128	@ 0x80
 800c0e8:	d122      	bne.n	800c130 <SecureElementSetKey+0x80>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            /* ST_WORKAROUND_END */
            {  // Decrypt the key if its a Mckey
                SecureElementStatus_t retval           = SECURE_ELEMENT_ERROR;
 800c0ea:	2306      	movs	r3, #6
 800c0ec:	77bb      	strb	r3, [r7, #30]
                uint8_t               decryptedKey[16] = { 0 };
 800c0ee:	f107 030c 	add.w	r3, r7, #12
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	601a      	str	r2, [r3, #0]
 800c0f6:	605a      	str	r2, [r3, #4]
 800c0f8:	609a      	str	r2, [r3, #8]
 800c0fa:	60da      	str	r2, [r3, #12]

                retval = SecureElementAesEncrypt( key, 16, MC_KE_KEY, decryptedKey );
 800c0fc:	f107 030c 	add.w	r3, r7, #12
 800c100:	227f      	movs	r2, #127	@ 0x7f
 800c102:	2110      	movs	r1, #16
 800c104:	6838      	ldr	r0, [r7, #0]
 800c106:	f000 f87e 	bl	800c206 <SecureElementAesEncrypt>
 800c10a:	4603      	mov	r3, r0
 800c10c:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 800c10e:	4b16      	ldr	r3, [pc, #88]	@ (800c168 <SecureElementSetKey+0xb8>)
 800c110:	6819      	ldr	r1, [r3, #0]
 800c112:	7ffa      	ldrb	r2, [r7, #31]
 800c114:	4613      	mov	r3, r2
 800c116:	011b      	lsls	r3, r3, #4
 800c118:	4413      	add	r3, r2
 800c11a:	3310      	adds	r3, #16
 800c11c:	440b      	add	r3, r1
 800c11e:	3301      	adds	r3, #1
 800c120:	f107 010c 	add.w	r1, r7, #12
 800c124:	2210      	movs	r2, #16
 800c126:	4618      	mov	r0, r3
 800c128:	f00a ff97 	bl	801705a <memcpy1>
                return retval;
 800c12c:	7fbb      	ldrb	r3, [r7, #30]
 800c12e:	e016      	b.n	800c15e <SecureElementSetKey+0xae>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 800c130:	4b0d      	ldr	r3, [pc, #52]	@ (800c168 <SecureElementSetKey+0xb8>)
 800c132:	6819      	ldr	r1, [r3, #0]
 800c134:	7ffa      	ldrb	r2, [r7, #31]
 800c136:	4613      	mov	r3, r2
 800c138:	011b      	lsls	r3, r3, #4
 800c13a:	4413      	add	r3, r2
 800c13c:	3310      	adds	r3, #16
 800c13e:	440b      	add	r3, r1
 800c140:	3301      	adds	r3, #1
 800c142:	2210      	movs	r2, #16
 800c144:	6839      	ldr	r1, [r7, #0]
 800c146:	4618      	mov	r0, r3
 800c148:	f00a ff87 	bl	801705a <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 800c14c:	2300      	movs	r3, #0
 800c14e:	e006      	b.n	800c15e <SecureElementSetKey+0xae>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c150:	7ffb      	ldrb	r3, [r7, #31]
 800c152:	3301      	adds	r3, #1
 800c154:	77fb      	strb	r3, [r7, #31]
 800c156:	7ffb      	ldrb	r3, [r7, #31]
 800c158:	2b09      	cmp	r3, #9
 800c15a:	d9b7      	bls.n	800c0cc <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c15c:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800c15e:	4618      	mov	r0, r3
 800c160:	3720      	adds	r7, #32
 800c162:	46bd      	mov	sp, r7
 800c164:	bd80      	pop	{r7, pc}
 800c166:	bf00      	nop
 800c168:	2000073c 	.word	0x2000073c

0800c16c <SecureElementComputeAesCmac>:

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t* micBxBuffer, uint8_t* buffer, uint16_t size,
                                                   KeyIdentifier_t keyID, uint32_t* cmac )
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b086      	sub	sp, #24
 800c170:	af02      	add	r7, sp, #8
 800c172:	60f8      	str	r0, [r7, #12]
 800c174:	60b9      	str	r1, [r7, #8]
 800c176:	4611      	mov	r1, r2
 800c178:	461a      	mov	r2, r3
 800c17a:	460b      	mov	r3, r1
 800c17c:	80fb      	strh	r3, [r7, #6]
 800c17e:	4613      	mov	r3, r2
 800c180:	717b      	strb	r3, [r7, #5]
    if( keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS )
 800c182:	797b      	ldrb	r3, [r7, #5]
 800c184:	2b7e      	cmp	r3, #126	@ 0x7e
 800c186:	d901      	bls.n	800c18c <SecureElementComputeAesCmac+0x20>
    {
        // Never accept multicast key identifier for cmac computation
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c188:	2303      	movs	r3, #3
 800c18a:	e009      	b.n	800c1a0 <SecureElementComputeAesCmac+0x34>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 800c18c:	7979      	ldrb	r1, [r7, #5]
 800c18e:	88fa      	ldrh	r2, [r7, #6]
 800c190:	69bb      	ldr	r3, [r7, #24]
 800c192:	9300      	str	r3, [sp, #0]
 800c194:	460b      	mov	r3, r1
 800c196:	68b9      	ldr	r1, [r7, #8]
 800c198:	68f8      	ldr	r0, [r7, #12]
 800c19a:	f7ff fe13 	bl	800bdc4 <ComputeCmac>
 800c19e:	4603      	mov	r3, r0
}
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	3710      	adds	r7, #16
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	bd80      	pop	{r7, pc}

0800c1a8 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t* buffer, uint16_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b088      	sub	sp, #32
 800c1ac:	af02      	add	r7, sp, #8
 800c1ae:	60f8      	str	r0, [r7, #12]
 800c1b0:	607a      	str	r2, [r7, #4]
 800c1b2:	461a      	mov	r2, r3
 800c1b4:	460b      	mov	r3, r1
 800c1b6:	817b      	strh	r3, [r7, #10]
 800c1b8:	4613      	mov	r3, r2
 800c1ba:	727b      	strb	r3, [r7, #9]
    if( buffer == NULL )
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d101      	bne.n	800c1c6 <SecureElementVerifyAesCmac+0x1e>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c1c2:	2302      	movs	r3, #2
 800c1c4:	e01b      	b.n	800c1fe <SecureElementVerifyAesCmac+0x56>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 800c1c6:	2306      	movs	r3, #6
 800c1c8:	75fb      	strb	r3, [r7, #23]
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint32_t              compCmac = 0;
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 800c1ce:	7a79      	ldrb	r1, [r7, #9]
 800c1d0:	897a      	ldrh	r2, [r7, #10]
 800c1d2:	f107 0310 	add.w	r3, r7, #16
 800c1d6:	9300      	str	r3, [sp, #0]
 800c1d8:	460b      	mov	r3, r1
 800c1da:	68f9      	ldr	r1, [r7, #12]
 800c1dc:	2000      	movs	r0, #0
 800c1de:	f7ff fdf1 	bl	800bdc4 <ComputeCmac>
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c1e6:	7dfb      	ldrb	r3, [r7, #23]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d001      	beq.n	800c1f0 <SecureElementVerifyAesCmac+0x48>
    {
        return retval;
 800c1ec:	7dfb      	ldrb	r3, [r7, #23]
 800c1ee:	e006      	b.n	800c1fe <SecureElementVerifyAesCmac+0x56>
    }

    if( expectedCmac != compCmac )
 800c1f0:	693b      	ldr	r3, [r7, #16]
 800c1f2:	687a      	ldr	r2, [r7, #4]
 800c1f4:	429a      	cmp	r2, r3
 800c1f6:	d001      	beq.n	800c1fc <SecureElementVerifyAesCmac+0x54>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 800c1f8:	2301      	movs	r3, #1
 800c1fa:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 800c1fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c1fe:	4618      	mov	r0, r3
 800c200:	3718      	adds	r7, #24
 800c202:	46bd      	mov	sp, r7
 800c204:	bd80      	pop	{r7, pc}

0800c206 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t* buffer, uint16_t size, KeyIdentifier_t keyID,
                                               uint8_t* encBuffer )
{
 800c206:	b580      	push	{r7, lr}
 800c208:	b0c2      	sub	sp, #264	@ 0x108
 800c20a:	af00      	add	r7, sp, #0
 800c20c:	60f8      	str	r0, [r7, #12]
 800c20e:	4608      	mov	r0, r1
 800c210:	4611      	mov	r1, r2
 800c212:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800c216:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800c21a:	6013      	str	r3, [r2, #0]
 800c21c:	4603      	mov	r3, r0
 800c21e:	817b      	strh	r3, [r7, #10]
 800c220:	460b      	mov	r3, r1
 800c222:	727b      	strb	r3, [r7, #9]
    if( buffer == NULL || encBuffer == NULL )
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	2b00      	cmp	r3, #0
 800c228:	d006      	beq.n	800c238 <SecureElementAesEncrypt+0x32>
 800c22a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c22e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	2b00      	cmp	r3, #0
 800c236:	d101      	bne.n	800c23c <SecureElementAesEncrypt+0x36>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c238:	2302      	movs	r3, #2
 800c23a:	e046      	b.n	800c2ca <SecureElementAesEncrypt+0xc4>
    }

    // Check if the size is divisible by 16,
    if( ( size % 16 ) != 0 )
 800c23c:	897b      	ldrh	r3, [r7, #10]
 800c23e:	f003 030f 	and.w	r3, r3, #15
 800c242:	b29b      	uxth	r3, r3
 800c244:	2b00      	cmp	r3, #0
 800c246:	d001      	beq.n	800c24c <SecureElementAesEncrypt+0x46>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800c248:	2305      	movs	r3, #5
 800c24a:	e03e      	b.n	800c2ca <SecureElementAesEncrypt+0xc4>
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 800c24c:	f107 0314 	add.w	r3, r7, #20
 800c250:	22f0      	movs	r2, #240	@ 0xf0
 800c252:	2100      	movs	r1, #0
 800c254:	4618      	mov	r0, r3
 800c256:	f00a ff3b 	bl	80170d0 <memset1>

    Key_t*                pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 800c25a:	f107 0210 	add.w	r2, r7, #16
 800c25e:	7a7b      	ldrb	r3, [r7, #9]
 800c260:	4611      	mov	r1, r2
 800c262:	4618      	mov	r0, r3
 800c264:	f7ff fd7e 	bl	800bd64 <GetKeyByID>
 800c268:	4603      	mov	r3, r0
 800c26a:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 800c26e:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
 800c272:	2b00      	cmp	r3, #0
 800c274:	d127      	bne.n	800c2c6 <SecureElementAesEncrypt+0xc0>
    {
        lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 800c276:	693b      	ldr	r3, [r7, #16]
 800c278:	3301      	adds	r3, #1
 800c27a:	f107 0214 	add.w	r2, r7, #20
 800c27e:	2110      	movs	r1, #16
 800c280:	4618      	mov	r0, r3
 800c282:	f7ff fb65 	bl	800b950 <lorawan_aes_set_key>

        uint8_t block = 0;
 800c286:	2300      	movs	r3, #0
 800c288:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107

        while( size != 0 )
 800c28c:	e018      	b.n	800c2c0 <SecureElementAesEncrypt+0xba>
        {
            lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 800c28e:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800c292:	68fa      	ldr	r2, [r7, #12]
 800c294:	18d0      	adds	r0, r2, r3
 800c296:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800c29a:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800c29e:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800c2a2:	6812      	ldr	r2, [r2, #0]
 800c2a4:	4413      	add	r3, r2
 800c2a6:	f107 0214 	add.w	r2, r7, #20
 800c2aa:	4619      	mov	r1, r3
 800c2ac:	f7ff fc2e 	bl	800bb0c <lorawan_aes_encrypt>
            block = block + 16;
 800c2b0:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800c2b4:	3310      	adds	r3, #16
 800c2b6:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
            size  = size - 16;
 800c2ba:	897b      	ldrh	r3, [r7, #10]
 800c2bc:	3b10      	subs	r3, #16
 800c2be:	817b      	strh	r3, [r7, #10]
        while( size != 0 )
 800c2c0:	897b      	ldrh	r3, [r7, #10]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d1e3      	bne.n	800c28e <SecureElementAesEncrypt+0x88>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 800c2c6:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
}
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	bd80      	pop	{r7, pc}

0800c2d4 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t* input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b088      	sub	sp, #32
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
 800c2dc:	460b      	mov	r3, r1
 800c2de:	70fb      	strb	r3, [r7, #3]
 800c2e0:	4613      	mov	r3, r2
 800c2e2:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d101      	bne.n	800c2ee <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c2ea:	2302      	movs	r3, #2
 800c2ec:	e02d      	b.n	800c34a <SecureElementDeriveAndStoreKey+0x76>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 800c2ee:	2306      	movs	r3, #6
 800c2f0:	77fb      	strb	r3, [r7, #31]

    // In case of MC_KE_KEY, only McRootKey can be used as root key
    if( targetKeyID == MC_KE_KEY )
 800c2f2:	78bb      	ldrb	r3, [r7, #2]
 800c2f4:	2b7f      	cmp	r3, #127	@ 0x7f
 800c2f6:	d104      	bne.n	800c302 <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 800c2f8:	78fb      	ldrb	r3, [r7, #3]
 800c2fa:	2b04      	cmp	r3, #4
 800c2fc:	d001      	beq.n	800c302 <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c2fe:	2303      	movs	r3, #3
 800c300:	e023      	b.n	800c34a <SecureElementDeriveAndStoreKey+0x76>
        }
    }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
    uint8_t key[16] = { 0 };
 800c302:	f107 030c 	add.w	r3, r7, #12
 800c306:	2200      	movs	r2, #0
 800c308:	601a      	str	r2, [r3, #0]
 800c30a:	605a      	str	r2, [r3, #4]
 800c30c:	609a      	str	r2, [r3, #8]
 800c30e:	60da      	str	r2, [r3, #12]
    // Derive key
    retval = SecureElementAesEncrypt( input, 16, rootKeyID, key );
 800c310:	f107 030c 	add.w	r3, r7, #12
 800c314:	78fa      	ldrb	r2, [r7, #3]
 800c316:	2110      	movs	r1, #16
 800c318:	6878      	ldr	r0, [r7, #4]
 800c31a:	f7ff ff74 	bl	800c206 <SecureElementAesEncrypt>
 800c31e:	4603      	mov	r3, r0
 800c320:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c322:	7ffb      	ldrb	r3, [r7, #31]
 800c324:	2b00      	cmp	r3, #0
 800c326:	d001      	beq.n	800c32c <SecureElementDeriveAndStoreKey+0x58>
    {
        return retval;
 800c328:	7ffb      	ldrb	r3, [r7, #31]
 800c32a:	e00e      	b.n	800c34a <SecureElementDeriveAndStoreKey+0x76>
    }

    // Store key
    retval = SecureElementSetKey( targetKeyID, key );
 800c32c:	f107 020c 	add.w	r2, r7, #12
 800c330:	78bb      	ldrb	r3, [r7, #2]
 800c332:	4611      	mov	r1, r2
 800c334:	4618      	mov	r0, r3
 800c336:	f7ff febb 	bl	800c0b0 <SecureElementSetKey>
 800c33a:	4603      	mov	r3, r0
 800c33c:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c33e:	7ffb      	ldrb	r3, [r7, #31]
 800c340:	2b00      	cmp	r3, #0
 800c342:	d001      	beq.n	800c348 <SecureElementDeriveAndStoreKey+0x74>
    {
        return retval;
 800c344:	7ffb      	ldrb	r3, [r7, #31]
 800c346:	e000      	b.n	800c34a <SecureElementDeriveAndStoreKey+0x76>
    }

    return SECURE_ELEMENT_SUCCESS;
 800c348:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800c34a:	4618      	mov	r0, r3
 800c34c:	3720      	adds	r7, #32
 800c34e:	46bd      	mov	sp, r7
 800c350:	bd80      	pop	{r7, pc}

0800c352 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEui,
                                                      uint16_t devNonce, uint8_t* encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t* decJoinAccept,
                                                      uint8_t* versionMinor )
{
 800c352:	b580      	push	{r7, lr}
 800c354:	b086      	sub	sp, #24
 800c356:	af00      	add	r7, sp, #0
 800c358:	60b9      	str	r1, [r7, #8]
 800c35a:	607b      	str	r3, [r7, #4]
 800c35c:	4603      	mov	r3, r0
 800c35e:	73fb      	strb	r3, [r7, #15]
 800c360:	4613      	mov	r3, r2
 800c362:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	2b00      	cmp	r3, #0
 800c368:	d005      	beq.n	800c376 <SecureElementProcessJoinAccept+0x24>
 800c36a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d002      	beq.n	800c376 <SecureElementProcessJoinAccept+0x24>
 800c370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c372:	2b00      	cmp	r3, #0
 800c374:	d101      	bne.n	800c37a <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c376:	2302      	movs	r3, #2
 800c378:	e064      	b.n	800c444 <SecureElementProcessJoinAccept+0xf2>
    }

    // Check that frame size isn't bigger than a JoinAccept with CFList size
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 800c37a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c37e:	2b21      	cmp	r3, #33	@ 0x21
 800c380:	d901      	bls.n	800c386 <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800c382:	2305      	movs	r3, #5
 800c384:	e05e      	b.n	800c444 <SecureElementProcessJoinAccept+0xf2>
    }

    // Determine decryption key
    KeyIdentifier_t encKeyID = NWK_KEY;
 800c386:	2301      	movs	r3, #1
 800c388:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 800c38a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c38e:	b29b      	uxth	r3, r3
 800c390:	461a      	mov	r2, r3
 800c392:	6879      	ldr	r1, [r7, #4]
 800c394:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c396:	f00a fe60 	bl	801705a <memcpy1>

    // Decrypt JoinAccept, skip MHDR
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	1c58      	adds	r0, r3, #1
 800c39e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c3a2:	b29b      	uxth	r3, r3
 800c3a4:	3b01      	subs	r3, #1
 800c3a6:	b299      	uxth	r1, r3
 800c3a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3aa:	3301      	adds	r3, #1
 800c3ac:	7dfa      	ldrb	r2, [r7, #23]
 800c3ae:	f7ff ff2a 	bl	800c206 <SecureElementAesEncrypt>
 800c3b2:	4603      	mov	r3, r0
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d001      	beq.n	800c3bc <SecureElementProcessJoinAccept+0x6a>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 800c3b8:	2307      	movs	r3, #7
 800c3ba:	e043      	b.n	800c444 <SecureElementProcessJoinAccept+0xf2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 800c3bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3be:	330b      	adds	r3, #11
 800c3c0:	781b      	ldrb	r3, [r3, #0]
 800c3c2:	09db      	lsrs	r3, r3, #7
 800c3c4:	b2da      	uxtb	r2, r3
 800c3c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3c8:	701a      	strb	r2, [r3, #0]

    uint32_t mic = 0;
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	613b      	str	r3, [r7, #16]

    mic = ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0 );
 800c3ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c3d2:	3b04      	subs	r3, #4
 800c3d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c3d6:	4413      	add	r3, r2
 800c3d8:	781b      	ldrb	r3, [r3, #0]
 800c3da:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8 );
 800c3dc:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c3e0:	3b03      	subs	r3, #3
 800c3e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c3e4:	4413      	add	r3, r2
 800c3e6:	781b      	ldrb	r3, [r3, #0]
 800c3e8:	021b      	lsls	r3, r3, #8
 800c3ea:	693a      	ldr	r2, [r7, #16]
 800c3ec:	4313      	orrs	r3, r2
 800c3ee:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16 );
 800c3f0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c3f4:	3b02      	subs	r3, #2
 800c3f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c3f8:	4413      	add	r3, r2
 800c3fa:	781b      	ldrb	r3, [r3, #0]
 800c3fc:	041b      	lsls	r3, r3, #16
 800c3fe:	693a      	ldr	r2, [r7, #16]
 800c400:	4313      	orrs	r3, r2
 800c402:	613b      	str	r3, [r7, #16]
    mic |= ( ( uint32_t ) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24 );
 800c404:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c408:	3b01      	subs	r3, #1
 800c40a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c40c:	4413      	add	r3, r2
 800c40e:	781b      	ldrb	r3, [r3, #0]
 800c410:	061b      	lsls	r3, r3, #24
 800c412:	693a      	ldr	r2, [r7, #16]
 800c414:	4313      	orrs	r3, r2
 800c416:	613b      	str	r3, [r7, #16]
    //  - Header buffer to be used for MIC computation
    //        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
    //        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]

    // Verify mic
    if( *versionMinor == 0 )
 800c418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c41a:	781b      	ldrb	r3, [r3, #0]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d10e      	bne.n	800c43e <SecureElementProcessJoinAccept+0xec>
    {
        // For LoRaWAN 1.0.x
        //   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
        //   CFListType)
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 800c420:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c424:	b29b      	uxth	r3, r3
 800c426:	3b04      	subs	r3, #4
 800c428:	b299      	uxth	r1, r3
 800c42a:	2301      	movs	r3, #1
 800c42c:	693a      	ldr	r2, [r7, #16]
 800c42e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c430:	f7ff feba 	bl	800c1a8 <SecureElementVerifyAesCmac>
 800c434:	4603      	mov	r3, r0
 800c436:	2b00      	cmp	r3, #0
 800c438:	d003      	beq.n	800c442 <SecureElementProcessJoinAccept+0xf0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 800c43a:	2301      	movs	r3, #1
 800c43c:	e002      	b.n	800c444 <SecureElementProcessJoinAccept+0xf2>
        }
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800c43e:	2304      	movs	r3, #4
 800c440:	e000      	b.n	800c444 <SecureElementProcessJoinAccept+0xf2>
    }

    return SECURE_ELEMENT_SUCCESS;
 800c442:	2300      	movs	r3, #0
}
 800c444:	4618      	mov	r0, r3
 800c446:	3718      	adds	r7, #24
 800c448:	46bd      	mov	sp, r7
 800c44a:	bd80      	pop	{r7, pc}

0800c44c <SecureElementSetDevEui>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAMAC_VERSION */

SecureElementStatus_t SecureElementSetDevEui( uint8_t* devEui )
{
 800c44c:	b580      	push	{r7, lr}
 800c44e:	b082      	sub	sp, #8
 800c450:	af00      	add	r7, sp, #0
 800c452:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d101      	bne.n	800c45e <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c45a:	2302      	movs	r3, #2
 800c45c:	e007      	b.n	800c46e <SecureElementSetDevEui+0x22>
    }
    memcpy1( SeNvm->DevEui, devEui, SE_EUI_SIZE );
 800c45e:	4b06      	ldr	r3, [pc, #24]	@ (800c478 <SecureElementSetDevEui+0x2c>)
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	2208      	movs	r2, #8
 800c464:	6879      	ldr	r1, [r7, #4]
 800c466:	4618      	mov	r0, r3
 800c468:	f00a fdf7 	bl	801705a <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800c46c:	2300      	movs	r3, #0
}
 800c46e:	4618      	mov	r0, r3
 800c470:	3708      	adds	r7, #8
 800c472:	46bd      	mov	sp, r7
 800c474:	bd80      	pop	{r7, pc}
 800c476:	bf00      	nop
 800c478:	2000073c 	.word	0x2000073c

0800c47c <SecureElementGetDevEui>:

uint8_t* SecureElementGetDevEui( void )
{
 800c47c:	b480      	push	{r7}
 800c47e:	af00      	add	r7, sp, #0
    return SeNvm->DevEui;
 800c480:	4b02      	ldr	r3, [pc, #8]	@ (800c48c <SecureElementGetDevEui+0x10>)
 800c482:	681b      	ldr	r3, [r3, #0]
}
 800c484:	4618      	mov	r0, r3
 800c486:	46bd      	mov	sp, r7
 800c488:	bc80      	pop	{r7}
 800c48a:	4770      	bx	lr
 800c48c:	2000073c 	.word	0x2000073c

0800c490 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t* joinEui )
{
 800c490:	b580      	push	{r7, lr}
 800c492:	b082      	sub	sp, #8
 800c494:	af00      	add	r7, sp, #0
 800c496:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d101      	bne.n	800c4a2 <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c49e:	2302      	movs	r3, #2
 800c4a0:	e008      	b.n	800c4b4 <SecureElementSetJoinEui+0x24>
    }
    memcpy1( SeNvm->JoinEui, joinEui, SE_EUI_SIZE );
 800c4a2:	4b06      	ldr	r3, [pc, #24]	@ (800c4bc <SecureElementSetJoinEui+0x2c>)
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	3308      	adds	r3, #8
 800c4a8:	2208      	movs	r2, #8
 800c4aa:	6879      	ldr	r1, [r7, #4]
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	f00a fdd4 	bl	801705a <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800c4b2:	2300      	movs	r3, #0
}
 800c4b4:	4618      	mov	r0, r3
 800c4b6:	3708      	adds	r7, #8
 800c4b8:	46bd      	mov	sp, r7
 800c4ba:	bd80      	pop	{r7, pc}
 800c4bc:	2000073c 	.word	0x2000073c

0800c4c0 <SecureElementGetJoinEui>:

uint8_t* SecureElementGetJoinEui( void )
{
 800c4c0:	b480      	push	{r7}
 800c4c2:	af00      	add	r7, sp, #0
    return SeNvm->JoinEui;
 800c4c4:	4b03      	ldr	r3, [pc, #12]	@ (800c4d4 <SecureElementGetJoinEui+0x14>)
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	3308      	adds	r3, #8
}
 800c4ca:	4618      	mov	r0, r3
 800c4cc:	46bd      	mov	sp, r7
 800c4ce:	bc80      	pop	{r7}
 800c4d0:	4770      	bx	lr
 800c4d2:	bf00      	nop
 800c4d4:	2000073c 	.word	0x2000073c

0800c4d8 <LmHandlerInit>:
 */
static bool LmHandlerPackageIsInitialized(uint8_t id);

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks, uint32_t fwVersion )
{
 800c4d8:	b580      	push	{r7, lr}
 800c4da:	b082      	sub	sp, #8
 800c4dc:	af00      	add	r7, sp, #0
 800c4de:	6078      	str	r0, [r7, #4]
 800c4e0:	6039      	str	r1, [r7, #0]
    LmHandlerCallbacks = handlerCallbacks;
 800c4e2:	4a23      	ldr	r2, [pc, #140]	@ (800c570 <LmHandlerInit+0x98>)
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800c4e8:	4b22      	ldr	r3, [pc, #136]	@ (800c574 <LmHandlerInit+0x9c>)
 800c4ea:	4a23      	ldr	r2, [pc, #140]	@ (800c578 <LmHandlerInit+0xa0>)
 800c4ec:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800c4ee:	4b21      	ldr	r3, [pc, #132]	@ (800c574 <LmHandlerInit+0x9c>)
 800c4f0:	4a22      	ldr	r2, [pc, #136]	@ (800c57c <LmHandlerInit+0xa4>)
 800c4f2:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800c4f4:	4b1f      	ldr	r3, [pc, #124]	@ (800c574 <LmHandlerInit+0x9c>)
 800c4f6:	4a22      	ldr	r2, [pc, #136]	@ (800c580 <LmHandlerInit+0xa8>)
 800c4f8:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800c4fa:	4b1e      	ldr	r3, [pc, #120]	@ (800c574 <LmHandlerInit+0x9c>)
 800c4fc:	4a21      	ldr	r2, [pc, #132]	@ (800c584 <LmHandlerInit+0xac>)
 800c4fe:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800c500:	4b1b      	ldr	r3, [pc, #108]	@ (800c570 <LmHandlerInit+0x98>)
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	4a20      	ldr	r2, [pc, #128]	@ (800c588 <LmHandlerInit+0xb0>)
 800c508:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800c50a:	4b19      	ldr	r3, [pc, #100]	@ (800c570 <LmHandlerInit+0x98>)
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	685b      	ldr	r3, [r3, #4]
 800c510:	4a1d      	ldr	r2, [pc, #116]	@ (800c588 <LmHandlerInit+0xb0>)
 800c512:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800c514:	4b16      	ldr	r3, [pc, #88]	@ (800c570 <LmHandlerInit+0x98>)
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	689b      	ldr	r3, [r3, #8]
 800c51a:	4a1b      	ldr	r2, [pc, #108]	@ (800c588 <LmHandlerInit+0xb0>)
 800c51c:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800c51e:	4b1a      	ldr	r3, [pc, #104]	@ (800c588 <LmHandlerInit+0xb0>)
 800c520:	4a1a      	ldr	r2, [pc, #104]	@ (800c58c <LmHandlerInit+0xb4>)
 800c522:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800c524:	4b12      	ldr	r3, [pc, #72]	@ (800c570 <LmHandlerInit+0x98>)
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	699b      	ldr	r3, [r3, #24]
 800c52a:	4a17      	ldr	r2, [pc, #92]	@ (800c588 <LmHandlerInit+0xb0>)
 800c52c:	6113      	str	r3, [r2, #16]

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    LmhpComplianceParams.FwVersion.Value = fwVersion;
 800c52e:	4a18      	ldr	r2, [pc, #96]	@ (800c590 <LmHandlerInit+0xb8>)
 800c530:	683b      	ldr	r3, [r7, #0]
 800c532:	6013      	str	r3, [r2, #0]
    LmhpComplianceParams.OnTxPeriodicityChanged = LmHandlerCallbacks->OnTxPeriodicityChanged;
 800c534:	4b0e      	ldr	r3, [pc, #56]	@ (800c570 <LmHandlerInit+0x98>)
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c53a:	4a15      	ldr	r2, [pc, #84]	@ (800c590 <LmHandlerInit+0xb8>)
 800c53c:	6053      	str	r3, [r2, #4]
    LmhpComplianceParams.OnTxFrameCtrlChanged = LmHandlerCallbacks->OnTxFrameCtrlChanged;
 800c53e:	4b0c      	ldr	r3, [pc, #48]	@ (800c570 <LmHandlerInit+0x98>)
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c544:	4a12      	ldr	r2, [pc, #72]	@ (800c590 <LmHandlerInit+0xb8>)
 800c546:	6093      	str	r3, [r2, #8]
    LmhpComplianceParams.OnPingSlotPeriodicityChanged = LmHandlerCallbacks->OnPingSlotPeriodicityChanged;
 800c548:	4b09      	ldr	r3, [pc, #36]	@ (800c570 <LmHandlerInit+0x98>)
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c54e:	4a10      	ldr	r2, [pc, #64]	@ (800c590 <LmHandlerInit+0xb8>)
 800c550:	60d3      	str	r3, [r2, #12]
#endif /* LORAMAC_VERSION */

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 800c552:	490f      	ldr	r1, [pc, #60]	@ (800c590 <LmHandlerInit+0xb8>)
 800c554:	2000      	movs	r0, #0
 800c556:	f000 fd87 	bl	800d068 <LmHandlerPackageRegister>
 800c55a:	4603      	mov	r3, r0
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d002      	beq.n	800c566 <LmHandlerInit+0x8e>
    {
        return LORAMAC_HANDLER_ERROR;
 800c560:	f04f 33ff 	mov.w	r3, #4294967295
 800c564:	e000      	b.n	800c568 <LmHandlerInit+0x90>
    if (LmhpPackagesRegistrationInit() != LORAMAC_HANDLER_SUCCESS)
    {
        return LORAMAC_HANDLER_ERROR;
    }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
    return LORAMAC_HANDLER_SUCCESS;
 800c566:	2300      	movs	r3, #0
}
 800c568:	4618      	mov	r0, r3
 800c56a:	3708      	adds	r7, #8
 800c56c:	46bd      	mov	sp, r7
 800c56e:	bd80      	pop	{r7, pc}
 800c570:	20000778 	.word	0x20000778
 800c574:	2000077c 	.word	0x2000077c
 800c578:	0800cd75 	.word	0x0800cd75
 800c57c:	0800cddd 	.word	0x0800cddd
 800c580:	0800cea9 	.word	0x0800cea9
 800c584:	0800cfc1 	.word	0x0800cfc1
 800c588:	2000078c 	.word	0x2000078c
 800c58c:	0800d439 	.word	0x0800d439
 800c590:	20000740 	.word	0x20000740

0800c594 <LmHandlerConfigure>:
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 800c594:	b580      	push	{r7, lr}
 800c596:	b094      	sub	sp, #80	@ 0x50
 800c598:	af04      	add	r7, sp, #16
 800c59a:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 800c59c:	2214      	movs	r2, #20
 800c59e:	6879      	ldr	r1, [r7, #4]
 800c5a0:	4891      	ldr	r0, [pc, #580]	@ (800c7e8 <LmHandlerConfigure+0x254>)
 800c5a2:	f00e f867 	bl	801a674 <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
    IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    IsUplinkTxPending = false;
 800c5a6:	4b91      	ldr	r3, [pc, #580]	@ (800c7ec <LmHandlerConfigure+0x258>)
 800c5a8:	2200      	movs	r2, #0
 800c5aa:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    loraInfo = LoraInfo_GetPtr();
 800c5ac:	f7fe fb0a 	bl	800abc4 <LoraInfo_GetPtr>
 800c5b0:	63f8      	str	r0, [r7, #60]	@ 0x3c

    if (0U == ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 800c5b2:	4b8d      	ldr	r3, [pc, #564]	@ (800c7e8 <LmHandlerConfigure+0x254>)
 800c5b4:	781b      	ldrb	r3, [r3, #0]
 800c5b6:	461a      	mov	r2, r3
 800c5b8:	2301      	movs	r3, #1
 800c5ba:	4093      	lsls	r3, r2
 800c5bc:	461a      	mov	r2, r3
 800c5be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5c0:	685b      	ldr	r3, [r3, #4]
 800c5c2:	4013      	ands	r3, r2
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d107      	bne.n	800c5d8 <LmHandlerConfigure+0x44>
    {
        MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 800c5c8:	4b89      	ldr	r3, [pc, #548]	@ (800c7f0 <LmHandlerConfigure+0x25c>)
 800c5ca:	2201      	movs	r2, #1
 800c5cc:	2100      	movs	r1, #0
 800c5ce:	2000      	movs	r0, #0
 800c5d0:	f00f f89a 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
        while (1) {}  /* error: Region is not defined in the MW */
 800c5d4:	bf00      	nop
 800c5d6:	e7fd      	b.n	800c5d4 <LmHandlerConfigure+0x40>
    }

    if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 800c5d8:	4b83      	ldr	r3, [pc, #524]	@ (800c7e8 <LmHandlerConfigure+0x254>)
 800c5da:	781b      	ldrb	r3, [r3, #0]
 800c5dc:	461a      	mov	r2, r3
 800c5de:	4985      	ldr	r1, [pc, #532]	@ (800c7f4 <LmHandlerConfigure+0x260>)
 800c5e0:	4885      	ldr	r0, [pc, #532]	@ (800c7f8 <LmHandlerConfigure+0x264>)
 800c5e2:	f004 fe95 	bl	8011310 <LoRaMacInitialization>
 800c5e6:	4603      	mov	r3, r0
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d002      	beq.n	800c5f2 <LmHandlerConfigure+0x5e>
    {
        return LORAMAC_HANDLER_ERROR;
 800c5ec:	f04f 33ff 	mov.w	r3, #4294967295
 800c5f0:	e0f5      	b.n	800c7de <LmHandlerConfigure+0x24a>
    }

    // Try the restore context from the Backup RAM structure if data retention is available
    mibReq.Type = MIB_NVM_CTXS;
 800c5f2:	2327      	movs	r3, #39	@ 0x27
 800c5f4:	763b      	strb	r3, [r7, #24]
    if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800c5f6:	f107 0318 	add.w	r3, r7, #24
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	f005 fbd8 	bl	8011db0 <LoRaMacMibSetRequestConfirm>
 800c600:	4603      	mov	r3, r0
 800c602:	2b00      	cmp	r3, #0
 800c604:	d103      	bne.n	800c60e <LmHandlerConfigure+0x7a>
    {
        CtxRestoreDone = true;
 800c606:	4b7d      	ldr	r3, [pc, #500]	@ (800c7fc <LmHandlerConfigure+0x268>)
 800c608:	2201      	movs	r2, #1
 800c60a:	701a      	strb	r2, [r3, #0]
 800c60c:	e02a      	b.n	800c664 <LmHandlerConfigure+0xd0>
    }
    else
    {
        // Restore context data backup from user callback (stored in FLASH)
        mibReq.Type = MIB_NVM_BKP_CTXS;
 800c60e:	2328      	movs	r3, #40	@ 0x28
 800c610:	763b      	strb	r3, [r7, #24]
        if (LmHandlerCallbacks->OnRestoreContextRequest != NULL)
 800c612:	4b7b      	ldr	r3, [pc, #492]	@ (800c800 <LmHandlerConfigure+0x26c>)
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	691b      	ldr	r3, [r3, #16]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d00c      	beq.n	800c636 <LmHandlerConfigure+0xa2>
        {
            LoRaMacMibGetRequestConfirm( &mibReq );
 800c61c:	f107 0318 	add.w	r3, r7, #24
 800c620:	4618      	mov	r0, r3
 800c622:	f005 fa1f 	bl	8011a64 <LoRaMacMibGetRequestConfirm>
            LmHandlerCallbacks->OnRestoreContextRequest(mibReq.Param.BackupContexts, sizeof(LoRaMacNvmData_t));
 800c626:	4b76      	ldr	r3, [pc, #472]	@ (800c800 <LmHandlerConfigure+0x26c>)
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	691b      	ldr	r3, [r3, #16]
 800c62c:	69fa      	ldr	r2, [r7, #28]
 800c62e:	f240 517c 	movw	r1, #1404	@ 0x57c
 800c632:	4610      	mov	r0, r2
 800c634:	4798      	blx	r3
        }
        // Restore context data from backup to main nvm structure
        mibReq.Type = MIB_NVM_CTXS;
 800c636:	2327      	movs	r3, #39	@ 0x27
 800c638:	763b      	strb	r3, [r7, #24]
        if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800c63a:	f107 0318 	add.w	r3, r7, #24
 800c63e:	4618      	mov	r0, r3
 800c640:	f005 fbb6 	bl	8011db0 <LoRaMacMibSetRequestConfirm>
 800c644:	4603      	mov	r3, r0
 800c646:	2b00      	cmp	r3, #0
 800c648:	d10c      	bne.n	800c664 <LmHandlerConfigure+0xd0>
        {
            mibReq.Type = MIB_NETWORK_ACTIVATION;
 800c64a:	2301      	movs	r3, #1
 800c64c:	763b      	strb	r3, [r7, #24]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800c64e:	f107 0318 	add.w	r3, r7, #24
 800c652:	4618      	mov	r0, r3
 800c654:	f005 fa06 	bl	8011a64 <LoRaMacMibGetRequestConfirm>
            if (mibReq.Param.NetworkActivation != ACTIVATION_TYPE_NONE)
 800c658:	7f3b      	ldrb	r3, [r7, #28]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d002      	beq.n	800c664 <LmHandlerConfigure+0xd0>
            {
                CtxRestoreDone = true;
 800c65e:	4b67      	ldr	r3, [pc, #412]	@ (800c7fc <LmHandlerConfigure+0x268>)
 800c660:	2201      	movs	r2, #1
 800c662:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if (CtxRestoreDone == true)
 800c664:	4b65      	ldr	r3, [pc, #404]	@ (800c7fc <LmHandlerConfigure+0x268>)
 800c666:	781b      	ldrb	r3, [r3, #0]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d02a      	beq.n	800c6c2 <LmHandlerConfigure+0x12e>
    {
        if ( LmHandlerCallbacks->OnNvmDataChange != NULL )
 800c66c:	4b64      	ldr	r3, [pc, #400]	@ (800c800 <LmHandlerConfigure+0x26c>)
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	69db      	ldr	r3, [r3, #28]
 800c672:	2b00      	cmp	r3, #0
 800c674:	d004      	beq.n	800c680 <LmHandlerConfigure+0xec>
        {
            LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_RESTORE );
 800c676:	4b62      	ldr	r3, [pc, #392]	@ (800c800 <LmHandlerConfigure+0x26c>)
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	69db      	ldr	r3, [r3, #28]
 800c67c:	2000      	movs	r0, #0
 800c67e:	4798      	blx	r3
        }

        mibReq.Type = MIB_DEV_ADDR;
 800c680:	2306      	movs	r3, #6
 800c682:	763b      	strb	r3, [r7, #24]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800c684:	f107 0318 	add.w	r3, r7, #24
 800c688:	4618      	mov	r0, r3
 800c68a:	f005 f9eb 	bl	8011a64 <LoRaMacMibGetRequestConfirm>
        CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800c68e:	69fb      	ldr	r3, [r7, #28]
 800c690:	4a5c      	ldr	r2, [pc, #368]	@ (800c804 <LmHandlerConfigure+0x270>)
 800c692:	6153      	str	r3, [r2, #20]

        mibReq.Type = MIB_NVM_CTXS;
 800c694:	2327      	movs	r3, #39	@ 0x27
 800c696:	763b      	strb	r3, [r7, #24]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800c698:	f107 0318 	add.w	r3, r7, #24
 800c69c:	4618      	mov	r0, r3
 800c69e:	f005 f9e1 	bl	8011a64 <LoRaMacMibGetRequestConfirm>

        LmHandlerParams.ActiveRegion = mibReq.Param.Contexts->MacGroup2.Region;
 800c6a2:	69fb      	ldr	r3, [r7, #28]
 800c6a4:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800c6a8:	4b4f      	ldr	r3, [pc, #316]	@ (800c7e8 <LmHandlerConfigure+0x254>)
 800c6aa:	701a      	strb	r2, [r3, #0]
        LmHandlerParams.DefaultClass = mibReq.Param.Contexts->MacGroup2.DeviceClass;
 800c6ac:	69fb      	ldr	r3, [r7, #28]
 800c6ae:	f893 2104 	ldrb.w	r2, [r3, #260]	@ 0x104
 800c6b2:	4b4d      	ldr	r3, [pc, #308]	@ (800c7e8 <LmHandlerConfigure+0x254>)
 800c6b4:	705a      	strb	r2, [r3, #1]
        LmHandlerParams.AdrEnable = mibReq.Param.Contexts->MacGroup2.AdrCtrlOn;
 800c6b6:	69fb      	ldr	r3, [r7, #28]
 800c6b8:	f893 2106 	ldrb.w	r2, [r3, #262]	@ 0x106
 800c6bc:	4b4a      	ldr	r3, [pc, #296]	@ (800c7e8 <LmHandlerConfigure+0x254>)
 800c6be:	709a      	strb	r2, [r3, #2]
 800c6c0:	e019      	b.n	800c6f6 <LmHandlerConfigure+0x162>
    }
    else
    {
        mibReq.Type = MIB_NET_ID;
 800c6c2:	2305      	movs	r3, #5
 800c6c4:	763b      	strb	r3, [r7, #24]
        mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	61fb      	str	r3, [r7, #28]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800c6ca:	f107 0318 	add.w	r3, r7, #24
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	f005 fb6e 	bl	8011db0 <LoRaMacMibSetRequestConfirm>

#if ( STATIC_DEVICE_ADDRESS != 1 )
        CommissioningParams.DevAddr = LmHandlerCallbacks->GetDevAddr();
 800c6d4:	4b4a      	ldr	r3, [pc, #296]	@ (800c800 <LmHandlerConfigure+0x26c>)
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	68db      	ldr	r3, [r3, #12]
 800c6da:	4798      	blx	r3
 800c6dc:	4603      	mov	r3, r0
 800c6de:	4a49      	ldr	r2, [pc, #292]	@ (800c804 <LmHandlerConfigure+0x270>)
 800c6e0:	6153      	str	r3, [r2, #20]
#endif /* STATIC_DEVICE_ADDRESS != 1 */

        mibReq.Type = MIB_DEV_ADDR;
 800c6e2:	2306      	movs	r3, #6
 800c6e4:	763b      	strb	r3, [r7, #24]
        mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 800c6e6:	4b47      	ldr	r3, [pc, #284]	@ (800c804 <LmHandlerConfigure+0x270>)
 800c6e8:	695b      	ldr	r3, [r3, #20]
 800c6ea:	61fb      	str	r3, [r7, #28]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800c6ec:	f107 0318 	add.w	r3, r7, #24
 800c6f0:	4618      	mov	r0, r3
 800c6f2:	f005 fb5d 	bl	8011db0 <LoRaMacMibSetRequestConfirm>
    }
    // Read secure-element DEV_EUI and JOIN_EUI values.
    mibReq.Type = MIB_DEV_EUI;
 800c6f6:	2302      	movs	r3, #2
 800c6f8:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800c6fa:	f107 0318 	add.w	r3, r7, #24
 800c6fe:	4618      	mov	r0, r3
 800c700:	f005 f9b0 	bl	8011a64 <LoRaMacMibGetRequestConfirm>
    memcpy1( CommissioningParams.DevEui, mibReq.Param.DevEui, 8 );
 800c704:	69fb      	ldr	r3, [r7, #28]
 800c706:	2208      	movs	r2, #8
 800c708:	4619      	mov	r1, r3
 800c70a:	483e      	ldr	r0, [pc, #248]	@ (800c804 <LmHandlerConfigure+0x270>)
 800c70c:	f00a fca5 	bl	801705a <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 800c710:	2303      	movs	r3, #3
 800c712:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800c714:	f107 0318 	add.w	r3, r7, #24
 800c718:	4618      	mov	r0, r3
 800c71a:	f005 f9a3 	bl	8011a64 <LoRaMacMibGetRequestConfirm>
    memcpy1( CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8 );
 800c71e:	69fb      	ldr	r3, [r7, #28]
 800c720:	2208      	movs	r2, #8
 800c722:	4619      	mov	r1, r3
 800c724:	4838      	ldr	r0, [pc, #224]	@ (800c808 <LmHandlerConfigure+0x274>)
 800c726:	f00a fc98 	bl	801705a <memcpy1>

    SecureElementPrintKeys();
 800c72a:	f7ff fc21 	bl	800bf70 <SecureElementPrintKeys>
    MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr:     %02X:%02X:%02X:%02X\r\n",
 800c72e:	4b37      	ldr	r3, [pc, #220]	@ (800c80c <LmHandlerConfigure+0x278>)
 800c730:	781b      	ldrb	r3, [r3, #0]
 800c732:	461a      	mov	r2, r3
 800c734:	4b36      	ldr	r3, [pc, #216]	@ (800c810 <LmHandlerConfigure+0x27c>)
 800c736:	781b      	ldrb	r3, [r3, #0]
 800c738:	4619      	mov	r1, r3
 800c73a:	4b36      	ldr	r3, [pc, #216]	@ (800c814 <LmHandlerConfigure+0x280>)
 800c73c:	781b      	ldrb	r3, [r3, #0]
 800c73e:	4618      	mov	r0, r3
 800c740:	4b35      	ldr	r3, [pc, #212]	@ (800c818 <LmHandlerConfigure+0x284>)
 800c742:	781b      	ldrb	r3, [r3, #0]
 800c744:	9303      	str	r3, [sp, #12]
 800c746:	9002      	str	r0, [sp, #8]
 800c748:	9101      	str	r1, [sp, #4]
 800c74a:	9200      	str	r2, [sp, #0]
 800c74c:	4b33      	ldr	r3, [pc, #204]	@ (800c81c <LmHandlerConfigure+0x288>)
 800c74e:	2200      	movs	r2, #0
 800c750:	2100      	movs	r1, #0
 800c752:	2002      	movs	r0, #2
 800c754:	f00e ffd8 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 800c758:	230f      	movs	r3, #15
 800c75a:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800c75c:	2301      	movs	r3, #1
 800c75e:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800c760:	f107 0318 	add.w	r3, r7, #24
 800c764:	4618      	mov	r0, r3
 800c766:	f005 fb23 	bl	8011db0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 800c76a:	2310      	movs	r3, #16
 800c76c:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800c76e:	2300      	movs	r3, #0
 800c770:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800c772:	f107 0318 	add.w	r3, r7, #24
 800c776:	4618      	mov	r0, r3
 800c778:	f005 fb1a 	bl	8011db0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 800c77c:	2304      	movs	r3, #4
 800c77e:	763b      	strb	r3, [r7, #24]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800c780:	4b19      	ldr	r3, [pc, #100]	@ (800c7e8 <LmHandlerConfigure+0x254>)
 800c782:	789b      	ldrb	r3, [r3, #2]
 800c784:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800c786:	f107 0318 	add.w	r3, r7, #24
 800c78a:	4618      	mov	r0, r3
 800c78c:	f005 fb10 	bl	8011db0 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_RXB_C_TIMEOUT;
 800c790:	2338      	movs	r3, #56	@ 0x38
 800c792:	763b      	strb	r3, [r7, #24]
    mibReq.Param.RxBCTimeout = LmHandlerParams.RxBCTimeout;
 800c794:	4b14      	ldr	r3, [pc, #80]	@ (800c7e8 <LmHandlerConfigure+0x254>)
 800c796:	691b      	ldr	r3, [r3, #16]
 800c798:	61fb      	str	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800c79a:	f107 0318 	add.w	r3, r7, #24
 800c79e:	4618      	mov	r0, r3
 800c7a0:	f005 fb06 	bl	8011db0 <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800c7a4:	230f      	movs	r3, #15
 800c7a6:	743b      	strb	r3, [r7, #16]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800c7a8:	4b0f      	ldr	r3, [pc, #60]	@ (800c7e8 <LmHandlerConfigure+0x254>)
 800c7aa:	781b      	ldrb	r3, [r3, #0]
 800c7ac:	f107 0210 	add.w	r2, r7, #16
 800c7b0:	4611      	mov	r1, r2
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	f008 f9b0 	bl	8014b18 <RegionGetPhyParam>
 800c7b8:	4603      	mov	r3, r0
 800c7ba:	60fb      	str	r3, [r7, #12]
    LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	bf14      	ite	ne
 800c7c2:	2301      	movne	r3, #1
 800c7c4:	2300      	moveq	r3, #0
 800c7c6:	b2da      	uxtb	r2, r3
 800c7c8:	4b07      	ldr	r3, [pc, #28]	@ (800c7e8 <LmHandlerConfigure+0x254>)
 800c7ca:	719a      	strb	r2, [r3, #6]

    // Set system maximum tolerated rx error in milliseconds
    LmHandlerSetSystemMaxRxError( 20 );
 800c7cc:	2014      	movs	r0, #20
 800c7ce:	f000 fab9 	bl	800cd44 <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800c7d2:	4b05      	ldr	r3, [pc, #20]	@ (800c7e8 <LmHandlerConfigure+0x254>)
 800c7d4:	799b      	ldrb	r3, [r3, #6]
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	f006 f918 	bl	8012a0c <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 800c7dc:	2300      	movs	r3, #0
}
 800c7de:	4618      	mov	r0, r3
 800c7e0:	3740      	adds	r7, #64	@ 0x40
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	bd80      	pop	{r7, pc}
 800c7e6:	bf00      	nop
 800c7e8:	20000764 	.word	0x20000764
 800c7ec:	200007a4 	.word	0x200007a4
 800c7f0:	0801edb4 	.word	0x0801edb4
 800c7f4:	2000078c 	.word	0x2000078c
 800c7f8:	2000077c 	.word	0x2000077c
 800c7fc:	2000089a 	.word	0x2000089a
 800c800:	20000778 	.word	0x20000778
 800c804:	20000078 	.word	0x20000078
 800c808:	20000080 	.word	0x20000080
 800c80c:	2000008f 	.word	0x2000008f
 800c810:	2000008e 	.word	0x2000008e
 800c814:	2000008d 	.word	0x2000008d
 800c818:	2000008c 	.word	0x2000008c
 800c81c:	0801ee00 	.word	0x0801ee00

0800c820 <LmHandlerProcess>:

    return false;
}

void LmHandlerProcess( void )
{
 800c820:	b580      	push	{r7, lr}
 800c822:	b082      	sub	sp, #8
 800c824:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    // Processes the LoRaMac events
    LoRaMacProcess( );
 800c826:	f002 fd45 	bl	800f2b4 <LoRaMacProcess>

    // Call all packages process functions
    LmHandlerPackagesProcess( );
 800c82a:	f000 fd3b 	bl	800d2a4 <LmHandlerPackagesProcess>

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Check if a package transmission is pending.
    // If it is the case exit function earlier
    if( LmHandlerPackageIsTxPending( ) == true )
 800c82e:	f000 fd0f 	bl	800d250 <LmHandlerPackageIsTxPending>
 800c832:	4603      	mov	r3, r0
 800c834:	2b00      	cmp	r3, #0
 800c836:	d117      	bne.n	800c868 <LmHandlerProcess+0x48>
    {
        return;
    }

    // If a MAC layer scheduled uplink is still pending try to send it.
    if( IsUplinkTxPending == true )
 800c838:	4b0d      	ldr	r3, [pc, #52]	@ (800c870 <LmHandlerProcess+0x50>)
 800c83a:	781b      	ldrb	r3, [r3, #0]
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d014      	beq.n	800c86a <LmHandlerProcess+0x4a>
    {
        // Send an empty message
        LmHandlerAppData_t appData =
 800c840:	2300      	movs	r3, #0
 800c842:	703b      	strb	r3, [r7, #0]
 800c844:	2300      	movs	r3, #0
 800c846:	707b      	strb	r3, [r7, #1]
 800c848:	2300      	movs	r3, #0
 800c84a:	607b      	str	r3, [r7, #4]
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0,
        };

        if( LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false ) == LORAMAC_HANDLER_SUCCESS )
 800c84c:	4b09      	ldr	r3, [pc, #36]	@ (800c874 <LmHandlerProcess+0x54>)
 800c84e:	78d9      	ldrb	r1, [r3, #3]
 800c850:	463b      	mov	r3, r7
 800c852:	2200      	movs	r2, #0
 800c854:	4618      	mov	r0, r3
 800c856:	f000 f8b7 	bl	800c9c8 <LmHandlerSend>
 800c85a:	4603      	mov	r3, r0
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d104      	bne.n	800c86a <LmHandlerProcess+0x4a>
        {
            IsUplinkTxPending = false;
 800c860:	4b03      	ldr	r3, [pc, #12]	@ (800c870 <LmHandlerProcess+0x50>)
 800c862:	2200      	movs	r2, #0
 800c864:	701a      	strb	r2, [r3, #0]
 800c866:	e000      	b.n	800c86a <LmHandlerProcess+0x4a>
        return;
 800c868:	bf00      	nop
        }
    }
#endif /* LORAMAC_VERSION */
}
 800c86a:	3708      	adds	r7, #8
 800c86c:	46bd      	mov	sp, r7
 800c86e:	bd80      	pop	{r7, pc}
 800c870:	200007a4 	.word	0x200007a4
 800c874:	20000764 	.word	0x20000764

0800c878 <LmHandlerGetDutyCycleWaitTime>:

TimerTime_t LmHandlerGetDutyCycleWaitTime( void )
{
 800c878:	b480      	push	{r7}
 800c87a:	af00      	add	r7, sp, #0
    return DutyCycleWaitTime;
 800c87c:	4b02      	ldr	r3, [pc, #8]	@ (800c888 <LmHandlerGetDutyCycleWaitTime+0x10>)
 800c87e:	681b      	ldr	r3, [r3, #0]
}
 800c880:	4618      	mov	r0, r3
 800c882:	46bd      	mov	sp, r7
 800c884:	bc80      	pop	{r7}
 800c886:	4770      	bx	lr
 800c888:	200007a0 	.word	0x200007a0

0800c88c <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode, bool forceRejoin )
{
 800c88c:	b580      	push	{r7, lr}
 800c88e:	b090      	sub	sp, #64	@ 0x40
 800c890:	af00      	add	r7, sp, #0
 800c892:	4603      	mov	r3, r0
 800c894:	460a      	mov	r2, r1
 800c896:	71fb      	strb	r3, [r7, #7]
 800c898:	4613      	mov	r3, r2
 800c89a:	71bb      	strb	r3, [r7, #6]
#endif /* ACTIVATION_BY_PERSONALIZATION */
#endif /* LORAWAN_KMS */

    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_JOIN;
 800c89c:	2301      	movs	r3, #1
 800c89e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800c8a2:	4b36      	ldr	r3, [pc, #216]	@ (800c97c <LmHandlerJoin+0xf0>)
 800c8a4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800c8a8:	b2db      	uxtb	r3, r3
 800c8aa:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

    if ( mode == ACTIVATION_TYPE_OTAA )
 800c8ae:	79fb      	ldrb	r3, [r7, #7]
 800c8b0:	2b02      	cmp	r3, #2
 800c8b2:	d10b      	bne.n	800c8cc <LmHandlerJoin+0x40>
    {
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800c8b4:	2302      	movs	r3, #2
 800c8b6:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800c8ba:	4b31      	ldr	r3, [pc, #196]	@ (800c980 <LmHandlerJoin+0xf4>)
 800c8bc:	2202      	movs	r2, #2
 800c8be:	719a      	strb	r2, [r3, #6]
        JoinParams.forceRejoin = forceRejoin;
 800c8c0:	4a2f      	ldr	r2, [pc, #188]	@ (800c980 <LmHandlerJoin+0xf4>)
 800c8c2:	79bb      	ldrb	r3, [r7, #6]
 800c8c4:	71d3      	strb	r3, [r2, #7]
        LoRaMacStart();
 800c8c6:	f004 ffdb 	bl	8011880 <LoRaMacStart>
 800c8ca:	e041      	b.n	800c950 <LmHandlerJoin+0xc4>
    }
    else
    {
        MibRequestConfirm_t mibReq;

        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_ABP;
 800c8cc:	2301      	movs	r3, #1
 800c8ce:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800c8d2:	4b2b      	ldr	r3, [pc, #172]	@ (800c980 <LmHandlerJoin+0xf4>)
 800c8d4:	2201      	movs	r2, #1
 800c8d6:	719a      	strb	r2, [r3, #6]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800c8d8:	4b28      	ldr	r3, [pc, #160]	@ (800c97c <LmHandlerJoin+0xf0>)
 800c8da:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800c8de:	4b28      	ldr	r3, [pc, #160]	@ (800c980 <LmHandlerJoin+0xf4>)
 800c8e0:	711a      	strb	r2, [r3, #4]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800c8e2:	4b27      	ldr	r3, [pc, #156]	@ (800c980 <LmHandlerJoin+0xf4>)
 800c8e4:	2200      	movs	r2, #0
 800c8e6:	715a      	strb	r2, [r3, #5]
        JoinParams.forceRejoin = forceRejoin;
 800c8e8:	4a25      	ldr	r2, [pc, #148]	@ (800c980 <LmHandlerJoin+0xf4>)
 800c8ea:	79bb      	ldrb	r3, [r7, #6]
 800c8ec:	71d3      	strb	r3, [r2, #7]

        if (CtxRestoreDone == false)
 800c8ee:	4b25      	ldr	r3, [pc, #148]	@ (800c984 <LmHandlerJoin+0xf8>)
 800c8f0:	781b      	ldrb	r3, [r3, #0]
 800c8f2:	f083 0301 	eor.w	r3, r3, #1
 800c8f6:	b2db      	uxtb	r3, r3
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d01e      	beq.n	800c93a <LmHandlerJoin+0xae>
        {
            // Configure the default datarate
            mibReq.Type = MIB_CHANNELS_DEFAULT_DATARATE;
 800c8fc:	231f      	movs	r3, #31
 800c8fe:	723b      	strb	r3, [r7, #8]
            mibReq.Param.ChannelsDefaultDatarate = LmHandlerParams.TxDatarate;
 800c900:	4b1e      	ldr	r3, [pc, #120]	@ (800c97c <LmHandlerJoin+0xf0>)
 800c902:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800c906:	733b      	strb	r3, [r7, #12]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800c908:	f107 0308 	add.w	r3, r7, #8
 800c90c:	4618      	mov	r0, r3
 800c90e:	f005 fa4f 	bl	8011db0 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_DATARATE;
 800c912:	2320      	movs	r3, #32
 800c914:	723b      	strb	r3, [r7, #8]
            mibReq.Param.ChannelsDatarate = LmHandlerParams.TxDatarate;
 800c916:	4b19      	ldr	r3, [pc, #100]	@ (800c97c <LmHandlerJoin+0xf0>)
 800c918:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800c91c:	733b      	strb	r3, [r7, #12]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800c91e:	f107 0308 	add.w	r3, r7, #8
 800c922:	4618      	mov	r0, r3
 800c924:	f005 fa44 	bl	8011db0 <LoRaMacMibSetRequestConfirm>

            /* Tell the MAC layer which network server version are we connecting too. */
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800c928:	2329      	movs	r3, #41	@ 0x29
 800c92a:	723b      	strb	r3, [r7, #8]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800c92c:	4b16      	ldr	r3, [pc, #88]	@ (800c988 <LmHandlerJoin+0xfc>)
 800c92e:	60fb      	str	r3, [r7, #12]
            LoRaMacMibSetRequestConfirm(&mibReq);
 800c930:	f107 0308 	add.w	r3, r7, #8
 800c934:	4618      	mov	r0, r3
 800c936:	f005 fa3b 	bl	8011db0 <LoRaMacMibSetRequestConfirm>
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            SecureElementSetObjHandler(APP_S_KEY, KMS_APP_S_KEY_OBJECT_HANDLE);
#endif  /* LORAWAN_KMS == 1 */
        }

        LoRaMacStart();
 800c93a:	f004 ffa1 	bl	8011880 <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800c93e:	2301      	movs	r3, #1
 800c940:	723b      	strb	r3, [r7, #8]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800c942:	2301      	movs	r3, #1
 800c944:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800c946:	f107 0308 	add.w	r3, r7, #8
 800c94a:	4618      	mov	r0, r3
 800c94c:	f005 fa30 	bl	8011db0 <LoRaMacMibSetRequestConfirm>
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
#endif
    }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if ((CtxRestoreDone == false) || (forceRejoin == true))
 800c950:	4b0c      	ldr	r3, [pc, #48]	@ (800c984 <LmHandlerJoin+0xf8>)
 800c952:	781b      	ldrb	r3, [r3, #0]
 800c954:	f083 0301 	eor.w	r3, r3, #1
 800c958:	b2db      	uxtb	r3, r3
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d102      	bne.n	800c964 <LmHandlerJoin+0xd8>
 800c95e:	79bb      	ldrb	r3, [r7, #6]
 800c960:	2b00      	cmp	r3, #0
 800c962:	d004      	beq.n	800c96e <LmHandlerJoin+0xe2>
    {
        // Starts the join procedure
        LoRaMacMlmeRequest( &mlmeReq );
 800c964:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800c968:	4618      	mov	r0, r3
 800c96a:	f005 fd91 	bl	8012490 <LoRaMacMlmeRequest>
    }
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800c96e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c970:	4a06      	ldr	r2, [pc, #24]	@ (800c98c <LmHandlerJoin+0x100>)
 800c972:	6013      	str	r3, [r2, #0]
#endif /* LORAMAC_VERSION */
}
 800c974:	bf00      	nop
 800c976:	3740      	adds	r7, #64	@ 0x40
 800c978:	46bd      	mov	sp, r7
 800c97a:	bd80      	pop	{r7, pc}
 800c97c:	20000764 	.word	0x20000764
 800c980:	20000090 	.word	0x20000090
 800c984:	2000089a 	.word	0x2000089a
 800c988:	01000400 	.word	0x01000400
 800c98c:	200007a0 	.word	0x200007a0

0800c990 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b08a      	sub	sp, #40	@ 0x28
 800c994:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800c996:	2301      	movs	r3, #1
 800c998:	703b      	strb	r3, [r7, #0]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800c99a:	463b      	mov	r3, r7
 800c99c:	4618      	mov	r0, r3
 800c99e:	f005 f861 	bl	8011a64 <LoRaMacMibGetRequestConfirm>
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if( status == LORAMAC_STATUS_OK )
 800c9a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d106      	bne.n	800c9be <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800c9b0:	793b      	ldrb	r3, [r7, #4]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d101      	bne.n	800c9ba <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 800c9b6:	2300      	movs	r3, #0
 800c9b8:	e002      	b.n	800c9c0 <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 800c9ba:	2301      	movs	r3, #1
 800c9bc:	e000      	b.n	800c9c0 <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 800c9be:	2300      	movs	r3, #0
    }
}
 800c9c0:	4618      	mov	r0, r3
 800c9c2:	3728      	adds	r7, #40	@ 0x28
 800c9c4:	46bd      	mov	sp, r7
 800c9c6:	bd80      	pop	{r7, pc}

0800c9c8 <LmHandlerSend>:

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed, bool allowDelayedTx )
{
 800c9c8:	b580      	push	{r7, lr}
 800c9ca:	b08a      	sub	sp, #40	@ 0x28
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	6078      	str	r0, [r7, #4]
 800c9d0:	460b      	mov	r3, r1
 800c9d2:	70fb      	strb	r3, [r7, #3]
 800c9d4:	4613      	mov	r3, r2
 800c9d6:	70bb      	strb	r3, [r7, #2]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800c9d8:	23ff      	movs	r3, #255	@ 0xff
 800c9da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if (LoRaMacIsBusy() == true)
 800c9de:	f002 f9c9 	bl	800ed74 <LoRaMacIsBusy>
 800c9e2:	4603      	mov	r3, r0
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d002      	beq.n	800c9ee <LmHandlerSend+0x26>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800c9e8:	f06f 0301 	mvn.w	r3, #1
 800c9ec:	e0a3      	b.n	800cb36 <LmHandlerSend+0x16e>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800c9ee:	f7ff ffcf 	bl	800c990 <LmHandlerJoinStatus>
 800c9f2:	4603      	mov	r3, r0
 800c9f4:	2b01      	cmp	r3, #1
 800c9f6:	d00a      	beq.n	800ca0e <LmHandlerSend+0x46>
    {
        // The network isn't joined, try again.
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 800c9f8:	4b51      	ldr	r3, [pc, #324]	@ (800cb40 <LmHandlerSend+0x178>)
 800c9fa:	799b      	ldrb	r3, [r3, #6]
 800c9fc:	4a50      	ldr	r2, [pc, #320]	@ (800cb40 <LmHandlerSend+0x178>)
 800c9fe:	79d2      	ldrb	r2, [r2, #7]
 800ca00:	4611      	mov	r1, r2
 800ca02:	4618      	mov	r0, r3
 800ca04:	f7ff ff42 	bl	800c88c <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800ca08:	f06f 0302 	mvn.w	r3, #2
 800ca0c:	e093      	b.n	800cb36 <LmHandlerSend+0x16e>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
    }
#endif /* LORAMAC_VERSION */

    TxParams.MsgType = isTxConfirmed;
 800ca0e:	4a4d      	ldr	r2, [pc, #308]	@ (800cb44 <LmHandlerSend+0x17c>)
 800ca10:	78fb      	ldrb	r3, [r7, #3]
 800ca12:	7213      	strb	r3, [r2, #8]
    mcpsReq.Type = ( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG ) ? MCPS_UNCONFIRMED : MCPS_CONFIRMED;
 800ca14:	78fb      	ldrb	r3, [r7, #3]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	bf14      	ite	ne
 800ca1a:	2301      	movne	r3, #1
 800ca1c:	2300      	moveq	r3, #0
 800ca1e:	b2db      	uxtb	r3, r3
 800ca20:	743b      	strb	r3, [r7, #16]
    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800ca22:	4b49      	ldr	r3, [pc, #292]	@ (800cb48 <LmHandlerSend+0x180>)
 800ca24:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800ca28:	77bb      	strb	r3, [r7, #30]
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	785b      	ldrb	r3, [r3, #1]
 800ca2e:	f107 020c 	add.w	r2, r7, #12
 800ca32:	4611      	mov	r1, r2
 800ca34:	4618      	mov	r0, r3
 800ca36:	f004 ff85 	bl	8011944 <LoRaMacQueryTxPossible>
 800ca3a:	4603      	mov	r3, r0
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d009      	beq.n	800ca54 <LmHandlerSend+0x8c>
    {
        // Send empty frame in order to flush MAC commands
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800ca40:	2300      	movs	r3, #0
 800ca42:	743b      	strb	r3, [r7, #16]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800ca44:	2300      	movs	r3, #0
 800ca46:	61bb      	str	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800ca48:	2300      	movs	r3, #0
 800ca4a:	83bb      	strh	r3, [r7, #28]
        lmhStatus = LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED;
 800ca4c:	23f9      	movs	r3, #249	@ 0xf9
 800ca4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ca52:	e008      	b.n	800ca66 <LmHandlerSend+0x9e>
    }
    else
    {
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	781b      	ldrb	r3, [r3, #0]
 800ca58:	753b      	strb	r3, [r7, #20]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	785b      	ldrb	r3, [r3, #1]
 800ca5e:	83bb      	strh	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	685b      	ldr	r3, [r3, #4]
 800ca64:	61bb      	str	r3, [r7, #24]
    }

    TxParams.AppData = *appData;
 800ca66:	4b37      	ldr	r3, [pc, #220]	@ (800cb44 <LmHandlerSend+0x17c>)
 800ca68:	687a      	ldr	r2, [r7, #4]
 800ca6a:	3310      	adds	r3, #16
 800ca6c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ca70:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800ca74:	4b34      	ldr	r3, [pc, #208]	@ (800cb48 <LmHandlerSend+0x180>)
 800ca76:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800ca7a:	4b32      	ldr	r3, [pc, #200]	@ (800cb44 <LmHandlerSend+0x17c>)
 800ca7c:	729a      	strb	r2, [r3, #10]

    status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 800ca7e:	78ba      	ldrb	r2, [r7, #2]
 800ca80:	f107 0310 	add.w	r3, r7, #16
 800ca84:	4611      	mov	r1, r2
 800ca86:	4618      	mov	r0, r3
 800ca88:	f005 fe88 	bl	801279c <LoRaMacMcpsRequest>
 800ca8c:	4603      	mov	r3, r0
 800ca8e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    DutyCycleWaitTime = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800ca92:	6a3b      	ldr	r3, [r7, #32]
 800ca94:	4a2d      	ldr	r2, [pc, #180]	@ (800cb4c <LmHandlerSend+0x184>)
 800ca96:	6013      	str	r3, [r2, #0]

    switch (status)
 800ca98:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ca9c:	2b11      	cmp	r3, #17
 800ca9e:	d843      	bhi.n	800cb28 <LmHandlerSend+0x160>
 800caa0:	a201      	add	r2, pc, #4	@ (adr r2, 800caa8 <LmHandlerSend+0xe0>)
 800caa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800caa6:	bf00      	nop
 800caa8:	0800caf1 	.word	0x0800caf1
 800caac:	0800cb09 	.word	0x0800cb09
 800cab0:	0800cb29 	.word	0x0800cb29
 800cab4:	0800cb29 	.word	0x0800cb29
 800cab8:	0800cb29 	.word	0x0800cb29
 800cabc:	0800cb29 	.word	0x0800cb29
 800cac0:	0800cb29 	.word	0x0800cb29
 800cac4:	0800cb11 	.word	0x0800cb11
 800cac8:	0800cb29 	.word	0x0800cb29
 800cacc:	0800cb29 	.word	0x0800cb29
 800cad0:	0800cb29 	.word	0x0800cb29
 800cad4:	0800cb21 	.word	0x0800cb21
 800cad8:	0800cb29 	.word	0x0800cb29
 800cadc:	0800cb29 	.word	0x0800cb29
 800cae0:	0800cb09 	.word	0x0800cb09
 800cae4:	0800cb09 	.word	0x0800cb09
 800cae8:	0800cb09 	.word	0x0800cb09
 800caec:	0800cb19 	.word	0x0800cb19
    {
        case LORAMAC_STATUS_OK:
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            IsUplinkTxPending = false;
 800caf0:	4b17      	ldr	r3, [pc, #92]	@ (800cb50 <LmHandlerSend+0x188>)
 800caf2:	2200      	movs	r2, #0
 800caf4:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */
            if (lmhStatus != LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED)
 800caf6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800cafa:	f113 0f07 	cmn.w	r3, #7
 800cafe:	d017      	beq.n	800cb30 <LmHandlerSend+0x168>
            {
                lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800cb00:	2300      	movs	r3, #0
 800cb02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 800cb06:	e013      	b.n	800cb30 <LmHandlerSend+0x168>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800cb08:	23fe      	movs	r3, #254	@ 0xfe
 800cb0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800cb0e:	e010      	b.n	800cb32 <LmHandlerSend+0x16a>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800cb10:	23fd      	movs	r3, #253	@ 0xfd
 800cb12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800cb16:	e00c      	b.n	800cb32 <LmHandlerSend+0x16a>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800cb18:	23fb      	movs	r3, #251	@ 0xfb
 800cb1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800cb1e:	e008      	b.n	800cb32 <LmHandlerSend+0x16a>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800cb20:	23fa      	movs	r3, #250	@ 0xfa
 800cb22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800cb26:	e004      	b.n	800cb32 <LmHandlerSend+0x16a>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800cb28:	23ff      	movs	r3, #255	@ 0xff
 800cb2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800cb2e:	e000      	b.n	800cb32 <LmHandlerSend+0x16a>
            break;
 800cb30:	bf00      	nop
    }

    return lmhStatus;
 800cb32:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800cb36:	4618      	mov	r0, r3
 800cb38:	3728      	adds	r7, #40	@ 0x28
 800cb3a:	46bd      	mov	sp, r7
 800cb3c:	bd80      	pop	{r7, pc}
 800cb3e:	bf00      	nop
 800cb40:	20000090 	.word	0x20000090
 800cb44:	20000098 	.word	0x20000098
 800cb48:	20000764 	.word	0x20000764
 800cb4c:	200007a0 	.word	0x200007a0
 800cb50:	200007a4 	.word	0x200007a4

0800cb54 <LmHandlerDeviceTimeReq>:

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 800cb54:	b580      	push	{r7, lr}
 800cb56:	b086      	sub	sp, #24
 800cb58:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 800cb5a:	2309      	movs	r3, #9
 800cb5c:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800cb5e:	463b      	mov	r3, r7
 800cb60:	4618      	mov	r0, r3
 800cb62:	f005 fc95 	bl	8012490 <LoRaMacMlmeRequest>
 800cb66:	4603      	mov	r3, r0
 800cb68:	75fb      	strb	r3, [r7, #23]
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800cb6a:	693b      	ldr	r3, [r7, #16]
 800cb6c:	4a06      	ldr	r2, [pc, #24]	@ (800cb88 <LmHandlerDeviceTimeReq+0x34>)
 800cb6e:	6013      	str	r3, [r2, #0]

    if( status == LORAMAC_STATUS_OK )
 800cb70:	7dfb      	ldrb	r3, [r7, #23]
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d101      	bne.n	800cb7a <LmHandlerDeviceTimeReq+0x26>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800cb76:	2300      	movs	r3, #0
 800cb78:	e001      	b.n	800cb7e <LmHandlerDeviceTimeReq+0x2a>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800cb7a:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800cb7e:	4618      	mov	r0, r3
 800cb80:	3718      	adds	r7, #24
 800cb82:	46bd      	mov	sp, r7
 800cb84:	bd80      	pop	{r7, pc}
 800cb86:	bf00      	nop
 800cb88:	200007a0 	.word	0x200007a0

0800cb8c <LmHandlerPingSlotReq>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerPingSlotReq( uint8_t periodicity )
{
 800cb8c:	b480      	push	{r7}
 800cb8e:	b083      	sub	sp, #12
 800cb90:	af00      	add	r7, sp, #0
 800cb92:	4603      	mov	r3, r0
 800cb94:	71fb      	strb	r3, [r7, #7]
        return LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false );
    }
    else
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    {
        return LORAMAC_HANDLER_ERROR;
 800cb96:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800cb9a:	4618      	mov	r0, r3
 800cb9c:	370c      	adds	r7, #12
 800cb9e:	46bd      	mov	sp, r7
 800cba0:	bc80      	pop	{r7}
 800cba2:	4770      	bx	lr

0800cba4 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 800cba4:	b580      	push	{r7, lr}
 800cba6:	b08c      	sub	sp, #48	@ 0x30
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	4603      	mov	r3, r0
 800cbac:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800cbae:	2300      	movs	r3, #0
 800cbb0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    if (LoRaMacIsBusy() == true)
 800cbb4:	f002 f8de 	bl	800ed74 <LoRaMacIsBusy>
 800cbb8:	4603      	mov	r3, r0
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d002      	beq.n	800cbc4 <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800cbbe:	f06f 0301 	mvn.w	r3, #1
 800cbc2:	e071      	b.n	800cca8 <LmHandlerRequestClass+0x104>
    }

    if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800cbc4:	f7ff fee4 	bl	800c990 <LmHandlerJoinStatus>
 800cbc8:	4603      	mov	r3, r0
 800cbca:	2b01      	cmp	r3, #1
 800cbcc:	d002      	beq.n	800cbd4 <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800cbce:	f06f 0302 	mvn.w	r3, #2
 800cbd2:	e069      	b.n	800cca8 <LmHandlerRequestClass+0x104>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800cbd4:	2300      	movs	r3, #0
 800cbd6:	723b      	strb	r3, [r7, #8]
    if ( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800cbd8:	f107 0308 	add.w	r3, r7, #8
 800cbdc:	4618      	mov	r0, r3
 800cbde:	f004 ff41 	bl	8011a64 <LoRaMacMibGetRequestConfirm>
 800cbe2:	4603      	mov	r3, r0
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d002      	beq.n	800cbee <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 800cbe8:	f04f 33ff 	mov.w	r3, #4294967295
 800cbec:	e05c      	b.n	800cca8 <LmHandlerRequestClass+0x104>
    }
    currentClass = mibReq.Param.Class;
 800cbee:	7b3b      	ldrb	r3, [r7, #12]
 800cbf0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    // Attempt to switch only if class update
    if( currentClass != newClass )
 800cbf4:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800cbf8:	79fb      	ldrb	r3, [r7, #7]
 800cbfa:	429a      	cmp	r2, r3
 800cbfc:	d052      	beq.n	800cca4 <LmHandlerRequestClass+0x100>
    {
        switch( newClass )
 800cbfe:	79fb      	ldrb	r3, [r7, #7]
 800cc00:	2b02      	cmp	r3, #2
 800cc02:	d028      	beq.n	800cc56 <LmHandlerRequestClass+0xb2>
 800cc04:	2b02      	cmp	r3, #2
 800cc06:	dc48      	bgt.n	800cc9a <LmHandlerRequestClass+0xf6>
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d002      	beq.n	800cc12 <LmHandlerRequestClass+0x6e>
 800cc0c:	2b01      	cmp	r3, #1
 800cc0e:	d01e      	beq.n	800cc4e <LmHandlerRequestClass+0xaa>
                    }
                }
            }
            break;
        default:
            break;
 800cc10:	e043      	b.n	800cc9a <LmHandlerRequestClass+0xf6>
                if( currentClass != CLASS_A )
 800cc12:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d041      	beq.n	800cc9e <LmHandlerRequestClass+0xfa>
                    mibReq.Param.Class = newClass;
 800cc1a:	79fb      	ldrb	r3, [r7, #7]
 800cc1c:	733b      	strb	r3, [r7, #12]
                    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800cc1e:	f107 0308 	add.w	r3, r7, #8
 800cc22:	4618      	mov	r0, r3
 800cc24:	f005 f8c4 	bl	8011db0 <LoRaMacMibSetRequestConfirm>
 800cc28:	4603      	mov	r3, r0
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d10b      	bne.n	800cc46 <LmHandlerRequestClass+0xa2>
                        if (LmHandlerCallbacks->OnClassChange != NULL)
 800cc2e:	4b20      	ldr	r3, [pc, #128]	@ (800ccb0 <LmHandlerRequestClass+0x10c>)
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d032      	beq.n	800cc9e <LmHandlerRequestClass+0xfa>
                            LmHandlerCallbacks->OnClassChange( newClass );
 800cc38:	4b1d      	ldr	r3, [pc, #116]	@ (800ccb0 <LmHandlerRequestClass+0x10c>)
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc3e:	79fa      	ldrb	r2, [r7, #7]
 800cc40:	4610      	mov	r0, r2
 800cc42:	4798      	blx	r3
            break;
 800cc44:	e02b      	b.n	800cc9e <LmHandlerRequestClass+0xfa>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800cc46:	23ff      	movs	r3, #255	@ 0xff
 800cc48:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 800cc4c:	e027      	b.n	800cc9e <LmHandlerRequestClass+0xfa>
                errorStatus = LORAMAC_HANDLER_ERROR;
 800cc4e:	23ff      	movs	r3, #255	@ 0xff
 800cc50:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 800cc54:	e026      	b.n	800cca4 <LmHandlerRequestClass+0x100>
                if( currentClass != CLASS_A )
 800cc56:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d003      	beq.n	800cc66 <LmHandlerRequestClass+0xc2>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800cc5e:	23ff      	movs	r3, #255	@ 0xff
 800cc60:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 800cc64:	e01d      	b.n	800cca2 <LmHandlerRequestClass+0xfe>
                    mibReq.Param.Class = newClass;
 800cc66:	79fb      	ldrb	r3, [r7, #7]
 800cc68:	733b      	strb	r3, [r7, #12]
                    if (LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK)
 800cc6a:	f107 0308 	add.w	r3, r7, #8
 800cc6e:	4618      	mov	r0, r3
 800cc70:	f005 f89e 	bl	8011db0 <LoRaMacMibSetRequestConfirm>
 800cc74:	4603      	mov	r3, r0
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d10b      	bne.n	800cc92 <LmHandlerRequestClass+0xee>
                        if (LmHandlerCallbacks->OnClassChange != NULL)
 800cc7a:	4b0d      	ldr	r3, [pc, #52]	@ (800ccb0 <LmHandlerRequestClass+0x10c>)
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d00e      	beq.n	800cca2 <LmHandlerRequestClass+0xfe>
                            LmHandlerCallbacks->OnClassChange( newClass );
 800cc84:	4b0a      	ldr	r3, [pc, #40]	@ (800ccb0 <LmHandlerRequestClass+0x10c>)
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc8a:	79fa      	ldrb	r2, [r7, #7]
 800cc8c:	4610      	mov	r0, r2
 800cc8e:	4798      	blx	r3
            break;
 800cc90:	e007      	b.n	800cca2 <LmHandlerRequestClass+0xfe>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800cc92:	23ff      	movs	r3, #255	@ 0xff
 800cc94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 800cc98:	e003      	b.n	800cca2 <LmHandlerRequestClass+0xfe>
            break;
 800cc9a:	bf00      	nop
 800cc9c:	e002      	b.n	800cca4 <LmHandlerRequestClass+0x100>
            break;
 800cc9e:	bf00      	nop
 800cca0:	e000      	b.n	800cca4 <LmHandlerRequestClass+0x100>
            break;
 800cca2:	bf00      	nop
        }
    }
    return errorStatus;
 800cca4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800cca8:	4618      	mov	r0, r3
 800ccaa:	3730      	adds	r7, #48	@ 0x30
 800ccac:	46bd      	mov	sp, r7
 800ccae:	bd80      	pop	{r7, pc}
 800ccb0:	20000778 	.word	0x20000778

0800ccb4 <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 800ccb4:	b580      	push	{r7, lr}
 800ccb6:	b08c      	sub	sp, #48	@ 0x30
 800ccb8:	af00      	add	r7, sp, #0
 800ccba:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if (deviceClass == NULL)
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d102      	bne.n	800ccc8 <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800ccc2:	f04f 33ff 	mov.w	r3, #4294967295
 800ccc6:	e010      	b.n	800ccea <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800ccc8:	2300      	movs	r3, #0
 800ccca:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK)
 800cccc:	f107 030c 	add.w	r3, r7, #12
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	f004 fec7 	bl	8011a64 <LoRaMacMibGetRequestConfirm>
 800ccd6:	4603      	mov	r3, r0
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d002      	beq.n	800cce2 <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800ccdc:	f04f 33ff 	mov.w	r3, #4294967295
 800cce0:	e003      	b.n	800ccea <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 800cce2:	7c3a      	ldrb	r2, [r7, #16]
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800cce8:	2300      	movs	r3, #0
}
 800ccea:	4618      	mov	r0, r3
 800ccec:	3730      	adds	r7, #48	@ 0x30
 800ccee:	46bd      	mov	sp, r7
 800ccf0:	bd80      	pop	{r7, pc}
	...

0800ccf4 <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 800ccf4:	b580      	push	{r7, lr}
 800ccf6:	b08c      	sub	sp, #48	@ 0x30
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if (txDatarate == NULL)
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d102      	bne.n	800cd08 <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800cd02:	f04f 33ff 	mov.w	r3, #4294967295
 800cd06:	e016      	b.n	800cd36 <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 800cd08:	2320      	movs	r3, #32
 800cd0a:	733b      	strb	r3, [r7, #12]
    if (LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK)
 800cd0c:	f107 030c 	add.w	r3, r7, #12
 800cd10:	4618      	mov	r0, r3
 800cd12:	f004 fea7 	bl	8011a64 <LoRaMacMibGetRequestConfirm>
 800cd16:	4603      	mov	r3, r0
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d002      	beq.n	800cd22 <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800cd1c:	f04f 33ff 	mov.w	r3, #4294967295
 800cd20:	e009      	b.n	800cd36 <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 800cd22:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	f993 2000 	ldrsb.w	r2, [r3]
 800cd30:	4b03      	ldr	r3, [pc, #12]	@ (800cd40 <LmHandlerGetTxDatarate+0x4c>)
 800cd32:	711a      	strb	r2, [r3, #4]
    return LORAMAC_HANDLER_SUCCESS;
 800cd34:	2300      	movs	r3, #0
}
 800cd36:	4618      	mov	r0, r3
 800cd38:	3730      	adds	r7, #48	@ 0x30
 800cd3a:	46bd      	mov	sp, r7
 800cd3c:	bd80      	pop	{r7, pc}
 800cd3e:	bf00      	nop
 800cd40:	20000764 	.word	0x20000764

0800cd44 <LmHandlerSetSystemMaxRxError>:
    *region = LmHandlerParams.ActiveRegion;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b08c      	sub	sp, #48	@ 0x30
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800cd4c:	2323      	movs	r3, #35	@ 0x23
 800cd4e:	733b      	strb	r3, [r7, #12]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	613b      	str	r3, [r7, #16]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800cd54:	f107 030c 	add.w	r3, r7, #12
 800cd58:	4618      	mov	r0, r3
 800cd5a:	f005 f829 	bl	8011db0 <LoRaMacMibSetRequestConfirm>
 800cd5e:	4603      	mov	r3, r0
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d002      	beq.n	800cd6a <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 800cd64:	f04f 33ff 	mov.w	r3, #4294967295
 800cd68:	e000      	b.n	800cd6c <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 800cd6a:	2300      	movs	r3, #0
}
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	3730      	adds	r7, #48	@ 0x30
 800cd70:	46bd      	mov	sp, r7
 800cd72:	bd80      	pop	{r7, pc}

0800cd74 <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800cd74:	b580      	push	{r7, lr}
 800cd76:	b082      	sub	sp, #8
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 800cd7c:	4b15      	ldr	r3, [pc, #84]	@ (800cdd4 <McpsConfirm+0x60>)
 800cd7e:	2201      	movs	r2, #1
 800cd80:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	785a      	ldrb	r2, [r3, #1]
 800cd86:	4b13      	ldr	r3, [pc, #76]	@ (800cdd4 <McpsConfirm+0x60>)
 800cd88:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	789b      	ldrb	r3, [r3, #2]
 800cd8e:	b25a      	sxtb	r2, r3
 800cd90:	4b10      	ldr	r3, [pc, #64]	@ (800cdd4 <McpsConfirm+0x60>)
 800cd92:	729a      	strb	r2, [r3, #10]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	68db      	ldr	r3, [r3, #12]
 800cd98:	4a0e      	ldr	r2, [pc, #56]	@ (800cdd4 <McpsConfirm+0x60>)
 800cd9a:	60d3      	str	r3, [r2, #12]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800cda2:	4b0c      	ldr	r3, [pc, #48]	@ (800cdd4 <McpsConfirm+0x60>)
 800cda4:	761a      	strb	r2, [r3, #24]
    TxParams.Channel = mcpsConfirm->Channel;
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	691b      	ldr	r3, [r3, #16]
 800cdaa:	b2da      	uxtb	r2, r3
 800cdac:	4b09      	ldr	r3, [pc, #36]	@ (800cdd4 <McpsConfirm+0x60>)
 800cdae:	765a      	strb	r2, [r3, #25]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	791b      	ldrb	r3, [r3, #4]
 800cdb4:	461a      	mov	r2, r3
 800cdb6:	4b07      	ldr	r3, [pc, #28]	@ (800cdd4 <McpsConfirm+0x60>)
 800cdb8:	725a      	strb	r2, [r3, #9]

    LmHandlerCallbacks->OnTxData( &TxParams );
 800cdba:	4b07      	ldr	r3, [pc, #28]	@ (800cdd8 <McpsConfirm+0x64>)
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdc0:	4804      	ldr	r0, [pc, #16]	@ (800cdd4 <McpsConfirm+0x60>)
 800cdc2:	4798      	blx	r3

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800cdc4:	6879      	ldr	r1, [r7, #4]
 800cdc6:	2000      	movs	r0, #0
 800cdc8:	f000 f9c6 	bl	800d158 <LmHandlerPackagesNotify>
}
 800cdcc:	bf00      	nop
 800cdce:	3708      	adds	r7, #8
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	bd80      	pop	{r7, pc}
 800cdd4:	20000098 	.word	0x20000098
 800cdd8:	20000778 	.word	0x20000778

0800cddc <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *rxStatus )
{
 800cddc:	b580      	push	{r7, lr}
 800cdde:	b086      	sub	sp, #24
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	6078      	str	r0, [r7, #4]
 800cde4:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 800cde6:	2300      	movs	r3, #0
 800cde8:	73fb      	strb	r3, [r7, #15]
    RxParams.IsMcpsIndication = 1;
 800cdea:	4b2c      	ldr	r3, [pc, #176]	@ (800ce9c <McpsIndication+0xc0>)
 800cdec:	2201      	movs	r2, #1
 800cdee:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	785a      	ldrb	r2, [r3, #1]
 800cdf4:	4b29      	ldr	r3, [pc, #164]	@ (800ce9c <McpsIndication+0xc0>)
 800cdf6:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800cdf8:	4b28      	ldr	r3, [pc, #160]	@ (800ce9c <McpsIndication+0xc0>)
 800cdfa:	785b      	ldrb	r3, [r3, #1]
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d149      	bne.n	800ce94 <McpsIndication+0xb8>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	791b      	ldrb	r3, [r3, #4]
 800ce04:	b25a      	sxtb	r2, r3
 800ce06:	4b25      	ldr	r3, [pc, #148]	@ (800ce9c <McpsIndication+0xc0>)
 800ce08:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800ce0a:	683b      	ldr	r3, [r7, #0]
 800ce0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ce10:	b25a      	sxtb	r2, r3
 800ce12:	4b22      	ldr	r3, [pc, #136]	@ (800ce9c <McpsIndication+0xc0>)
 800ce14:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800ce16:	683b      	ldr	r3, [r7, #0]
 800ce18:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800ce1c:	4b1f      	ldr	r3, [pc, #124]	@ (800ce9c <McpsIndication+0xc0>)
 800ce1e:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800ce20:	683b      	ldr	r3, [r7, #0]
 800ce22:	78da      	ldrb	r2, [r3, #3]
 800ce24:	4b1d      	ldr	r3, [pc, #116]	@ (800ce9c <McpsIndication+0xc0>)
 800ce26:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	691b      	ldr	r3, [r3, #16]
 800ce2c:	4a1b      	ldr	r2, [pc, #108]	@ (800ce9c <McpsIndication+0xc0>)
 800ce2e:	60d3      	str	r3, [r2, #12]

    appData.Port = mcpsIndication->Port;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	78db      	ldrb	r3, [r3, #3]
 800ce34:	743b      	strb	r3, [r7, #16]
    appData.BufferSize = mcpsIndication->BufferSize;
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	7b1b      	ldrb	r3, [r3, #12]
 800ce3a:	747b      	strb	r3, [r7, #17]
    appData.Buffer = mcpsIndication->Buffer;
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	689b      	ldr	r3, [r3, #8]
 800ce40:	617b      	str	r3, [r7, #20]

    LmHandlerCallbacks->OnRxData( &appData, &RxParams );
 800ce42:	4b17      	ldr	r3, [pc, #92]	@ (800cea0 <McpsIndication+0xc4>)
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce48:	f107 0210 	add.w	r2, r7, #16
 800ce4c:	4913      	ldr	r1, [pc, #76]	@ (800ce9c <McpsIndication+0xc0>)
 800ce4e:	4610      	mov	r0, r2
 800ce50:	4798      	blx	r3

    if ((LmHandlerCallbacks->OnSysTimeUpdate != NULL) && (mcpsIndication->DeviceTimeAnsReceived == true))
 800ce52:	4b13      	ldr	r3, [pc, #76]	@ (800cea0 <McpsIndication+0xc4>)
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d007      	beq.n	800ce6c <McpsIndication+0x90>
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	7e1b      	ldrb	r3, [r3, #24]
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d003      	beq.n	800ce6c <McpsIndication+0x90>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800ce64:	4b0e      	ldr	r3, [pc, #56]	@ (800cea0 <McpsIndication+0xc4>)
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce6a:	4798      	blx	r3
    }
    // Call packages RxProcess function
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800ce6c:	6879      	ldr	r1, [r7, #4]
 800ce6e:	2001      	movs	r0, #1
 800ce70:	f000 f972 	bl	800d158 <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass( &deviceClass );
 800ce74:	f107 030f 	add.w	r3, r7, #15
 800ce78:	4618      	mov	r0, r3
 800ce7a:	f7ff ff1b 	bl	800ccb4 <LmHandlerGetCurrentClass>
            .Port = 0
        };
        LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, true);
    }
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if ( ( mcpsIndication->FramePending == true ) && ( deviceClass == CLASS_A ) )
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	795b      	ldrb	r3, [r3, #5]
 800ce82:	2b01      	cmp	r3, #1
 800ce84:	d107      	bne.n	800ce96 <McpsIndication+0xba>
 800ce86:	7bfb      	ldrb	r3, [r7, #15]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d104      	bne.n	800ce96 <McpsIndication+0xba>
    {
        // The server signals that it has pending data to be sent.
        // We schedule an uplink as soon as possible to flush the server.
        IsUplinkTxPending = true;
 800ce8c:	4b05      	ldr	r3, [pc, #20]	@ (800cea4 <McpsIndication+0xc8>)
 800ce8e:	2201      	movs	r2, #1
 800ce90:	701a      	strb	r2, [r3, #0]
 800ce92:	e000      	b.n	800ce96 <McpsIndication+0xba>
        return;
 800ce94:	bf00      	nop
    }
#endif /* LORAMAC_VERSION */
}
 800ce96:	3718      	adds	r7, #24
 800ce98:	46bd      	mov	sp, r7
 800ce9a:	bd80      	pop	{r7, pc}
 800ce9c:	200000b4 	.word	0x200000b4
 800cea0:	20000778 	.word	0x20000778
 800cea4:	200007a4 	.word	0x200007a4

0800cea8 <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800cea8:	b580      	push	{r7, lr}
 800ceaa:	b08c      	sub	sp, #48	@ 0x30
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 800ceb0:	4b3c      	ldr	r3, [pc, #240]	@ (800cfa4 <MlmeConfirm+0xfc>)
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	785a      	ldrb	r2, [r3, #1]
 800ceba:	4b3a      	ldr	r3, [pc, #232]	@ (800cfa4 <MlmeConfirm+0xfc>)
 800cebc:	705a      	strb	r2, [r3, #1]
    LmHandlerCallbacks->OnTxData( &TxParams );
 800cebe:	4b3a      	ldr	r3, [pc, #232]	@ (800cfa8 <MlmeConfirm+0x100>)
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cec4:	4837      	ldr	r0, [pc, #220]	@ (800cfa4 <MlmeConfirm+0xfc>)
 800cec6:	4798      	blx	r3

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800cec8:	6879      	ldr	r1, [r7, #4]
 800ceca:	2002      	movs	r0, #2
 800cecc:	f000 f944 	bl	800d158 <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	781b      	ldrb	r3, [r3, #0]
 800ced4:	3b01      	subs	r3, #1
 800ced6:	2b0b      	cmp	r3, #11
 800ced8:	d85c      	bhi.n	800cf94 <MlmeConfirm+0xec>
 800ceda:	a201      	add	r2, pc, #4	@ (adr r2, 800cee0 <MlmeConfirm+0x38>)
 800cedc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cee0:	0800cf11 	.word	0x0800cf11
 800cee4:	0800cf95 	.word	0x0800cf95
 800cee8:	0800cf95 	.word	0x0800cf95
 800ceec:	0800cf63 	.word	0x0800cf63
 800cef0:	0800cf95 	.word	0x0800cf95
 800cef4:	0800cf95 	.word	0x0800cf95
 800cef8:	0800cf95 	.word	0x0800cf95
 800cefc:	0800cf95 	.word	0x0800cf95
 800cf00:	0800cf95 	.word	0x0800cf95
 800cf04:	0800cf95 	.word	0x0800cf95
 800cf08:	0800cf7b 	.word	0x0800cf7b
 800cf0c:	0800cf95 	.word	0x0800cf95
    {
    case MLME_JOIN:
        {
            MibRequestConfirm_t mibReq;
            mibReq.Type = MIB_DEV_ADDR;
 800cf10:	2306      	movs	r3, #6
 800cf12:	733b      	strb	r3, [r7, #12]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800cf14:	f107 030c 	add.w	r3, r7, #12
 800cf18:	4618      	mov	r0, r3
 800cf1a:	f004 fda3 	bl	8011a64 <LoRaMacMibGetRequestConfirm>
            CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800cf1e:	693b      	ldr	r3, [r7, #16]
 800cf20:	4a22      	ldr	r2, [pc, #136]	@ (800cfac <MlmeConfirm+0x104>)
 800cf22:	6153      	str	r3, [r2, #20]
            LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800cf24:	4822      	ldr	r0, [pc, #136]	@ (800cfb0 <MlmeConfirm+0x108>)
 800cf26:	f7ff fee5 	bl	800ccf4 <LmHandlerGetTxDatarate>

            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	785b      	ldrb	r3, [r3, #1]
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d108      	bne.n	800cf44 <MlmeConfirm+0x9c>
            {
                // Status is OK, node has joined the network
                JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800cf32:	4b20      	ldr	r3, [pc, #128]	@ (800cfb4 <MlmeConfirm+0x10c>)
 800cf34:	2200      	movs	r2, #0
 800cf36:	715a      	strb	r2, [r3, #5]
                LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800cf38:	4b1f      	ldr	r3, [pc, #124]	@ (800cfb8 <MlmeConfirm+0x110>)
 800cf3a:	785b      	ldrb	r3, [r3, #1]
 800cf3c:	4618      	mov	r0, r3
 800cf3e:	f7ff fe31 	bl	800cba4 <LmHandlerRequestClass>
 800cf42:	e002      	b.n	800cf4a <MlmeConfirm+0xa2>
            }
            else
            {
                // Join was not successful. Try to join again
                JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800cf44:	4b1b      	ldr	r3, [pc, #108]	@ (800cfb4 <MlmeConfirm+0x10c>)
 800cf46:	22ff      	movs	r2, #255	@ 0xff
 800cf48:	715a      	strb	r2, [r3, #5]
            }
            // Notify upper layer
            LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800cf4a:	4b17      	ldr	r3, [pc, #92]	@ (800cfa8 <MlmeConfirm+0x100>)
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf50:	4818      	ldr	r0, [pc, #96]	@ (800cfb4 <MlmeConfirm+0x10c>)
 800cf52:	4798      	blx	r3
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	785b      	ldrb	r3, [r3, #1]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d11d      	bne.n	800cf98 <MlmeConfirm+0xf0>
            {
                SecureElementPrintSessionKeys();
 800cf5c:	f7ff f896 	bl	800c08c <SecureElementPrintSessionKeys>
            }
        }
        break;
 800cf60:	e01a      	b.n	800cf98 <MlmeConfirm+0xf0>
    case MLME_LINK_CHECK:
        {
            RxParams.LinkCheck = true;
 800cf62:	4b16      	ldr	r3, [pc, #88]	@ (800cfbc <MlmeConfirm+0x114>)
 800cf64:	2201      	movs	r2, #1
 800cf66:	745a      	strb	r2, [r3, #17]
            RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	7a1a      	ldrb	r2, [r3, #8]
 800cf6c:	4b13      	ldr	r3, [pc, #76]	@ (800cfbc <MlmeConfirm+0x114>)
 800cf6e:	749a      	strb	r2, [r3, #18]
            RxParams.NbGateways = mlmeConfirm->NbGateways;
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	7a5a      	ldrb	r2, [r3, #9]
 800cf74:	4b11      	ldr	r3, [pc, #68]	@ (800cfbc <MlmeConfirm+0x114>)
 800cf76:	74da      	strb	r2, [r3, #19]
        }
        break;
 800cf78:	e00f      	b.n	800cf9a <MlmeConfirm+0xf2>
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
        }
        break;
    case MLME_BEACON_ACQUISITION:
        {
            if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	785b      	ldrb	r3, [r3, #1]
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d105      	bne.n	800cf8e <MlmeConfirm+0xe6>
            {
                // Beacon has been acquired
                // Request server for ping slot
                LmHandlerPingSlotReq( LmHandlerParams.PingSlotPeriodicity );
 800cf82:	4b0d      	ldr	r3, [pc, #52]	@ (800cfb8 <MlmeConfirm+0x110>)
 800cf84:	7b1b      	ldrb	r3, [r3, #12]
 800cf86:	4618      	mov	r0, r3
 800cf88:	f7ff fe00 	bl	800cb8c <LmHandlerPingSlotReq>
                // Beacon not acquired
                // Request Device Time again.
                LmHandlerDeviceTimeReq( );
            }
        }
        break;
 800cf8c:	e005      	b.n	800cf9a <MlmeConfirm+0xf2>
                LmHandlerDeviceTimeReq( );
 800cf8e:	f7ff fde1 	bl	800cb54 <LmHandlerDeviceTimeReq>
        break;
 800cf92:	e002      	b.n	800cf9a <MlmeConfirm+0xf2>
            }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
        }
        break;
    default:
        break;
 800cf94:	bf00      	nop
 800cf96:	e000      	b.n	800cf9a <MlmeConfirm+0xf2>
        break;
 800cf98:	bf00      	nop
    }
}
 800cf9a:	bf00      	nop
 800cf9c:	3730      	adds	r7, #48	@ 0x30
 800cf9e:	46bd      	mov	sp, r7
 800cfa0:	bd80      	pop	{r7, pc}
 800cfa2:	bf00      	nop
 800cfa4:	20000098 	.word	0x20000098
 800cfa8:	20000778 	.word	0x20000778
 800cfac:	20000078 	.word	0x20000078
 800cfb0:	20000094 	.word	0x20000094
 800cfb4:	20000090 	.word	0x20000090
 800cfb8:	20000764 	.word	0x20000764
 800cfbc:	200000b4 	.word	0x200000b4

0800cfc0 <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *rxStatus )
{
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b082      	sub	sp, #8
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	6078      	str	r0, [r7, #4]
 800cfc8:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 800cfca:	4b24      	ldr	r3, [pc, #144]	@ (800d05c <MlmeIndication+0x9c>)
 800cfcc:	2200      	movs	r2, #0
 800cfce:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	785a      	ldrb	r2, [r3, #1]
 800cfd4:	4b21      	ldr	r3, [pc, #132]	@ (800d05c <MlmeIndication+0x9c>)
 800cfd6:	705a      	strb	r2, [r3, #1]
    RxParams.Datarate = mlmeIndication->RxDatarate;
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	789b      	ldrb	r3, [r3, #2]
 800cfdc:	b25a      	sxtb	r2, r3
 800cfde:	4b1f      	ldr	r3, [pc, #124]	@ (800d05c <MlmeIndication+0x9c>)
 800cfe0:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800cfe2:	683b      	ldr	r3, [r7, #0]
 800cfe4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800cfe8:	b25a      	sxtb	r2, r3
 800cfea:	4b1c      	ldr	r3, [pc, #112]	@ (800d05c <MlmeIndication+0x9c>)
 800cfec:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800cfee:	683b      	ldr	r3, [r7, #0]
 800cff0:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800cff4:	4b19      	ldr	r3, [pc, #100]	@ (800d05c <MlmeIndication+0x9c>)
 800cff6:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800cff8:	683b      	ldr	r3, [r7, #0]
 800cffa:	78da      	ldrb	r2, [r3, #3]
 800cffc:	4b17      	ldr	r3, [pc, #92]	@ (800d05c <MlmeIndication+0x9c>)
 800cffe:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mlmeIndication->DownLinkCounter;
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	685b      	ldr	r3, [r3, #4]
 800d004:	4a15      	ldr	r2, [pc, #84]	@ (800d05c <MlmeIndication+0x9c>)
 800d006:	60d3      	str	r3, [r2, #12]
    if ((mlmeIndication->MlmeIndication != MLME_BEACON) && (mlmeIndication->MlmeIndication != MLME_BEACON_LOST))
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	781b      	ldrb	r3, [r3, #0]
 800d00c:	2b0a      	cmp	r3, #10
 800d00e:	d009      	beq.n	800d024 <MlmeIndication+0x64>
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	781b      	ldrb	r3, [r3, #0]
 800d014:	2b0e      	cmp	r3, #14
 800d016:	d005      	beq.n	800d024 <MlmeIndication+0x64>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800d018:	4b11      	ldr	r3, [pc, #68]	@ (800d060 <MlmeIndication+0xa0>)
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d01e:	490f      	ldr	r1, [pc, #60]	@ (800d05c <MlmeIndication+0x9c>)
 800d020:	2000      	movs	r0, #0
 800d022:	4798      	blx	r3
    }

    // Call packages RxProcess function
    LmHandlerPackagesNotify( PACKAGE_MLME_INDICATION, mlmeIndication );
 800d024:	6879      	ldr	r1, [r7, #4]
 800d026:	2003      	movs	r0, #3
 800d028:	f000 f896 	bl	800d158 <LmHandlerPackagesNotify>

    switch( mlmeIndication->MlmeIndication )
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	781b      	ldrb	r3, [r3, #0]
 800d030:	2b0e      	cmp	r3, #14
 800d032:	d00a      	beq.n	800d04a <MlmeIndication+0x8a>
 800d034:	2b0e      	cmp	r3, #14
 800d036:	dc0a      	bgt.n	800d04e <MlmeIndication+0x8e>
 800d038:	2b06      	cmp	r3, #6
 800d03a:	d002      	beq.n	800d042 <MlmeIndication+0x82>
 800d03c:	2b0a      	cmp	r3, #10
 800d03e:	d008      	beq.n	800d052 <MlmeIndication+0x92>
            }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
        }
        break;
    default:
        break;
 800d040:	e005      	b.n	800d04e <MlmeIndication+0x8e>
            IsUplinkTxPending = true;
 800d042:	4b08      	ldr	r3, [pc, #32]	@ (800d064 <MlmeIndication+0xa4>)
 800d044:	2201      	movs	r2, #1
 800d046:	701a      	strb	r2, [r3, #0]
        break;
 800d048:	e004      	b.n	800d054 <MlmeIndication+0x94>
        break;
 800d04a:	bf00      	nop
 800d04c:	e002      	b.n	800d054 <MlmeIndication+0x94>
        break;
 800d04e:	bf00      	nop
 800d050:	e000      	b.n	800d054 <MlmeIndication+0x94>
        break;
 800d052:	bf00      	nop
    }
}
 800d054:	bf00      	nop
 800d056:	3708      	adds	r7, #8
 800d058:	46bd      	mov	sp, r7
 800d05a:	bd80      	pop	{r7, pc}
 800d05c:	200000b4 	.word	0x200000b4
 800d060:	20000778 	.word	0x20000778
 800d064:	200007a4 	.word	0x200007a4

0800d068 <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 800d068:	b580      	push	{r7, lr}
 800d06a:	b084      	sub	sp, #16
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	4603      	mov	r3, r0
 800d070:	6039      	str	r1, [r7, #0]
 800d072:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 800d074:	2300      	movs	r3, #0
 800d076:	60fb      	str	r3, [r7, #12]
    switch( id )
 800d078:	79fb      	ldrb	r3, [r7, #7]
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d103      	bne.n	800d086 <LmHandlerPackageRegister+0x1e>
    {
        case PACKAGE_ID_COMPLIANCE:
        {
            package = LmhpCompliancePackageFactory( );
 800d07e:	f000 fa1d 	bl	800d4bc <LmhpCompliancePackageFactory>
 800d082:	60f8      	str	r0, [r7, #12]
            break;
 800d084:	e000      	b.n	800d088 <LmHandlerPackageRegister+0x20>
        {
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
            LmhpPackagesRegister( id, &package );
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
            break;
 800d086:	bf00      	nop
        }
    }
    if( package != NULL )
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d035      	beq.n	800d0fa <LmHandlerPackageRegister+0x92>
    {
        LmHandlerPackages[id] = package;
 800d08e:	79fb      	ldrb	r3, [r7, #7]
 800d090:	491d      	ldr	r1, [pc, #116]	@ (800d108 <LmHandlerPackageRegister+0xa0>)
 800d092:	68fa      	ldr	r2, [r7, #12]
 800d094:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800d098:	79fb      	ldrb	r3, [r7, #7]
 800d09a:	4a1b      	ldr	r2, [pc, #108]	@ (800d108 <LmHandlerPackageRegister+0xa0>)
 800d09c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d0a0:	4a1a      	ldr	r2, [pc, #104]	@ (800d10c <LmHandlerPackageRegister+0xa4>)
 800d0a2:	629a      	str	r2, [r3, #40]	@ 0x28
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        LmHandlerPackages[id]->OnSysTimeUpdate = LmHandlerCallbacks->OnSysTimeUpdate;
 800d0a4:	4b1a      	ldr	r3, [pc, #104]	@ (800d110 <LmHandlerPackageRegister+0xa8>)
 800d0a6:	681a      	ldr	r2, [r3, #0]
 800d0a8:	79fb      	ldrb	r3, [r7, #7]
 800d0aa:	4917      	ldr	r1, [pc, #92]	@ (800d108 <LmHandlerPackageRegister+0xa0>)
 800d0ac:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800d0b0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800d0b2:	631a      	str	r2, [r3, #48]	@ 0x30
        LmHandlerPackages[id]->OnSystemReset = LmHandlerCallbacks->OnSystemReset;
 800d0b4:	4b16      	ldr	r3, [pc, #88]	@ (800d110 <LmHandlerPackageRegister+0xa8>)
 800d0b6:	681a      	ldr	r2, [r3, #0]
 800d0b8:	79fb      	ldrb	r3, [r7, #7]
 800d0ba:	4913      	ldr	r1, [pc, #76]	@ (800d108 <LmHandlerPackageRegister+0xa0>)
 800d0bc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800d0c0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d0c2:	635a      	str	r2, [r3, #52]	@ 0x34
#endif /* LORAMAC_VERSION */
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800d0c4:	79fb      	ldrb	r3, [r7, #7]
 800d0c6:	4a10      	ldr	r2, [pc, #64]	@ (800d108 <LmHandlerPackageRegister+0xa0>)
 800d0c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d0cc:	4a11      	ldr	r2, [pc, #68]	@ (800d114 <LmHandlerPackageRegister+0xac>)
 800d0ce:	62da      	str	r2, [r3, #44]	@ 0x2c
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800d0d0:	4b0f      	ldr	r3, [pc, #60]	@ (800d110 <LmHandlerPackageRegister+0xa8>)
 800d0d2:	681a      	ldr	r2, [r3, #0]
 800d0d4:	79fb      	ldrb	r3, [r7, #7]
 800d0d6:	490c      	ldr	r1, [pc, #48]	@ (800d108 <LmHandlerPackageRegister+0xa0>)
 800d0d8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800d0dc:	6992      	ldr	r2, [r2, #24]
 800d0de:	615a      	str	r2, [r3, #20]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800d0e0:	79fb      	ldrb	r3, [r7, #7]
 800d0e2:	4a09      	ldr	r2, [pc, #36]	@ (800d108 <LmHandlerPackageRegister+0xa0>)
 800d0e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d0e8:	685b      	ldr	r3, [r3, #4]
 800d0ea:	4a0b      	ldr	r2, [pc, #44]	@ (800d118 <LmHandlerPackageRegister+0xb0>)
 800d0ec:	6851      	ldr	r1, [r2, #4]
 800d0ee:	4a0a      	ldr	r2, [pc, #40]	@ (800d118 <LmHandlerPackageRegister+0xb0>)
 800d0f0:	7852      	ldrb	r2, [r2, #1]
 800d0f2:	6838      	ldr	r0, [r7, #0]
 800d0f4:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 800d0f6:	2300      	movs	r3, #0
 800d0f8:	e001      	b.n	800d0fe <LmHandlerPackageRegister+0x96>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800d0fa:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800d0fe:	4618      	mov	r0, r3
 800d100:	3710      	adds	r7, #16
 800d102:	46bd      	mov	sp, r7
 800d104:	bd80      	pop	{r7, pc}
 800d106:	bf00      	nop
 800d108:	20000750 	.word	0x20000750
 800d10c:	0800c88d 	.word	0x0800c88d
 800d110:	20000778 	.word	0x20000778
 800d114:	0800cb55 	.word	0x0800cb55
 800d118:	200000c8 	.word	0x200000c8

0800d11c <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 800d11c:	b580      	push	{r7, lr}
 800d11e:	b082      	sub	sp, #8
 800d120:	af00      	add	r7, sp, #0
 800d122:	4603      	mov	r3, r0
 800d124:	71fb      	strb	r3, [r7, #7]
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800d126:	79fb      	ldrb	r3, [r7, #7]
 800d128:	2b04      	cmp	r3, #4
 800d12a:	d80e      	bhi.n	800d14a <LmHandlerPackageIsInitialized+0x2e>
 800d12c:	79fb      	ldrb	r3, [r7, #7]
 800d12e:	4a09      	ldr	r2, [pc, #36]	@ (800d154 <LmHandlerPackageIsInitialized+0x38>)
 800d130:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d134:	689b      	ldr	r3, [r3, #8]
 800d136:	2b00      	cmp	r3, #0
 800d138:	d007      	beq.n	800d14a <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800d13a:	79fb      	ldrb	r3, [r7, #7]
 800d13c:	4a05      	ldr	r2, [pc, #20]	@ (800d154 <LmHandlerPackageIsInitialized+0x38>)
 800d13e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d142:	689b      	ldr	r3, [r3, #8]
 800d144:	4798      	blx	r3
 800d146:	4603      	mov	r3, r0
 800d148:	e000      	b.n	800d14c <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 800d14a:	2300      	movs	r3, #0
    }
}
 800d14c:	4618      	mov	r0, r3
 800d14e:	3708      	adds	r7, #8
 800d150:	46bd      	mov	sp, r7
 800d152:	bd80      	pop	{r7, pc}
 800d154:	20000750 	.word	0x20000750

0800d158 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800d158:	b580      	push	{r7, lr}
 800d15a:	b084      	sub	sp, #16
 800d15c:	af00      	add	r7, sp, #0
 800d15e:	4603      	mov	r3, r0
 800d160:	6039      	str	r1, [r7, #0]
 800d162:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d164:	2300      	movs	r3, #0
 800d166:	73fb      	strb	r3, [r7, #15]
 800d168:	e067      	b.n	800d23a <LmHandlerPackagesNotify+0xe2>
    {
        if( LmHandlerPackages[i] != NULL )
 800d16a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d16e:	4a37      	ldr	r2, [pc, #220]	@ (800d24c <LmHandlerPackagesNotify+0xf4>)
 800d170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d174:	2b00      	cmp	r3, #0
 800d176:	d05a      	beq.n	800d22e <LmHandlerPackagesNotify+0xd6>
        {
            switch( notifyType )
 800d178:	79fb      	ldrb	r3, [r7, #7]
 800d17a:	2b03      	cmp	r3, #3
 800d17c:	d84e      	bhi.n	800d21c <LmHandlerPackagesNotify+0xc4>
 800d17e:	a201      	add	r2, pc, #4	@ (adr r2, 800d184 <LmHandlerPackagesNotify+0x2c>)
 800d180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d184:	0800d195 	.word	0x0800d195
 800d188:	0800d1b7 	.word	0x0800d1b7
 800d18c:	0800d1d9 	.word	0x0800d1d9
 800d190:	0800d1fb 	.word	0x0800d1fb
            {
                case PACKAGE_MCPS_CONFIRM:
                {
                    if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800d194:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d198:	4a2c      	ldr	r2, [pc, #176]	@ (800d24c <LmHandlerPackagesNotify+0xf4>)
 800d19a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d19e:	699b      	ldr	r3, [r3, #24]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d03d      	beq.n	800d220 <LmHandlerPackagesNotify+0xc8>
                    {
                        LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t* ) params );
 800d1a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d1a8:	4a28      	ldr	r2, [pc, #160]	@ (800d24c <LmHandlerPackagesNotify+0xf4>)
 800d1aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d1ae:	699b      	ldr	r3, [r3, #24]
 800d1b0:	6838      	ldr	r0, [r7, #0]
 800d1b2:	4798      	blx	r3
                    }
                    break;
 800d1b4:	e034      	b.n	800d220 <LmHandlerPackagesNotify+0xc8>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                    if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
                        ( ( LmHandlerPackages[i]->Port == ((McpsIndication_t* )params)->Port ) ||
                          ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ))))
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                    if( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL )
 800d1b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d1ba:	4a24      	ldr	r2, [pc, #144]	@ (800d24c <LmHandlerPackagesNotify+0xf4>)
 800d1bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d1c0:	69db      	ldr	r3, [r3, #28]
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d02e      	beq.n	800d224 <LmHandlerPackagesNotify+0xcc>
#endif /* LORAMAC_VERSION */
                    {
                        LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t* )params );
 800d1c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d1ca:	4a20      	ldr	r2, [pc, #128]	@ (800d24c <LmHandlerPackagesNotify+0xf4>)
 800d1cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d1d0:	69db      	ldr	r3, [r3, #28]
 800d1d2:	6838      	ldr	r0, [r7, #0]
 800d1d4:	4798      	blx	r3
                    }
                    break;
 800d1d6:	e025      	b.n	800d224 <LmHandlerPackagesNotify+0xcc>
                }
                case PACKAGE_MLME_CONFIRM:
                {
                    if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800d1d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d1dc:	4a1b      	ldr	r2, [pc, #108]	@ (800d24c <LmHandlerPackagesNotify+0xf4>)
 800d1de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d1e2:	6a1b      	ldr	r3, [r3, #32]
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d01f      	beq.n	800d228 <LmHandlerPackagesNotify+0xd0>
                    {
                        LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t* )params );
 800d1e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d1ec:	4a17      	ldr	r2, [pc, #92]	@ (800d24c <LmHandlerPackagesNotify+0xf4>)
 800d1ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d1f2:	6a1b      	ldr	r3, [r3, #32]
 800d1f4:	6838      	ldr	r0, [r7, #0]
 800d1f6:	4798      	blx	r3
                    }
                    break;
 800d1f8:	e016      	b.n	800d228 <LmHandlerPackagesNotify+0xd0>
                }
                case PACKAGE_MLME_INDICATION:
                {
                    if( LmHandlerPackages[i]->OnMlmeIndicationProcess != NULL )
 800d1fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d1fe:	4a13      	ldr	r2, [pc, #76]	@ (800d24c <LmHandlerPackagesNotify+0xf4>)
 800d200:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d206:	2b00      	cmp	r3, #0
 800d208:	d010      	beq.n	800d22c <LmHandlerPackagesNotify+0xd4>
                    {
                        LmHandlerPackages[i]->OnMlmeIndicationProcess( params );
 800d20a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d20e:	4a0f      	ldr	r2, [pc, #60]	@ (800d24c <LmHandlerPackagesNotify+0xf4>)
 800d210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d216:	6838      	ldr	r0, [r7, #0]
 800d218:	4798      	blx	r3
                    }
                    break;
 800d21a:	e007      	b.n	800d22c <LmHandlerPackagesNotify+0xd4>
                }
                default:
                {
                    break;
 800d21c:	bf00      	nop
 800d21e:	e006      	b.n	800d22e <LmHandlerPackagesNotify+0xd6>
                    break;
 800d220:	bf00      	nop
 800d222:	e004      	b.n	800d22e <LmHandlerPackagesNotify+0xd6>
                    break;
 800d224:	bf00      	nop
 800d226:	e002      	b.n	800d22e <LmHandlerPackagesNotify+0xd6>
                    break;
 800d228:	bf00      	nop
 800d22a:	e000      	b.n	800d22e <LmHandlerPackagesNotify+0xd6>
                    break;
 800d22c:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d22e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d232:	b2db      	uxtb	r3, r3
 800d234:	3301      	adds	r3, #1
 800d236:	b2db      	uxtb	r3, r3
 800d238:	73fb      	strb	r3, [r7, #15]
 800d23a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d23e:	2b04      	cmp	r3, #4
 800d240:	dd93      	ble.n	800d16a <LmHandlerPackagesNotify+0x12>
                }
            }
        }
    }
}
 800d242:	bf00      	nop
 800d244:	bf00      	nop
 800d246:	3710      	adds	r7, #16
 800d248:	46bd      	mov	sp, r7
 800d24a:	bd80      	pop	{r7, pc}
 800d24c:	20000750 	.word	0x20000750

0800d250 <LmHandlerPackageIsTxPending>:

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool LmHandlerPackageIsTxPending( void )
{
 800d250:	b580      	push	{r7, lr}
 800d252:	b082      	sub	sp, #8
 800d254:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d256:	2300      	movs	r3, #0
 800d258:	71fb      	strb	r3, [r7, #7]
 800d25a:	e018      	b.n	800d28e <LmHandlerPackageIsTxPending+0x3e>
    {
        if( LmHandlerPackages[i] != NULL )
 800d25c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d260:	4a0f      	ldr	r2, [pc, #60]	@ (800d2a0 <LmHandlerPackageIsTxPending+0x50>)
 800d262:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d266:	2b00      	cmp	r3, #0
 800d268:	d00b      	beq.n	800d282 <LmHandlerPackageIsTxPending+0x32>
        {
            if( LmHandlerPackages[i]->IsTxPending( ) == true )
 800d26a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d26e:	4a0c      	ldr	r2, [pc, #48]	@ (800d2a0 <LmHandlerPackageIsTxPending+0x50>)
 800d270:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d274:	68db      	ldr	r3, [r3, #12]
 800d276:	4798      	blx	r3
 800d278:	4603      	mov	r3, r0
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d001      	beq.n	800d282 <LmHandlerPackageIsTxPending+0x32>
            {
                return true;
 800d27e:	2301      	movs	r3, #1
 800d280:	e00a      	b.n	800d298 <LmHandlerPackageIsTxPending+0x48>
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d286:	b2db      	uxtb	r3, r3
 800d288:	3301      	adds	r3, #1
 800d28a:	b2db      	uxtb	r3, r3
 800d28c:	71fb      	strb	r3, [r7, #7]
 800d28e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d292:	2b04      	cmp	r3, #4
 800d294:	dde2      	ble.n	800d25c <LmHandlerPackageIsTxPending+0xc>
            }
        }
    }
    return false;
 800d296:	2300      	movs	r3, #0
}
 800d298:	4618      	mov	r0, r3
 800d29a:	3708      	adds	r7, #8
 800d29c:	46bd      	mov	sp, r7
 800d29e:	bd80      	pop	{r7, pc}
 800d2a0:	20000750 	.word	0x20000750

0800d2a4 <LmHandlerPackagesProcess>:
#endif /* LORAMAC_VERSION */

static void LmHandlerPackagesProcess( void )
{
 800d2a4:	b580      	push	{r7, lr}
 800d2a6:	b082      	sub	sp, #8
 800d2a8:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d2aa:	2300      	movs	r3, #0
 800d2ac:	71fb      	strb	r3, [r7, #7]
 800d2ae:	e022      	b.n	800d2f6 <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800d2b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d2b4:	4a14      	ldr	r2, [pc, #80]	@ (800d308 <LmHandlerPackagesProcess+0x64>)
 800d2b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d015      	beq.n	800d2ea <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800d2be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d2c2:	4a11      	ldr	r2, [pc, #68]	@ (800d308 <LmHandlerPackagesProcess+0x64>)
 800d2c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d2c8:	691b      	ldr	r3, [r3, #16]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d00d      	beq.n	800d2ea <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800d2ce:	79fb      	ldrb	r3, [r7, #7]
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	f7ff ff23 	bl	800d11c <LmHandlerPackageIsInitialized>
 800d2d6:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d006      	beq.n	800d2ea <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 800d2dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d2e0:	4a09      	ldr	r2, [pc, #36]	@ (800d308 <LmHandlerPackagesProcess+0x64>)
 800d2e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d2e6:	691b      	ldr	r3, [r3, #16]
 800d2e8:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d2ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d2ee:	b2db      	uxtb	r3, r3
 800d2f0:	3301      	adds	r3, #1
 800d2f2:	b2db      	uxtb	r3, r3
 800d2f4:	71fb      	strb	r3, [r7, #7]
 800d2f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d2fa:	2b04      	cmp	r3, #4
 800d2fc:	ddd8      	ble.n	800d2b0 <LmHandlerPackagesProcess+0xc>
        }
    }
}
 800d2fe:	bf00      	nop
 800d300:	bf00      	nop
 800d302:	3708      	adds	r7, #8
 800d304:	46bd      	mov	sp, r7
 800d306:	bd80      	pop	{r7, pc}
 800d308:	20000750 	.word	0x20000750

0800d30c <LmHandlerGetVersion>:
 * ST ADDITIONAL FUNCTIONS
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerGetVersion(LmHandlerVersionType_t lmhType, uint32_t *featureVersion)
{
 800d30c:	b480      	push	{r7}
 800d30e:	b083      	sub	sp, #12
 800d310:	af00      	add	r7, sp, #0
 800d312:	4603      	mov	r3, r0
 800d314:	6039      	str	r1, [r7, #0]
 800d316:	71fb      	strb	r3, [r7, #7]
    if (featureVersion == NULL)
 800d318:	683b      	ldr	r3, [r7, #0]
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d102      	bne.n	800d324 <LmHandlerGetVersion+0x18>
    {
        return LORAMAC_HANDLER_ERROR;
 800d31e:	f04f 33ff 	mov.w	r3, #4294967295
 800d322:	e00e      	b.n	800d342 <LmHandlerGetVersion+0x36>
    }

    switch(lmhType)
 800d324:	79fb      	ldrb	r3, [r7, #7]
 800d326:	2b00      	cmp	r3, #0
 800d328:	d002      	beq.n	800d330 <LmHandlerGetVersion+0x24>
 800d32a:	2b01      	cmp	r3, #1
 800d32c:	d004      	beq.n	800d338 <LmHandlerGetVersion+0x2c>
            break;
        case LORAMAC_HANDLER_REGION_VERSION:
            *featureVersion = REGION_VERSION;
            break;
        default:
          break;
 800d32e:	e007      	b.n	800d340 <LmHandlerGetVersion+0x34>
            *featureVersion = LORAMAC_VERSION;
 800d330:	683b      	ldr	r3, [r7, #0]
 800d332:	4a06      	ldr	r2, [pc, #24]	@ (800d34c <LmHandlerGetVersion+0x40>)
 800d334:	601a      	str	r2, [r3, #0]
            break;
 800d336:	e003      	b.n	800d340 <LmHandlerGetVersion+0x34>
            *featureVersion = REGION_VERSION;
 800d338:	683b      	ldr	r3, [r7, #0]
 800d33a:	4a05      	ldr	r2, [pc, #20]	@ (800d350 <LmHandlerGetVersion+0x44>)
 800d33c:	601a      	str	r2, [r3, #0]
            break;
 800d33e:	bf00      	nop
    }

    return LORAMAC_HANDLER_SUCCESS;
 800d340:	2300      	movs	r3, #0
}
 800d342:	4618      	mov	r0, r3
 800d344:	370c      	adds	r7, #12
 800d346:	46bd      	mov	sp, r7
 800d348:	bc80      	pop	{r7}
 800d34a:	4770      	bx	lr
 800d34c:	01000400 	.word	0x01000400
 800d350:	02010001 	.word	0x02010001

0800d354 <LmHandlerStop>:

LmHandlerErrorStatus_t LmHandlerStop(void)
{
 800d354:	b580      	push	{r7, lr}
 800d356:	af00      	add	r7, sp, #0
    if (LoRaMacDeInitialization() == LORAMAC_STATUS_OK)
 800d358:	f005 fb76 	bl	8012a48 <LoRaMacDeInitialization>
 800d35c:	4603      	mov	r3, r0
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d101      	bne.n	800d366 <LmHandlerStop+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800d362:	2300      	movs	r3, #0
 800d364:	e001      	b.n	800d36a <LmHandlerStop+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d366:	f06f 0301 	mvn.w	r3, #1
    }
}
 800d36a:	4618      	mov	r0, r3
 800d36c:	bd80      	pop	{r7, pc}

0800d36e <LmHandlerHalt>:

LmHandlerErrorStatus_t LmHandlerHalt(void)
{
 800d36e:	b580      	push	{r7, lr}
 800d370:	af00      	add	r7, sp, #0
    if (LoRaMacHalt() == LORAMAC_STATUS_OK)
 800d372:	f004 faaf 	bl	80118d4 <LoRaMacHalt>
 800d376:	4603      	mov	r3, r0
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d101      	bne.n	800d380 <LmHandlerHalt+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800d37c:	2300      	movs	r3, #0
 800d37e:	e001      	b.n	800d384 <LmHandlerHalt+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d380:	f06f 0301 	mvn.w	r3, #1
    }
}
 800d384:	4618      	mov	r0, r3
 800d386:	bd80      	pop	{r7, pc}

0800d388 <LmHandlerNvmDataStore>:
        return LORAMAC_HANDLER_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerNvmDataStore( void )
{
 800d388:	b580      	push	{r7, lr}
 800d38a:	b08e      	sub	sp, #56	@ 0x38
 800d38c:	af00      	add	r7, sp, #0
    LoRaMacNvmData_t *nvm;
    uint32_t nvm_size;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800d38e:	2300      	movs	r3, #0
 800d390:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    int32_t status = NVM_DATA_OK;
 800d394:	2300      	movs	r3, #0
 800d396:	633b      	str	r3, [r7, #48]	@ 0x30

    lmhStatus = LmHandlerHalt();
 800d398:	f7ff ffe9 	bl	800d36e <LmHandlerHalt>
 800d39c:	4603      	mov	r3, r0
 800d39e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if (lmhStatus == LORAMAC_HANDLER_SUCCESS)
 800d3a2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d12f      	bne.n	800d40a <LmHandlerNvmDataStore+0x82>
    {
        status = NvmDataMgmtStoreBegin();
 800d3aa:	f000 f859 	bl	800d460 <NvmDataMgmtStoreBegin>
 800d3ae:	6338      	str	r0, [r7, #48]	@ 0x30

        if (status == NVM_DATA_NO_UPDATED_DATA)
 800d3b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3b2:	f113 0f02 	cmn.w	r3, #2
 800d3b6:	d103      	bne.n	800d3c0 <LmHandlerNvmDataStore+0x38>
        {
            lmhStatus = LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE;
 800d3b8:	23f8      	movs	r3, #248	@ 0xf8
 800d3ba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800d3be:	e01c      	b.n	800d3fa <LmHandlerNvmDataStore+0x72>
        }
        else if (( status != NVM_DATA_OK ) || (LmHandlerCallbacks->OnStoreContextRequest == NULL))
 800d3c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d104      	bne.n	800d3d0 <LmHandlerNvmDataStore+0x48>
 800d3c6:	4b1b      	ldr	r3, [pc, #108]	@ (800d434 <LmHandlerNvmDataStore+0xac>)
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	695b      	ldr	r3, [r3, #20]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d103      	bne.n	800d3d8 <LmHandlerNvmDataStore+0x50>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800d3d0:	23ff      	movs	r3, #255	@ 0xff
 800d3d2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800d3d6:	e010      	b.n	800d3fa <LmHandlerNvmDataStore+0x72>
        }
        else
        {
          MibRequestConfirm_t mibReq;
          mibReq.Type = MIB_NVM_CTXS;
 800d3d8:	2327      	movs	r3, #39	@ 0x27
 800d3da:	713b      	strb	r3, [r7, #4]
          LoRaMacMibGetRequestConfirm( &mibReq );
 800d3dc:	1d3b      	adds	r3, r7, #4
 800d3de:	4618      	mov	r0, r3
 800d3e0:	f004 fb40 	bl	8011a64 <LoRaMacMibGetRequestConfirm>
          nvm = mibReq.Param.Contexts;
 800d3e4:	68bb      	ldr	r3, [r7, #8]
 800d3e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
          nvm_size = ((sizeof(LoRaMacNvmData_t) + 7) & ~0x07);
 800d3e8:	f44f 63b0 	mov.w	r3, #1408	@ 0x580
 800d3ec:	62bb      	str	r3, [r7, #40]	@ 0x28
          LmHandlerCallbacks->OnStoreContextRequest(nvm, nvm_size);
 800d3ee:	4b11      	ldr	r3, [pc, #68]	@ (800d434 <LmHandlerNvmDataStore+0xac>)
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	695b      	ldr	r3, [r3, #20]
 800d3f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d3f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d3f8:	4798      	blx	r3
        }

        if ( NvmDataMgmtStoreEnd() != NVM_DATA_OK )
 800d3fa:	f000 f847 	bl	800d48c <NvmDataMgmtStoreEnd>
 800d3fe:	4603      	mov	r3, r0
 800d400:	2b00      	cmp	r3, #0
 800d402:	d002      	beq.n	800d40a <LmHandlerNvmDataStore+0x82>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800d404:	23ff      	movs	r3, #255	@ 0xff
 800d406:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }

    if ((lmhStatus == LORAMAC_HANDLER_SUCCESS) && (LmHandlerCallbacks->OnNvmDataChange != NULL ))
 800d40a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d109      	bne.n	800d426 <LmHandlerNvmDataStore+0x9e>
 800d412:	4b08      	ldr	r3, [pc, #32]	@ (800d434 <LmHandlerNvmDataStore+0xac>)
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	69db      	ldr	r3, [r3, #28]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d004      	beq.n	800d426 <LmHandlerNvmDataStore+0x9e>
    {
        LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_STORE );
 800d41c:	4b05      	ldr	r3, [pc, #20]	@ (800d434 <LmHandlerNvmDataStore+0xac>)
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	69db      	ldr	r3, [r3, #28]
 800d422:	2001      	movs	r0, #1
 800d424:	4798      	blx	r3
    }

    return lmhStatus;
 800d426:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800d42a:	4618      	mov	r0, r3
 800d42c:	3738      	adds	r7, #56	@ 0x38
 800d42e:	46bd      	mov	sp, r7
 800d430:	bd80      	pop	{r7, pc}
 800d432:	bf00      	nop
 800d434:	20000778 	.word	0x20000778

0800d438 <NvmDataMgmtEvent>:
static uint16_t NvmNotifyFlags = 0;

#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 800d438:	b480      	push	{r7}
 800d43a:	b083      	sub	sp, #12
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	4603      	mov	r3, r0
 800d440:	80fb      	strh	r3, [r7, #6]
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags |= notifyFlags;
 800d442:	4b06      	ldr	r3, [pc, #24]	@ (800d45c <NvmDataMgmtEvent+0x24>)
 800d444:	881a      	ldrh	r2, [r3, #0]
 800d446:	88fb      	ldrh	r3, [r7, #6]
 800d448:	4313      	orrs	r3, r2
 800d44a:	b29a      	uxth	r2, r3
 800d44c:	4b03      	ldr	r3, [pc, #12]	@ (800d45c <NvmDataMgmtEvent+0x24>)
 800d44e:	801a      	strh	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800d450:	bf00      	nop
 800d452:	370c      	adds	r7, #12
 800d454:	46bd      	mov	sp, r7
 800d456:	bc80      	pop	{r7}
 800d458:	4770      	bx	lr
 800d45a:	bf00      	nop
 800d45c:	2000089c 	.word	0x2000089c

0800d460 <NvmDataMgmtStoreBegin>:

int32_t NvmDataMgmtStoreBegin( void )
{
 800d460:	b580      	push	{r7, lr}
 800d462:	af00      	add	r7, sp, #0
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    // Input checks
    if( NvmNotifyFlags == LORAMAC_NVM_NOTIFY_FLAG_NONE )
 800d464:	4b08      	ldr	r3, [pc, #32]	@ (800d488 <NvmDataMgmtStoreBegin+0x28>)
 800d466:	881b      	ldrh	r3, [r3, #0]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d102      	bne.n	800d472 <NvmDataMgmtStoreBegin+0x12>
    {
        // There was no update.
        return NVM_DATA_NO_UPDATED_DATA;
 800d46c:	f06f 0301 	mvn.w	r3, #1
 800d470:	e008      	b.n	800d484 <NvmDataMgmtStoreBegin+0x24>
    }
    if( LoRaMacStop( ) != LORAMAC_STATUS_OK )
 800d472:	f004 fa13 	bl	801189c <LoRaMacStop>
 800d476:	4603      	mov	r3, r0
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d002      	beq.n	800d482 <NvmDataMgmtStoreBegin+0x22>
    {
        return NVM_DATA_NOT_AVAILABLE;
 800d47c:	f06f 0302 	mvn.w	r3, #2
 800d480:	e000      	b.n	800d484 <NvmDataMgmtStoreBegin+0x24>
    }
    return NVM_DATA_OK;
 800d482:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800d484:	4618      	mov	r0, r3
 800d486:	bd80      	pop	{r7, pc}
 800d488:	2000089c 	.word	0x2000089c

0800d48c <NvmDataMgmtStoreEnd>:

int32_t NvmDataMgmtStoreEnd( void )
{
 800d48c:	b580      	push	{r7, lr}
 800d48e:	af00      	add	r7, sp, #0
#if( CONTEXT_MANAGEMENT_ENABLED == 1 )
    // Reset notification flags
    NvmNotifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800d490:	4b03      	ldr	r3, [pc, #12]	@ (800d4a0 <NvmDataMgmtStoreEnd+0x14>)
 800d492:	2200      	movs	r2, #0
 800d494:	801a      	strh	r2, [r3, #0]

    // Resume LoRaMac
    LoRaMacStart( );
 800d496:	f004 f9f3 	bl	8011880 <LoRaMacStart>
    return NVM_DATA_OK;
 800d49a:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800d49c:	4618      	mov	r0, r3
 800d49e:	bd80      	pop	{r7, pc}
 800d4a0:	2000089c 	.word	0x2000089c

0800d4a4 <ClassBStatusReset>:

/*!
 * Reset Beacon status structure
 */
static inline void ClassBStatusReset( void )
{
 800d4a4:	b580      	push	{r7, lr}
 800d4a6:	af00      	add	r7, sp, #0
    memset1( ( uint8_t* ) &ComplianceTestState.ClassBStatus, 0, sizeof( ClassBStatus_t ) / sizeof( uint8_t ) );
 800d4a8:	2220      	movs	r2, #32
 800d4aa:	2100      	movs	r1, #0
 800d4ac:	4802      	ldr	r0, [pc, #8]	@ (800d4b8 <ClassBStatusReset+0x14>)
 800d4ae:	f009 fe0f 	bl	80170d0 <memset1>
}
 800d4b2:	bf00      	nop
 800d4b4:	bd80      	pop	{r7, pc}
 800d4b6:	bf00      	nop
 800d4b8:	200008b4 	.word	0x200008b4

0800d4bc <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate         = NULL,  // To be initialized by LmHandler
    .OnSystemReset           = NULL,  // To be initialized by LmHandler
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 800d4bc:	b480      	push	{r7}
 800d4be:	af00      	add	r7, sp, #0
    return &CompliancePackage;
 800d4c0:	4b02      	ldr	r3, [pc, #8]	@ (800d4cc <LmhpCompliancePackageFactory+0x10>)
}
 800d4c2:	4618      	mov	r0, r3
 800d4c4:	46bd      	mov	sp, r7
 800d4c6:	bc80      	pop	{r7}
 800d4c8:	4770      	bx	lr
 800d4ca:	bf00      	nop
 800d4cc:	200000d0 	.word	0x200000d0

0800d4d0 <LmhpComplianceInit>:

static void LmhpComplianceInit( void* params, uint8_t* dataBuffer, uint8_t dataBufferMaxSize )
{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b086      	sub	sp, #24
 800d4d4:	af02      	add	r7, sp, #8
 800d4d6:	60f8      	str	r0, [r7, #12]
 800d4d8:	60b9      	str	r1, [r7, #8]
 800d4da:	4613      	mov	r3, r2
 800d4dc:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d018      	beq.n	800d516 <LmhpComplianceInit+0x46>
 800d4e4:	68bb      	ldr	r3, [r7, #8]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d015      	beq.n	800d516 <LmhpComplianceInit+0x46>
    {
        ComplianceParams                      = ( LmhpComplianceParams_t* ) params;
 800d4ea:	4a19      	ldr	r2, [pc, #100]	@ (800d550 <LmhpComplianceInit+0x80>)
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer        = dataBuffer;
 800d4f0:	4a18      	ldr	r2, [pc, #96]	@ (800d554 <LmhpComplianceInit+0x84>)
 800d4f2:	68bb      	ldr	r3, [r7, #8]
 800d4f4:	60d3      	str	r3, [r2, #12]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800d4f6:	4a17      	ldr	r2, [pc, #92]	@ (800d554 <LmhpComplianceInit+0x84>)
 800d4f8:	79fb      	ldrb	r3, [r7, #7]
 800d4fa:	7253      	strb	r3, [r2, #9]
        ComplianceTestState.Initialized       = true;
 800d4fc:	4b15      	ldr	r3, [pc, #84]	@ (800d554 <LmhpComplianceInit+0x84>)
 800d4fe:	2201      	movs	r2, #1
 800d500:	701a      	strb	r2, [r3, #0]
        TimerInit( &ProcessTimer, OnProcessTimer );
 800d502:	2300      	movs	r3, #0
 800d504:	9300      	str	r3, [sp, #0]
 800d506:	4b14      	ldr	r3, [pc, #80]	@ (800d558 <LmhpComplianceInit+0x88>)
 800d508:	2200      	movs	r2, #0
 800d50a:	f04f 31ff 	mov.w	r1, #4294967295
 800d50e:	4813      	ldr	r0, [pc, #76]	@ (800d55c <LmhpComplianceInit+0x8c>)
 800d510:	f00d fe4c 	bl	801b1ac <UTIL_TIMER_Create>
 800d514:	e005      	b.n	800d522 <LmhpComplianceInit+0x52>
    }
    else
    {
        ComplianceParams                = NULL;
 800d516:	4b0e      	ldr	r3, [pc, #56]	@ (800d550 <LmhpComplianceInit+0x80>)
 800d518:	2200      	movs	r2, #0
 800d51a:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 800d51c:	4b0d      	ldr	r3, [pc, #52]	@ (800d554 <LmhpComplianceInit+0x84>)
 800d51e:	2200      	movs	r2, #0
 800d520:	701a      	strb	r2, [r3, #0]
    }
    ComplianceTestState.RxAppCnt = 0;
 800d522:	4b0c      	ldr	r3, [pc, #48]	@ (800d554 <LmhpComplianceInit+0x84>)
 800d524:	2200      	movs	r2, #0
 800d526:	821a      	strh	r2, [r3, #16]
    ClassBStatusReset( );
 800d528:	f7ff ffbc 	bl	800d4a4 <ClassBStatusReset>
    ComplianceTestState.IsTxPending = false;
 800d52c:	4b09      	ldr	r3, [pc, #36]	@ (800d554 <LmhpComplianceInit+0x84>)
 800d52e:	2200      	movs	r2, #0
 800d530:	705a      	strb	r2, [r3, #1]
    ComplianceTestState.IsBeaconRxStatusIndOn = false;
 800d532:	4b08      	ldr	r3, [pc, #32]	@ (800d554 <LmhpComplianceInit+0x84>)
 800d534:	2200      	movs	r2, #0
 800d536:	749a      	strb	r2, [r3, #18]
    ComplianceTestState.IsResetCmdPending = false;
 800d538:	4b06      	ldr	r3, [pc, #24]	@ (800d554 <LmhpComplianceInit+0x84>)
 800d53a:	2200      	movs	r2, #0
 800d53c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    ComplianceTestState.IsClassReqCmdPending = false;
 800d540:	4b04      	ldr	r3, [pc, #16]	@ (800d554 <LmhpComplianceInit+0x84>)
 800d542:	2200      	movs	r2, #0
 800d544:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
}
 800d548:	bf00      	nop
 800d54a:	3710      	adds	r7, #16
 800d54c:	46bd      	mov	sp, r7
 800d54e:	bd80      	pop	{r7, pc}
 800d550:	200008d8 	.word	0x200008d8
 800d554:	200008a0 	.word	0x200008a0
 800d558:	0800de45 	.word	0x0800de45
 800d55c:	200008dc 	.word	0x200008dc

0800d560 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 800d560:	b480      	push	{r7}
 800d562:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 800d564:	4b02      	ldr	r3, [pc, #8]	@ (800d570 <LmhpComplianceIsInitialized+0x10>)
 800d566:	781b      	ldrb	r3, [r3, #0]
}
 800d568:	4618      	mov	r0, r3
 800d56a:	46bd      	mov	sp, r7
 800d56c:	bc80      	pop	{r7}
 800d56e:	4770      	bx	lr
 800d570:	200008a0 	.word	0x200008a0

0800d574 <LmhpComplianceIsTxPending>:

static bool LmhpComplianceIsTxPending( void )
{
 800d574:	b480      	push	{r7}
 800d576:	af00      	add	r7, sp, #0
    return ComplianceTestState.IsTxPending;
 800d578:	4b02      	ldr	r3, [pc, #8]	@ (800d584 <LmhpComplianceIsTxPending+0x10>)
 800d57a:	785b      	ldrb	r3, [r3, #1]
}
 800d57c:	4618      	mov	r0, r3
 800d57e:	46bd      	mov	sp, r7
 800d580:	bc80      	pop	{r7}
 800d582:	4770      	bx	lr
 800d584:	200008a0 	.word	0x200008a0

0800d588 <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 800d588:	b590      	push	{r4, r7, lr}
 800d58a:	b085      	sub	sp, #20
 800d58c:	af00      	add	r7, sp, #0
    if( ComplianceTestState.IsTxPending == true )
 800d58e:	4b33      	ldr	r3, [pc, #204]	@ (800d65c <LmhpComplianceProcess+0xd4>)
 800d590:	785b      	ldrb	r3, [r3, #1]
 800d592:	2b00      	cmp	r3, #0
 800d594:	d03f      	beq.n	800d616 <LmhpComplianceProcess+0x8e>
    {
        TimerTime_t now = TimerGetCurrentTime( );
 800d596:	f00d ffc7 	bl	801b528 <UTIL_TIMER_GetCurrentTime>
 800d59a:	60f8      	str	r0, [r7, #12]
        if( now > ( ComplianceTestState.TxPendingTimestamp + LmHandlerGetDutyCycleWaitTime( ) ) )
 800d59c:	4b2f      	ldr	r3, [pc, #188]	@ (800d65c <LmhpComplianceProcess+0xd4>)
 800d59e:	685c      	ldr	r4, [r3, #4]
 800d5a0:	f7ff f96a 	bl	800c878 <LmHandlerGetDutyCycleWaitTime>
 800d5a4:	4603      	mov	r3, r0
 800d5a6:	4423      	add	r3, r4
 800d5a8:	68fa      	ldr	r2, [r7, #12]
 800d5aa:	429a      	cmp	r2, r3
 800d5ac:	d942      	bls.n	800d634 <LmhpComplianceProcess+0xac>
        {
            if( ComplianceTestState.DataBufferSize != 0 )
 800d5ae:	4b2b      	ldr	r3, [pc, #172]	@ (800d65c <LmhpComplianceProcess+0xd4>)
 800d5b0:	7a9b      	ldrb	r3, [r3, #10]
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d03e      	beq.n	800d634 <LmhpComplianceProcess+0xac>
            {
                // Answer commands
                LmHandlerAppData_t appData = {
 800d5b6:	23e0      	movs	r3, #224	@ 0xe0
 800d5b8:	703b      	strb	r3, [r7, #0]
                    .Buffer     = ComplianceTestState.DataBuffer,
                    .BufferSize = ComplianceTestState.DataBufferSize,
 800d5ba:	4b28      	ldr	r3, [pc, #160]	@ (800d65c <LmhpComplianceProcess+0xd4>)
 800d5bc:	7a9b      	ldrb	r3, [r3, #10]
                LmHandlerAppData_t appData = {
 800d5be:	707b      	strb	r3, [r7, #1]
                    .Buffer     = ComplianceTestState.DataBuffer,
 800d5c0:	4b26      	ldr	r3, [pc, #152]	@ (800d65c <LmhpComplianceProcess+0xd4>)
 800d5c2:	68db      	ldr	r3, [r3, #12]
                LmHandlerAppData_t appData = {
 800d5c4:	607b      	str	r3, [r7, #4]
                    .Port       = COMPLIANCE_PORT,
                };
                LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800d5c6:	23ff      	movs	r3, #255	@ 0xff
 800d5c8:	72fb      	strb	r3, [r7, #11]
                lmhStatus = LmHandlerSend( &appData, ComplianceTestState.IsTxConfirmed, true );
 800d5ca:	4b24      	ldr	r3, [pc, #144]	@ (800d65c <LmhpComplianceProcess+0xd4>)
 800d5cc:	7a19      	ldrb	r1, [r3, #8]
 800d5ce:	463b      	mov	r3, r7
 800d5d0:	2201      	movs	r2, #1
 800d5d2:	4618      	mov	r0, r3
 800d5d4:	f7ff f9f8 	bl	800c9c8 <LmHandlerSend>
 800d5d8:	4603      	mov	r3, r0
 800d5da:	72fb      	strb	r3, [r7, #11]
                if ((lmhStatus == LORAMAC_HANDLER_BUSY_ERROR) || (lmhStatus == LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED))
 800d5dc:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800d5e0:	f113 0f02 	cmn.w	r3, #2
 800d5e4:	d004      	beq.n	800d5f0 <LmhpComplianceProcess+0x68>
 800d5e6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800d5ea:	f113 0f06 	cmn.w	r3, #6
 800d5ee:	d108      	bne.n	800d602 <LmhpComplianceProcess+0x7a>
                {
                    // try to send the message again
                    TimerSetValue( &ProcessTimer, 1000 );
 800d5f0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800d5f4:	481a      	ldr	r0, [pc, #104]	@ (800d660 <LmhpComplianceProcess+0xd8>)
 800d5f6:	f00d feed 	bl	801b3d4 <UTIL_TIMER_SetPeriod>
                    TimerStart(&ProcessTimer);
 800d5fa:	4819      	ldr	r0, [pc, #100]	@ (800d660 <LmhpComplianceProcess+0xd8>)
 800d5fc:	f00d fe0c 	bl	801b218 <UTIL_TIMER_Start>
 800d600:	e005      	b.n	800d60e <LmhpComplianceProcess+0x86>
                }
                else
                {
                    ComplianceTestState.IsTxPending = false;
 800d602:	4b16      	ldr	r3, [pc, #88]	@ (800d65c <LmhpComplianceProcess+0xd4>)
 800d604:	2200      	movs	r2, #0
 800d606:	705a      	strb	r2, [r3, #1]
                    ComplianceTestState.DataBufferSize = 0;
 800d608:	4b14      	ldr	r3, [pc, #80]	@ (800d65c <LmhpComplianceProcess+0xd4>)
 800d60a:	2200      	movs	r2, #0
 800d60c:	729a      	strb	r2, [r3, #10]
                }
                ComplianceTestState.TxPendingTimestamp = now;
 800d60e:	4a13      	ldr	r2, [pc, #76]	@ (800d65c <LmhpComplianceProcess+0xd4>)
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	6053      	str	r3, [r2, #4]
 800d614:	e00e      	b.n	800d634 <LmhpComplianceProcess+0xac>
            }
        }
    }
    else
    { // If no Tx is pending process other commands
        if( ComplianceTestState.IsClassReqCmdPending == true )
 800d616:	4b11      	ldr	r3, [pc, #68]	@ (800d65c <LmhpComplianceProcess+0xd4>)
 800d618:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d009      	beq.n	800d634 <LmhpComplianceProcess+0xac>
        {
            ComplianceTestState.IsClassReqCmdPending = false;
 800d620:	4b0e      	ldr	r3, [pc, #56]	@ (800d65c <LmhpComplianceProcess+0xd4>)
 800d622:	2200      	movs	r2, #0
 800d624:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
            LmHandlerRequestClass( ComplianceTestState.NewClass );
 800d628:	4b0c      	ldr	r3, [pc, #48]	@ (800d65c <LmhpComplianceProcess+0xd4>)
 800d62a:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800d62e:	4618      	mov	r0, r3
 800d630:	f7ff fab8 	bl	800cba4 <LmHandlerRequestClass>
        }
    }

    if( ComplianceTestState.IsResetCmdPending == true )
 800d634:	4b09      	ldr	r3, [pc, #36]	@ (800d65c <LmhpComplianceProcess+0xd4>)
 800d636:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d00a      	beq.n	800d654 <LmhpComplianceProcess+0xcc>
    {
        ComplianceTestState.IsResetCmdPending = false;
 800d63e:	4b07      	ldr	r3, [pc, #28]	@ (800d65c <LmhpComplianceProcess+0xd4>)
 800d640:	2200      	movs	r2, #0
 800d642:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        // Call platform MCU reset API
        if (CompliancePackage.OnSystemReset != NULL)
 800d646:	4b07      	ldr	r3, [pc, #28]	@ (800d664 <LmhpComplianceProcess+0xdc>)
 800d648:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d002      	beq.n	800d654 <LmhpComplianceProcess+0xcc>
        {
            CompliancePackage.OnSystemReset( );
 800d64e:	4b05      	ldr	r3, [pc, #20]	@ (800d664 <LmhpComplianceProcess+0xdc>)
 800d650:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d652:	4798      	blx	r3
        }
    }
}
 800d654:	bf00      	nop
 800d656:	3714      	adds	r7, #20
 800d658:	46bd      	mov	sp, r7
 800d65a:	bd90      	pop	{r4, r7, pc}
 800d65c:	200008a0 	.word	0x200008a0
 800d660:	200008dc 	.word	0x200008dc
 800d664:	200000d0 	.word	0x200000d0

0800d668 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t* mcpsIndication )
{
 800d668:	b5b0      	push	{r4, r5, r7, lr}
 800d66a:	b0a4      	sub	sp, #144	@ 0x90
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	6078      	str	r0, [r7, #4]
    uint8_t cmdIndex        = 0;
 800d670:	2300      	movs	r3, #0
 800d672:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    MibRequestConfirm_t mibReq;

    if( ComplianceTestState.Initialized == false )
 800d676:	4bce      	ldr	r3, [pc, #824]	@ (800d9b0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d678:	781b      	ldrb	r3, [r3, #0]
 800d67a:	f083 0301 	eor.w	r3, r3, #1
 800d67e:	b2db      	uxtb	r3, r3
 800d680:	2b00      	cmp	r3, #0
 800d682:	f040 83b5 	bne.w	800ddf0 <LmhpComplianceOnMcpsIndication+0x788>
        return;
    }

    // Increment the compliance certification protocol downlink counter
    // Not counting downlinks on FPort 0
    if( ( mcpsIndication->Port > 0 ) || ( mcpsIndication->AckReceived == true ) )
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	78db      	ldrb	r3, [r3, #3]
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d103      	bne.n	800d696 <LmhpComplianceOnMcpsIndication+0x2e>
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	7b9b      	ldrb	r3, [r3, #14]
 800d692:	2b00      	cmp	r3, #0
 800d694:	d005      	beq.n	800d6a2 <LmhpComplianceOnMcpsIndication+0x3a>
    {
        ComplianceTestState.RxAppCnt++;
 800d696:	4bc6      	ldr	r3, [pc, #792]	@ (800d9b0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d698:	8a1b      	ldrh	r3, [r3, #16]
 800d69a:	3301      	adds	r3, #1
 800d69c:	b29a      	uxth	r2, r3
 800d69e:	4bc4      	ldr	r3, [pc, #784]	@ (800d9b0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d6a0:	821a      	strh	r2, [r3, #16]
    }

    if( mcpsIndication->RxData == false )
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	7b5b      	ldrb	r3, [r3, #13]
 800d6a6:	f083 0301 	eor.w	r3, r3, #1
 800d6aa:	b2db      	uxtb	r3, r3
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	f040 83a1 	bne.w	800ddf4 <LmhpComplianceOnMcpsIndication+0x78c>
    {
        return;
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	78db      	ldrb	r3, [r3, #3]
 800d6b6:	2be0      	cmp	r3, #224	@ 0xe0
 800d6b8:	f040 839e 	bne.w	800ddf8 <LmhpComplianceOnMcpsIndication+0x790>
    {
        return;
    }

    ComplianceTestState.DataBufferSize = 0;
 800d6bc:	4bbc      	ldr	r3, [pc, #752]	@ (800d9b0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d6be:	2200      	movs	r2, #0
 800d6c0:	729a      	strb	r2, [r3, #10]

    switch( mcpsIndication->Buffer[cmdIndex++] )
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	689a      	ldr	r2, [r3, #8]
 800d6c6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d6ca:	1c59      	adds	r1, r3, #1
 800d6cc:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800d6d0:	4413      	add	r3, r2
 800d6d2:	781b      	ldrb	r3, [r3, #0]
 800d6d4:	2b7f      	cmp	r3, #127	@ 0x7f
 800d6d6:	f200 836e 	bhi.w	800ddb6 <LmhpComplianceOnMcpsIndication+0x74e>
 800d6da:	a201      	add	r2, pc, #4	@ (adr r2, 800d6e0 <LmhpComplianceOnMcpsIndication+0x78>)
 800d6dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6e0:	0800d8e1 	.word	0x0800d8e1
 800d6e4:	0800d925 	.word	0x0800d925
 800d6e8:	0800d92f 	.word	0x0800d92f
 800d6ec:	0800d93b 	.word	0x0800d93b
 800d6f0:	0800d95d 	.word	0x0800d95d
 800d6f4:	0800d98b 	.word	0x0800d98b
 800d6f8:	0800d9b9 	.word	0x0800d9b9
 800d6fc:	0800da17 	.word	0x0800da17
 800d700:	0800da6f 	.word	0x0800da6f
 800d704:	0800dadb 	.word	0x0800dadb
 800d708:	0800db2b 	.word	0x0800db2b
 800d70c:	0800ddb7 	.word	0x0800ddb7
 800d710:	0800ddb7 	.word	0x0800ddb7
 800d714:	0800ddb7 	.word	0x0800ddb7
 800d718:	0800ddb7 	.word	0x0800ddb7
 800d71c:	0800ddb7 	.word	0x0800ddb7
 800d720:	0800ddb7 	.word	0x0800ddb7
 800d724:	0800ddb7 	.word	0x0800ddb7
 800d728:	0800ddb7 	.word	0x0800ddb7
 800d72c:	0800ddb7 	.word	0x0800ddb7
 800d730:	0800ddb7 	.word	0x0800ddb7
 800d734:	0800ddb7 	.word	0x0800ddb7
 800d738:	0800ddb7 	.word	0x0800ddb7
 800d73c:	0800ddb7 	.word	0x0800ddb7
 800d740:	0800ddb7 	.word	0x0800ddb7
 800d744:	0800ddb7 	.word	0x0800ddb7
 800d748:	0800ddb7 	.word	0x0800ddb7
 800d74c:	0800ddb7 	.word	0x0800ddb7
 800d750:	0800ddb7 	.word	0x0800ddb7
 800d754:	0800ddb7 	.word	0x0800ddb7
 800d758:	0800ddb7 	.word	0x0800ddb7
 800d75c:	0800ddb7 	.word	0x0800ddb7
 800d760:	0800db33 	.word	0x0800db33
 800d764:	0800db45 	.word	0x0800db45
 800d768:	0800db4d 	.word	0x0800db4d
 800d76c:	0800ddb7 	.word	0x0800ddb7
 800d770:	0800ddb7 	.word	0x0800ddb7
 800d774:	0800ddb7 	.word	0x0800ddb7
 800d778:	0800ddb7 	.word	0x0800ddb7
 800d77c:	0800ddb7 	.word	0x0800ddb7
 800d780:	0800ddb7 	.word	0x0800ddb7
 800d784:	0800ddb7 	.word	0x0800ddb7
 800d788:	0800ddb7 	.word	0x0800ddb7
 800d78c:	0800ddb7 	.word	0x0800ddb7
 800d790:	0800ddb7 	.word	0x0800ddb7
 800d794:	0800ddb7 	.word	0x0800ddb7
 800d798:	0800ddb7 	.word	0x0800ddb7
 800d79c:	0800ddb7 	.word	0x0800ddb7
 800d7a0:	0800ddb7 	.word	0x0800ddb7
 800d7a4:	0800ddb7 	.word	0x0800ddb7
 800d7a8:	0800ddb7 	.word	0x0800ddb7
 800d7ac:	0800ddb7 	.word	0x0800ddb7
 800d7b0:	0800ddb7 	.word	0x0800ddb7
 800d7b4:	0800ddb7 	.word	0x0800ddb7
 800d7b8:	0800ddb7 	.word	0x0800ddb7
 800d7bc:	0800ddb7 	.word	0x0800ddb7
 800d7c0:	0800ddb7 	.word	0x0800ddb7
 800d7c4:	0800ddb7 	.word	0x0800ddb7
 800d7c8:	0800ddb7 	.word	0x0800ddb7
 800d7cc:	0800ddb7 	.word	0x0800ddb7
 800d7d0:	0800ddb7 	.word	0x0800ddb7
 800d7d4:	0800ddb7 	.word	0x0800ddb7
 800d7d8:	0800ddb7 	.word	0x0800ddb7
 800d7dc:	0800ddb7 	.word	0x0800ddb7
 800d7e0:	0800ddb7 	.word	0x0800ddb7
 800d7e4:	0800ddb7 	.word	0x0800ddb7
 800d7e8:	0800ddb7 	.word	0x0800ddb7
 800d7ec:	0800ddb7 	.word	0x0800ddb7
 800d7f0:	0800ddb7 	.word	0x0800ddb7
 800d7f4:	0800ddb7 	.word	0x0800ddb7
 800d7f8:	0800ddb7 	.word	0x0800ddb7
 800d7fc:	0800ddb7 	.word	0x0800ddb7
 800d800:	0800ddb7 	.word	0x0800ddb7
 800d804:	0800ddb7 	.word	0x0800ddb7
 800d808:	0800ddb7 	.word	0x0800ddb7
 800d80c:	0800ddb7 	.word	0x0800ddb7
 800d810:	0800ddb7 	.word	0x0800ddb7
 800d814:	0800ddb7 	.word	0x0800ddb7
 800d818:	0800ddb7 	.word	0x0800ddb7
 800d81c:	0800ddb7 	.word	0x0800ddb7
 800d820:	0800ddb7 	.word	0x0800ddb7
 800d824:	0800ddb7 	.word	0x0800ddb7
 800d828:	0800ddb7 	.word	0x0800ddb7
 800d82c:	0800ddb7 	.word	0x0800ddb7
 800d830:	0800ddb7 	.word	0x0800ddb7
 800d834:	0800ddb7 	.word	0x0800ddb7
 800d838:	0800ddb7 	.word	0x0800ddb7
 800d83c:	0800ddb7 	.word	0x0800ddb7
 800d840:	0800ddb7 	.word	0x0800ddb7
 800d844:	0800ddb7 	.word	0x0800ddb7
 800d848:	0800ddb7 	.word	0x0800ddb7
 800d84c:	0800ddb7 	.word	0x0800ddb7
 800d850:	0800ddb7 	.word	0x0800ddb7
 800d854:	0800ddb7 	.word	0x0800ddb7
 800d858:	0800ddb7 	.word	0x0800ddb7
 800d85c:	0800ddb7 	.word	0x0800ddb7
 800d860:	0800ddb7 	.word	0x0800ddb7
 800d864:	0800ddb7 	.word	0x0800ddb7
 800d868:	0800ddb7 	.word	0x0800ddb7
 800d86c:	0800ddb7 	.word	0x0800ddb7
 800d870:	0800ddb7 	.word	0x0800ddb7
 800d874:	0800ddb7 	.word	0x0800ddb7
 800d878:	0800ddb7 	.word	0x0800ddb7
 800d87c:	0800ddb7 	.word	0x0800ddb7
 800d880:	0800ddb7 	.word	0x0800ddb7
 800d884:	0800ddb7 	.word	0x0800ddb7
 800d888:	0800ddb7 	.word	0x0800ddb7
 800d88c:	0800ddb7 	.word	0x0800ddb7
 800d890:	0800ddb7 	.word	0x0800ddb7
 800d894:	0800ddb7 	.word	0x0800ddb7
 800d898:	0800ddb7 	.word	0x0800ddb7
 800d89c:	0800ddb7 	.word	0x0800ddb7
 800d8a0:	0800ddb7 	.word	0x0800ddb7
 800d8a4:	0800ddb7 	.word	0x0800ddb7
 800d8a8:	0800ddb7 	.word	0x0800ddb7
 800d8ac:	0800ddb7 	.word	0x0800ddb7
 800d8b0:	0800ddb7 	.word	0x0800ddb7
 800d8b4:	0800ddb7 	.word	0x0800ddb7
 800d8b8:	0800ddb7 	.word	0x0800ddb7
 800d8bc:	0800ddb7 	.word	0x0800ddb7
 800d8c0:	0800ddb7 	.word	0x0800ddb7
 800d8c4:	0800ddb7 	.word	0x0800ddb7
 800d8c8:	0800ddb7 	.word	0x0800ddb7
 800d8cc:	0800ddb7 	.word	0x0800ddb7
 800d8d0:	0800ddb7 	.word	0x0800ddb7
 800d8d4:	0800db7f 	.word	0x0800db7f
 800d8d8:	0800dc31 	.word	0x0800dc31
 800d8dc:	0800dc61 	.word	0x0800dc61
    {
    case COMPLIANCE_PKG_VERSION_REQ:
    {
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_PKG_VERSION_ANS;
 800d8e0:	4b33      	ldr	r3, [pc, #204]	@ (800d9b0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d8e2:	68da      	ldr	r2, [r3, #12]
 800d8e4:	4b32      	ldr	r3, [pc, #200]	@ (800d9b0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d8e6:	7a9b      	ldrb	r3, [r3, #10]
 800d8e8:	1c59      	adds	r1, r3, #1
 800d8ea:	b2c8      	uxtb	r0, r1
 800d8ec:	4930      	ldr	r1, [pc, #192]	@ (800d9b0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d8ee:	7288      	strb	r0, [r1, #10]
 800d8f0:	4413      	add	r3, r2
 800d8f2:	2200      	movs	r2, #0
 800d8f4:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ID;
 800d8f6:	4b2e      	ldr	r3, [pc, #184]	@ (800d9b0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d8f8:	68da      	ldr	r2, [r3, #12]
 800d8fa:	4b2d      	ldr	r3, [pc, #180]	@ (800d9b0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d8fc:	7a9b      	ldrb	r3, [r3, #10]
 800d8fe:	1c59      	adds	r1, r3, #1
 800d900:	b2c8      	uxtb	r0, r1
 800d902:	492b      	ldr	r1, [pc, #172]	@ (800d9b0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d904:	7288      	strb	r0, [r1, #10]
 800d906:	4413      	add	r3, r2
 800d908:	2206      	movs	r2, #6
 800d90a:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_VERSION;
 800d90c:	4b28      	ldr	r3, [pc, #160]	@ (800d9b0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d90e:	68da      	ldr	r2, [r3, #12]
 800d910:	4b27      	ldr	r3, [pc, #156]	@ (800d9b0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d912:	7a9b      	ldrb	r3, [r3, #10]
 800d914:	1c59      	adds	r1, r3, #1
 800d916:	b2c8      	uxtb	r0, r1
 800d918:	4925      	ldr	r1, [pc, #148]	@ (800d9b0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d91a:	7288      	strb	r0, [r1, #10]
 800d91c:	4413      	add	r3, r2
 800d91e:	2201      	movs	r2, #1
 800d920:	701a      	strb	r2, [r3, #0]
        break;
 800d922:	e251      	b.n	800ddc8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_DUT_RESET_REQ:
    {
        ComplianceTestState.IsResetCmdPending = true;
 800d924:	4b22      	ldr	r3, [pc, #136]	@ (800d9b0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d926:	2201      	movs	r2, #1
 800d928:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        break;
 800d92c:	e24c      	b.n	800ddc8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_DUT_JOIN_REQ:
    {
        CompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA, true );
 800d92e:	4b21      	ldr	r3, [pc, #132]	@ (800d9b4 <LmhpComplianceOnMcpsIndication+0x34c>)
 800d930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d932:	2101      	movs	r1, #1
 800d934:	2002      	movs	r0, #2
 800d936:	4798      	blx	r3
        break;
 800d938:	e246      	b.n	800ddc8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_SWITCH_CLASS_REQ:
    {
        // CLASS_A = 0, CLASS_B = 1, CLASS_C = 2
        ComplianceTestState.NewClass = ( DeviceClass_t ) mcpsIndication->Buffer[cmdIndex++];
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	689a      	ldr	r2, [r3, #8]
 800d93e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d942:	1c59      	adds	r1, r3, #1
 800d944:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800d948:	4413      	add	r3, r2
 800d94a:	781a      	ldrb	r2, [r3, #0]
 800d94c:	4b18      	ldr	r3, [pc, #96]	@ (800d9b0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d94e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
        ComplianceTestState.IsClassReqCmdPending = true;
 800d952:	4b17      	ldr	r3, [pc, #92]	@ (800d9b0 <LmhpComplianceOnMcpsIndication+0x348>)
 800d954:	2201      	movs	r2, #1
 800d956:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        break;
 800d95a:	e235      	b.n	800ddc8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_ADR_BIT_CHANGE_REQ:
    {
        MibRequestConfirm_t mibReq;
        mibReq.Type            = MIB_ADR;
 800d95c:	2304      	movs	r3, #4
 800d95e:	733b      	strb	r3, [r7, #12]
        mibReq.Param.AdrEnable = mcpsIndication->Buffer[cmdIndex++];
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	689a      	ldr	r2, [r3, #8]
 800d964:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d968:	1c59      	adds	r1, r3, #1
 800d96a:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800d96e:	4413      	add	r3, r2
 800d970:	781b      	ldrb	r3, [r3, #0]
 800d972:	2b00      	cmp	r3, #0
 800d974:	bf14      	ite	ne
 800d976:	2301      	movne	r3, #1
 800d978:	2300      	moveq	r3, #0
 800d97a:	b2db      	uxtb	r3, r3
 800d97c:	743b      	strb	r3, [r7, #16]

        LoRaMacMibSetRequestConfirm( &mibReq );
 800d97e:	f107 030c 	add.w	r3, r7, #12
 800d982:	4618      	mov	r0, r3
 800d984:	f004 fa14 	bl	8011db0 <LoRaMacMibSetRequestConfirm>
        break;
 800d988:	e21e      	b.n	800ddc8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_REGIONAL_DUTY_CYCLE_CTRL_REQ:
    {
        LoRaMacTestSetDutyCycleOn( mcpsIndication->Buffer[cmdIndex++] );
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	689a      	ldr	r2, [r3, #8]
 800d98e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d992:	1c59      	adds	r1, r3, #1
 800d994:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800d998:	4413      	add	r3, r2
 800d99a:	781b      	ldrb	r3, [r3, #0]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	bf14      	ite	ne
 800d9a0:	2301      	movne	r3, #1
 800d9a2:	2300      	moveq	r3, #0
 800d9a4:	b2db      	uxtb	r3, r3
 800d9a6:	4618      	mov	r0, r3
 800d9a8:	f005 f830 	bl	8012a0c <LoRaMacTestSetDutyCycleOn>
        break;
 800d9ac:	e20c      	b.n	800ddc8 <LmhpComplianceOnMcpsIndication+0x760>
 800d9ae:	bf00      	nop
 800d9b0:	200008a0 	.word	0x200008a0
 800d9b4:	200000d0 	.word	0x200000d0
    }
    case COMPLIANCE_TX_PERIODICITY_CHANGE_REQ:
    {
        // Periodicity in milli-seconds
        uint32_t periodicity[] = { 0, 5000, 10000, 20000, 30000, 40000, 50000, 60000, 120000, 240000, 480000 };
 800d9b8:	4ba5      	ldr	r3, [pc, #660]	@ (800dc50 <LmhpComplianceOnMcpsIndication+0x5e8>)
 800d9ba:	f107 040c 	add.w	r4, r7, #12
 800d9be:	461d      	mov	r5, r3
 800d9c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d9c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d9c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d9c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d9c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800d9cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        uint8_t  index         = mcpsIndication->Buffer[cmdIndex++];
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	689a      	ldr	r2, [r3, #8]
 800d9d4:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800d9d8:	1c59      	adds	r1, r3, #1
 800d9da:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800d9de:	4413      	add	r3, r2
 800d9e0:	781b      	ldrb	r3, [r3, #0]
 800d9e2:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c

        if( index < ( sizeof( periodicity ) / sizeof( uint32_t ) ) )
 800d9e6:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800d9ea:	2b0a      	cmp	r3, #10
 800d9ec:	f200 81e5 	bhi.w	800ddba <LmhpComplianceOnMcpsIndication+0x752>
        {
            if( ComplianceParams->OnTxPeriodicityChanged != NULL )
 800d9f0:	4b98      	ldr	r3, [pc, #608]	@ (800dc54 <LmhpComplianceOnMcpsIndication+0x5ec>)
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	685b      	ldr	r3, [r3, #4]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	f000 81df 	beq.w	800ddba <LmhpComplianceOnMcpsIndication+0x752>
            {
                ComplianceParams->OnTxPeriodicityChanged( periodicity[index] );
 800d9fc:	4b95      	ldr	r3, [pc, #596]	@ (800dc54 <LmhpComplianceOnMcpsIndication+0x5ec>)
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	685a      	ldr	r2, [r3, #4]
 800da02:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800da06:	009b      	lsls	r3, r3, #2
 800da08:	3390      	adds	r3, #144	@ 0x90
 800da0a:	443b      	add	r3, r7
 800da0c:	f853 3c84 	ldr.w	r3, [r3, #-132]
 800da10:	4618      	mov	r0, r3
 800da12:	4790      	blx	r2
            }
        }
        break;
 800da14:	e1d1      	b.n	800ddba <LmhpComplianceOnMcpsIndication+0x752>
    }
    case COMPLIANCE_TX_FRAMES_CTRL_REQ:
    {
        uint8_t frameType = mcpsIndication->Buffer[cmdIndex++];
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	689a      	ldr	r2, [r3, #8]
 800da1a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800da1e:	1c59      	adds	r1, r3, #1
 800da20:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800da24:	4413      	add	r3, r2
 800da26:	781b      	ldrb	r3, [r3, #0]
 800da28:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d

        if( ( frameType == 1 ) || ( frameType == 2 ) )
 800da2c:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800da30:	2b01      	cmp	r3, #1
 800da32:	d004      	beq.n	800da3e <LmhpComplianceOnMcpsIndication+0x3d6>
 800da34:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800da38:	2b02      	cmp	r3, #2
 800da3a:	f040 81c0 	bne.w	800ddbe <LmhpComplianceOnMcpsIndication+0x756>
        {
            ComplianceTestState.IsTxConfirmed = ( frameType != 1 ) ? LORAMAC_HANDLER_CONFIRMED_MSG : LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800da3e:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800da42:	2b01      	cmp	r3, #1
 800da44:	bf14      	ite	ne
 800da46:	2301      	movne	r3, #1
 800da48:	2300      	moveq	r3, #0
 800da4a:	b2db      	uxtb	r3, r3
 800da4c:	461a      	mov	r2, r3
 800da4e:	4b82      	ldr	r3, [pc, #520]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800da50:	721a      	strb	r2, [r3, #8]

            if( ComplianceParams->OnTxFrameCtrlChanged != NULL )
 800da52:	4b80      	ldr	r3, [pc, #512]	@ (800dc54 <LmhpComplianceOnMcpsIndication+0x5ec>)
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	689b      	ldr	r3, [r3, #8]
 800da58:	2b00      	cmp	r3, #0
 800da5a:	f000 81b0 	beq.w	800ddbe <LmhpComplianceOnMcpsIndication+0x756>
            {
                ComplianceParams->OnTxFrameCtrlChanged( ComplianceTestState.IsTxConfirmed );
 800da5e:	4b7d      	ldr	r3, [pc, #500]	@ (800dc54 <LmhpComplianceOnMcpsIndication+0x5ec>)
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	689b      	ldr	r3, [r3, #8]
 800da64:	4a7c      	ldr	r2, [pc, #496]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800da66:	7a12      	ldrb	r2, [r2, #8]
 800da68:	4610      	mov	r0, r2
 800da6a:	4798      	blx	r3
            }
        }
        break;
 800da6c:	e1a7      	b.n	800ddbe <LmhpComplianceOnMcpsIndication+0x756>
    }
    case COMPLIANCE_ECHO_PAYLOAD_REQ:
    {
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ECHO_PAYLOAD_ANS;
 800da6e:	4b7a      	ldr	r3, [pc, #488]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800da70:	68da      	ldr	r2, [r3, #12]
 800da72:	4b79      	ldr	r3, [pc, #484]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800da74:	7a9b      	ldrb	r3, [r3, #10]
 800da76:	1c59      	adds	r1, r3, #1
 800da78:	b2c8      	uxtb	r0, r1
 800da7a:	4977      	ldr	r1, [pc, #476]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800da7c:	7288      	strb	r0, [r1, #10]
 800da7e:	4413      	add	r3, r2
 800da80:	2208      	movs	r2, #8
 800da82:	701a      	strb	r2, [r3, #0]

        for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800da84:	2301      	movs	r3, #1
 800da86:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800da8a:	e019      	b.n	800dac0 <LmhpComplianceOnMcpsIndication+0x458>
             i++ )
        {
            ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = mcpsIndication->Buffer[cmdIndex++] + 1;
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	689a      	ldr	r2, [r3, #8]
 800da90:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800da94:	1c59      	adds	r1, r3, #1
 800da96:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800da9a:	4413      	add	r3, r2
 800da9c:	781a      	ldrb	r2, [r3, #0]
 800da9e:	4b6e      	ldr	r3, [pc, #440]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800daa0:	68d9      	ldr	r1, [r3, #12]
 800daa2:	4b6d      	ldr	r3, [pc, #436]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800daa4:	7a9b      	ldrb	r3, [r3, #10]
 800daa6:	1c58      	adds	r0, r3, #1
 800daa8:	b2c4      	uxtb	r4, r0
 800daaa:	486b      	ldr	r0, [pc, #428]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800daac:	7284      	strb	r4, [r0, #10]
 800daae:	440b      	add	r3, r1
 800dab0:	3201      	adds	r2, #1
 800dab2:	b2d2      	uxtb	r2, r2
 800dab4:	701a      	strb	r2, [r3, #0]
             i++ )
 800dab6:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800daba:	3301      	adds	r3, #1
 800dabc:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
        for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800dac0:	4b65      	ldr	r3, [pc, #404]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800dac2:	7a5a      	ldrb	r2, [r3, #9]
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	7b1b      	ldrb	r3, [r3, #12]
 800dac8:	4293      	cmp	r3, r2
 800daca:	bf28      	it	cs
 800dacc:	4613      	movcs	r3, r2
 800dace:	b2db      	uxtb	r3, r3
 800dad0:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800dad4:	429a      	cmp	r2, r3
 800dad6:	d3d9      	bcc.n	800da8c <LmhpComplianceOnMcpsIndication+0x424>
        }
        break;
 800dad8:	e176      	b.n	800ddc8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_RX_APP_CNT_REQ:
    {
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_RX_APP_CNT_ANS;
 800dada:	4b5f      	ldr	r3, [pc, #380]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800dadc:	68da      	ldr	r2, [r3, #12]
 800dade:	4b5e      	ldr	r3, [pc, #376]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800dae0:	7a9b      	ldrb	r3, [r3, #10]
 800dae2:	1c59      	adds	r1, r3, #1
 800dae4:	b2c8      	uxtb	r0, r1
 800dae6:	495c      	ldr	r1, [pc, #368]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800dae8:	7288      	strb	r0, [r1, #10]
 800daea:	4413      	add	r3, r2
 800daec:	2209      	movs	r2, #9
 800daee:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt;
 800daf0:	4b59      	ldr	r3, [pc, #356]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800daf2:	8a18      	ldrh	r0, [r3, #16]
 800daf4:	4b58      	ldr	r3, [pc, #352]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800daf6:	68da      	ldr	r2, [r3, #12]
 800daf8:	4b57      	ldr	r3, [pc, #348]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800dafa:	7a9b      	ldrb	r3, [r3, #10]
 800dafc:	1c59      	adds	r1, r3, #1
 800dafe:	b2cc      	uxtb	r4, r1
 800db00:	4955      	ldr	r1, [pc, #340]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800db02:	728c      	strb	r4, [r1, #10]
 800db04:	4413      	add	r3, r2
 800db06:	b2c2      	uxtb	r2, r0
 800db08:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt >> 8;
 800db0a:	4b53      	ldr	r3, [pc, #332]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800db0c:	8a1b      	ldrh	r3, [r3, #16]
 800db0e:	0a1b      	lsrs	r3, r3, #8
 800db10:	b298      	uxth	r0, r3
 800db12:	4b51      	ldr	r3, [pc, #324]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800db14:	68da      	ldr	r2, [r3, #12]
 800db16:	4b50      	ldr	r3, [pc, #320]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800db18:	7a9b      	ldrb	r3, [r3, #10]
 800db1a:	1c59      	adds	r1, r3, #1
 800db1c:	b2cc      	uxtb	r4, r1
 800db1e:	494e      	ldr	r1, [pc, #312]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800db20:	728c      	strb	r4, [r1, #10]
 800db22:	4413      	add	r3, r2
 800db24:	b2c2      	uxtb	r2, r0
 800db26:	701a      	strb	r2, [r3, #0]
        break;
 800db28:	e14e      	b.n	800ddc8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_RX_APP_CNT_RESET_REQ:
    {
        ComplianceTestState.RxAppCnt = 0;
 800db2a:	4b4b      	ldr	r3, [pc, #300]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800db2c:	2200      	movs	r2, #0
 800db2e:	821a      	strh	r2, [r3, #16]
        break;
 800db30:	e14a      	b.n	800ddc8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_LINK_CHECK_REQ:
    {
        MlmeReq_t mlmeReq;
        mlmeReq.Type = MLME_LINK_CHECK;
 800db32:	2304      	movs	r3, #4
 800db34:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54

        LoRaMacMlmeRequest( &mlmeReq );
 800db38:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800db3c:	4618      	mov	r0, r3
 800db3e:	f004 fca7 	bl	8012490 <LoRaMacMlmeRequest>
        break;
 800db42:	e141      	b.n	800ddc8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_DEVICE_TIME_REQ:
    {
        CompliancePackage.OnDeviceTimeRequest( );
 800db44:	4b45      	ldr	r3, [pc, #276]	@ (800dc5c <LmhpComplianceOnMcpsIndication+0x5f4>)
 800db46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db48:	4798      	blx	r3
        break;
 800db4a:	e13d      	b.n	800ddc8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    case COMPLIANCE_PING_SLOT_INFO_REQ:
    {
        ComplianceTestState.ClassBStatus.PingSlotPeriodicity = mcpsIndication->Buffer[cmdIndex++];
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	689a      	ldr	r2, [r3, #8]
 800db50:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800db54:	1c59      	adds	r1, r3, #1
 800db56:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800db5a:	4413      	add	r3, r2
 800db5c:	781a      	ldrb	r2, [r3, #0]
 800db5e:	4b3e      	ldr	r3, [pc, #248]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800db60:	755a      	strb	r2, [r3, #21]
        if( ComplianceParams->OnPingSlotPeriodicityChanged != NULL )
 800db62:	4b3c      	ldr	r3, [pc, #240]	@ (800dc54 <LmhpComplianceOnMcpsIndication+0x5ec>)
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	68db      	ldr	r3, [r3, #12]
 800db68:	2b00      	cmp	r3, #0
 800db6a:	f000 812a 	beq.w	800ddc2 <LmhpComplianceOnMcpsIndication+0x75a>
        {
        ComplianceParams->OnPingSlotPeriodicityChanged( ComplianceTestState.ClassBStatus.PingSlotPeriodicity );
 800db6e:	4b39      	ldr	r3, [pc, #228]	@ (800dc54 <LmhpComplianceOnMcpsIndication+0x5ec>)
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	68db      	ldr	r3, [r3, #12]
 800db74:	4a38      	ldr	r2, [pc, #224]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800db76:	7d52      	ldrb	r2, [r2, #21]
 800db78:	4610      	mov	r0, r2
 800db7a:	4798      	blx	r3
        }
        break;
 800db7c:	e121      	b.n	800ddc2 <LmhpComplianceOnMcpsIndication+0x75a>
#endif
    /* ST_WORKAROUND_END */
    case COMPLIANCE_TX_CW_REQ:
    {
        MlmeReq_t mlmeReq;
        if( mcpsIndication->BufferSize == 7 )
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	7b1b      	ldrb	r3, [r3, #12]
 800db82:	2b07      	cmp	r3, #7
 800db84:	f040 811f 	bne.w	800ddc6 <LmhpComplianceOnMcpsIndication+0x75e>
        {
            mlmeReq.Type = MLME_TXCW;
 800db88:	2305      	movs	r3, #5
 800db8a:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
            mlmeReq.Req.TxCw.Timeout =
                ( uint16_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) );
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	689a      	ldr	r2, [r3, #8]
 800db92:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800db96:	4413      	add	r3, r2
 800db98:	781b      	ldrb	r3, [r3, #0]
 800db9a:	b21a      	sxth	r2, r3
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	6899      	ldr	r1, [r3, #8]
 800dba0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800dba4:	3301      	adds	r3, #1
 800dba6:	440b      	add	r3, r1
 800dba8:	781b      	ldrb	r3, [r3, #0]
 800dbaa:	b21b      	sxth	r3, r3
 800dbac:	021b      	lsls	r3, r3, #8
 800dbae:	b21b      	sxth	r3, r3
 800dbb0:	4313      	orrs	r3, r2
 800dbb2:	b21b      	sxth	r3, r3
 800dbb4:	b29b      	uxth	r3, r3
            mlmeReq.Req.TxCw.Timeout =
 800dbb6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            cmdIndex += 2;
 800dbba:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800dbbe:	3302      	adds	r3, #2
 800dbc0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
            mlmeReq.Req.TxCw.Frequency =
                ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	689a      	ldr	r2, [r3, #8]
 800dbc8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800dbcc:	4413      	add	r3, r2
 800dbce:	781b      	ldrb	r3, [r3, #0]
 800dbd0:	4619      	mov	r1, r3
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	689a      	ldr	r2, [r3, #8]
 800dbd6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800dbda:	3301      	adds	r3, #1
 800dbdc:	4413      	add	r3, r2
 800dbde:	781b      	ldrb	r3, [r3, #0]
 800dbe0:	021b      	lsls	r3, r3, #8
 800dbe2:	ea41 0203 	orr.w	r2, r1, r3
                               ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	6899      	ldr	r1, [r3, #8]
 800dbea:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800dbee:	3302      	adds	r3, #2
 800dbf0:	440b      	add	r3, r1
 800dbf2:	781b      	ldrb	r3, [r3, #0]
 800dbf4:	041b      	lsls	r3, r3, #16
                ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800dbf6:	4313      	orrs	r3, r2
 800dbf8:	461a      	mov	r2, r3
                               ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800dbfa:	2364      	movs	r3, #100	@ 0x64
 800dbfc:	fb02 f303 	mul.w	r3, r2, r3
            mlmeReq.Req.TxCw.Frequency =
 800dc00:	64bb      	str	r3, [r7, #72]	@ 0x48
                100;
            cmdIndex += 3;
 800dc02:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800dc06:	3303      	adds	r3, #3
 800dc08:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
            mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[cmdIndex++];
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	689a      	ldr	r2, [r3, #8]
 800dc10:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800dc14:	1c59      	adds	r1, r3, #1
 800dc16:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800dc1a:	4413      	add	r3, r2
 800dc1c:	781b      	ldrb	r3, [r3, #0]
 800dc1e:	b25b      	sxtb	r3, r3
 800dc20:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c

            LoRaMacMlmeRequest( &mlmeReq );
 800dc24:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800dc28:	4618      	mov	r0, r3
 800dc2a:	f004 fc31 	bl	8012490 <LoRaMacMlmeRequest>
        }
        break;
 800dc2e:	e0ca      	b.n	800ddc6 <LmhpComplianceOnMcpsIndication+0x75e>
    }
    case COMPLIANCE_DUT_FPORT_224_DISABLE_REQ:
    {
        mibReq.Type = MIB_IS_CERT_FPORT_ON;
 800dc30:	2339      	movs	r3, #57	@ 0x39
 800dc32:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
        mibReq.Param.IsCertPortOn = false;
 800dc36:	2300      	movs	r3, #0
 800dc38:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
        LoRaMacMibSetRequestConfirm( &mibReq );
 800dc3c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800dc40:	4618      	mov	r0, r3
 800dc42:	f004 f8b5 	bl	8011db0 <LoRaMacMibSetRequestConfirm>

        ComplianceTestState.IsResetCmdPending = true;
 800dc46:	4b04      	ldr	r3, [pc, #16]	@ (800dc58 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800dc48:	2201      	movs	r2, #1
 800dc4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        break;
 800dc4e:	e0bb      	b.n	800ddc8 <LmhpComplianceOnMcpsIndication+0x760>
 800dc50:	0801ee2c 	.word	0x0801ee2c
 800dc54:	200008d8 	.word	0x200008d8
 800dc58:	200008a0 	.word	0x200008a0
 800dc5c:	200000d0 	.word	0x200000d0
    {
        Version_t           lrwanVersion;
        Version_t           lrwanRpVersion;
        MibRequestConfirm_t mibReq;

        mibReq.Type = MIB_LORAWAN_VERSION;
 800dc60:	232a      	movs	r3, #42	@ 0x2a
 800dc62:	733b      	strb	r3, [r7, #12]

        LoRaMacMibGetRequestConfirm( &mibReq );
 800dc64:	f107 030c 	add.w	r3, r7, #12
 800dc68:	4618      	mov	r0, r3
 800dc6a:	f003 fefb 	bl	8011a64 <LoRaMacMibGetRequestConfirm>
        lrwanVersion   = mibReq.Param.LrWanVersion.LoRaWan;
 800dc6e:	693b      	ldr	r3, [r7, #16]
 800dc70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        lrwanRpVersion = mibReq.Param.LrWanVersion.LoRaWanRegion;
 800dc72:	697b      	ldr	r3, [r7, #20]
 800dc74:	63bb      	str	r3, [r7, #56]	@ 0x38

        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_DUT_VERSION_ANS;
 800dc76:	4b62      	ldr	r3, [pc, #392]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dc78:	68da      	ldr	r2, [r3, #12]
 800dc7a:	4b61      	ldr	r3, [pc, #388]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dc7c:	7a9b      	ldrb	r3, [r3, #10]
 800dc7e:	1c59      	adds	r1, r3, #1
 800dc80:	b2c8      	uxtb	r0, r1
 800dc82:	495f      	ldr	r1, [pc, #380]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dc84:	7288      	strb	r0, [r1, #10]
 800dc86:	4413      	add	r3, r2
 800dc88:	227f      	movs	r2, #127	@ 0x7f
 800dc8a:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Major;
 800dc8c:	4b5d      	ldr	r3, [pc, #372]	@ (800de04 <LmhpComplianceOnMcpsIndication+0x79c>)
 800dc8e:	681a      	ldr	r2, [r3, #0]
 800dc90:	4b5b      	ldr	r3, [pc, #364]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dc92:	68d9      	ldr	r1, [r3, #12]
 800dc94:	4b5a      	ldr	r3, [pc, #360]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dc96:	7a9b      	ldrb	r3, [r3, #10]
 800dc98:	1c58      	adds	r0, r3, #1
 800dc9a:	b2c4      	uxtb	r4, r0
 800dc9c:	4858      	ldr	r0, [pc, #352]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dc9e:	7284      	strb	r4, [r0, #10]
 800dca0:	440b      	add	r3, r1
 800dca2:	78d2      	ldrb	r2, [r2, #3]
 800dca4:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Minor;
 800dca6:	4b57      	ldr	r3, [pc, #348]	@ (800de04 <LmhpComplianceOnMcpsIndication+0x79c>)
 800dca8:	681a      	ldr	r2, [r3, #0]
 800dcaa:	4b55      	ldr	r3, [pc, #340]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dcac:	68d9      	ldr	r1, [r3, #12]
 800dcae:	4b54      	ldr	r3, [pc, #336]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dcb0:	7a9b      	ldrb	r3, [r3, #10]
 800dcb2:	1c58      	adds	r0, r3, #1
 800dcb4:	b2c4      	uxtb	r4, r0
 800dcb6:	4852      	ldr	r0, [pc, #328]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dcb8:	7284      	strb	r4, [r0, #10]
 800dcba:	440b      	add	r3, r1
 800dcbc:	7892      	ldrb	r2, [r2, #2]
 800dcbe:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Patch;
 800dcc0:	4b50      	ldr	r3, [pc, #320]	@ (800de04 <LmhpComplianceOnMcpsIndication+0x79c>)
 800dcc2:	681a      	ldr	r2, [r3, #0]
 800dcc4:	4b4e      	ldr	r3, [pc, #312]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dcc6:	68d9      	ldr	r1, [r3, #12]
 800dcc8:	4b4d      	ldr	r3, [pc, #308]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dcca:	7a9b      	ldrb	r3, [r3, #10]
 800dccc:	1c58      	adds	r0, r3, #1
 800dcce:	b2c4      	uxtb	r4, r0
 800dcd0:	484b      	ldr	r0, [pc, #300]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dcd2:	7284      	strb	r4, [r0, #10]
 800dcd4:	440b      	add	r3, r1
 800dcd6:	7852      	ldrb	r2, [r2, #1]
 800dcd8:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Revision;
 800dcda:	4b4a      	ldr	r3, [pc, #296]	@ (800de04 <LmhpComplianceOnMcpsIndication+0x79c>)
 800dcdc:	681a      	ldr	r2, [r3, #0]
 800dcde:	4b48      	ldr	r3, [pc, #288]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dce0:	68d9      	ldr	r1, [r3, #12]
 800dce2:	4b47      	ldr	r3, [pc, #284]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dce4:	7a9b      	ldrb	r3, [r3, #10]
 800dce6:	1c58      	adds	r0, r3, #1
 800dce8:	b2c4      	uxtb	r4, r0
 800dcea:	4845      	ldr	r0, [pc, #276]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dcec:	7284      	strb	r4, [r0, #10]
 800dcee:	440b      	add	r3, r1
 800dcf0:	7812      	ldrb	r2, [r2, #0]
 800dcf2:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Major;
 800dcf4:	4b42      	ldr	r3, [pc, #264]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dcf6:	68da      	ldr	r2, [r3, #12]
 800dcf8:	4b41      	ldr	r3, [pc, #260]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dcfa:	7a9b      	ldrb	r3, [r3, #10]
 800dcfc:	1c59      	adds	r1, r3, #1
 800dcfe:	b2c8      	uxtb	r0, r1
 800dd00:	493f      	ldr	r1, [pc, #252]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd02:	7288      	strb	r0, [r1, #10]
 800dd04:	4413      	add	r3, r2
 800dd06:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800dd0a:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Minor;
 800dd0c:	4b3c      	ldr	r3, [pc, #240]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd0e:	68da      	ldr	r2, [r3, #12]
 800dd10:	4b3b      	ldr	r3, [pc, #236]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd12:	7a9b      	ldrb	r3, [r3, #10]
 800dd14:	1c59      	adds	r1, r3, #1
 800dd16:	b2c8      	uxtb	r0, r1
 800dd18:	4939      	ldr	r1, [pc, #228]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd1a:	7288      	strb	r0, [r1, #10]
 800dd1c:	4413      	add	r3, r2
 800dd1e:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800dd22:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Patch;
 800dd24:	4b36      	ldr	r3, [pc, #216]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd26:	68da      	ldr	r2, [r3, #12]
 800dd28:	4b35      	ldr	r3, [pc, #212]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd2a:	7a9b      	ldrb	r3, [r3, #10]
 800dd2c:	1c59      	adds	r1, r3, #1
 800dd2e:	b2c8      	uxtb	r0, r1
 800dd30:	4933      	ldr	r1, [pc, #204]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd32:	7288      	strb	r0, [r1, #10]
 800dd34:	4413      	add	r3, r2
 800dd36:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800dd3a:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Revision;
 800dd3c:	4b30      	ldr	r3, [pc, #192]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd3e:	68da      	ldr	r2, [r3, #12]
 800dd40:	4b2f      	ldr	r3, [pc, #188]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd42:	7a9b      	ldrb	r3, [r3, #10]
 800dd44:	1c59      	adds	r1, r3, #1
 800dd46:	b2c8      	uxtb	r0, r1
 800dd48:	492d      	ldr	r1, [pc, #180]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd4a:	7288      	strb	r0, [r1, #10]
 800dd4c:	4413      	add	r3, r2
 800dd4e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 800dd52:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Major;
 800dd54:	4b2a      	ldr	r3, [pc, #168]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd56:	68da      	ldr	r2, [r3, #12]
 800dd58:	4b29      	ldr	r3, [pc, #164]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd5a:	7a9b      	ldrb	r3, [r3, #10]
 800dd5c:	1c59      	adds	r1, r3, #1
 800dd5e:	b2c8      	uxtb	r0, r1
 800dd60:	4927      	ldr	r1, [pc, #156]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd62:	7288      	strb	r0, [r1, #10]
 800dd64:	4413      	add	r3, r2
 800dd66:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800dd6a:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Minor;
 800dd6c:	4b24      	ldr	r3, [pc, #144]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd6e:	68da      	ldr	r2, [r3, #12]
 800dd70:	4b23      	ldr	r3, [pc, #140]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd72:	7a9b      	ldrb	r3, [r3, #10]
 800dd74:	1c59      	adds	r1, r3, #1
 800dd76:	b2c8      	uxtb	r0, r1
 800dd78:	4921      	ldr	r1, [pc, #132]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd7a:	7288      	strb	r0, [r1, #10]
 800dd7c:	4413      	add	r3, r2
 800dd7e:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800dd82:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Patch;
 800dd84:	4b1e      	ldr	r3, [pc, #120]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd86:	68da      	ldr	r2, [r3, #12]
 800dd88:	4b1d      	ldr	r3, [pc, #116]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd8a:	7a9b      	ldrb	r3, [r3, #10]
 800dd8c:	1c59      	adds	r1, r3, #1
 800dd8e:	b2c8      	uxtb	r0, r1
 800dd90:	491b      	ldr	r1, [pc, #108]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd92:	7288      	strb	r0, [r1, #10]
 800dd94:	4413      	add	r3, r2
 800dd96:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800dd9a:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Revision;
 800dd9c:	4b18      	ldr	r3, [pc, #96]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dd9e:	68da      	ldr	r2, [r3, #12]
 800dda0:	4b17      	ldr	r3, [pc, #92]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800dda2:	7a9b      	ldrb	r3, [r3, #10]
 800dda4:	1c59      	adds	r1, r3, #1
 800dda6:	b2c8      	uxtb	r0, r1
 800dda8:	4915      	ldr	r1, [pc, #84]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800ddaa:	7288      	strb	r0, [r1, #10]
 800ddac:	4413      	add	r3, r2
 800ddae:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800ddb2:	701a      	strb	r2, [r3, #0]
        break;
 800ddb4:	e008      	b.n	800ddc8 <LmhpComplianceOnMcpsIndication+0x760>
    }
    default:
    {
        break;
 800ddb6:	bf00      	nop
 800ddb8:	e006      	b.n	800ddc8 <LmhpComplianceOnMcpsIndication+0x760>
        break;
 800ddba:	bf00      	nop
 800ddbc:	e004      	b.n	800ddc8 <LmhpComplianceOnMcpsIndication+0x760>
        break;
 800ddbe:	bf00      	nop
 800ddc0:	e002      	b.n	800ddc8 <LmhpComplianceOnMcpsIndication+0x760>
        break;
 800ddc2:	bf00      	nop
 800ddc4:	e000      	b.n	800ddc8 <LmhpComplianceOnMcpsIndication+0x760>
        break;
 800ddc6:	bf00      	nop
    }
    }

    if( ComplianceTestState.DataBufferSize != 0 )
 800ddc8:	4b0d      	ldr	r3, [pc, #52]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800ddca:	7a9b      	ldrb	r3, [r3, #10]
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d008      	beq.n	800dde2 <LmhpComplianceOnMcpsIndication+0x77a>
    {
        TimerSetValue( &ProcessTimer, 1000 );
 800ddd0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800ddd4:	480c      	ldr	r0, [pc, #48]	@ (800de08 <LmhpComplianceOnMcpsIndication+0x7a0>)
 800ddd6:	f00d fafd 	bl	801b3d4 <UTIL_TIMER_SetPeriod>
        TimerStart(&ProcessTimer);
 800ddda:	480b      	ldr	r0, [pc, #44]	@ (800de08 <LmhpComplianceOnMcpsIndication+0x7a0>)
 800dddc:	f00d fa1c 	bl	801b218 <UTIL_TIMER_Start>
 800dde0:	e00b      	b.n	800ddfa <LmhpComplianceOnMcpsIndication+0x792>
    }
    else
    {
        // Abort any pending Tx as a new command has been processed
        TimerStop(&ProcessTimer);
 800dde2:	4809      	ldr	r0, [pc, #36]	@ (800de08 <LmhpComplianceOnMcpsIndication+0x7a0>)
 800dde4:	f00d fa86 	bl	801b2f4 <UTIL_TIMER_Stop>
        ComplianceTestState.IsTxPending = false;
 800dde8:	4b05      	ldr	r3, [pc, #20]	@ (800de00 <LmhpComplianceOnMcpsIndication+0x798>)
 800ddea:	2200      	movs	r2, #0
 800ddec:	705a      	strb	r2, [r3, #1]
 800ddee:	e004      	b.n	800ddfa <LmhpComplianceOnMcpsIndication+0x792>
        return;
 800ddf0:	bf00      	nop
 800ddf2:	e002      	b.n	800ddfa <LmhpComplianceOnMcpsIndication+0x792>
        return;
 800ddf4:	bf00      	nop
 800ddf6:	e000      	b.n	800ddfa <LmhpComplianceOnMcpsIndication+0x792>
        return;
 800ddf8:	bf00      	nop
    }
}
 800ddfa:	3790      	adds	r7, #144	@ 0x90
 800ddfc:	46bd      	mov	sp, r7
 800ddfe:	bdb0      	pop	{r4, r5, r7, pc}
 800de00:	200008a0 	.word	0x200008a0
 800de04:	200008d8 	.word	0x200008d8
 800de08:	200008dc 	.word	0x200008dc

0800de0c <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800de0c:	b480      	push	{r7}
 800de0e:	b083      	sub	sp, #12
 800de10:	af00      	add	r7, sp, #0
 800de12:	6078      	str	r0, [r7, #4]
        break;
    }
#endif
    /* ST_WORKAROUND_END */
    default:
        break;
 800de14:	bf00      	nop
    }
}
 800de16:	bf00      	nop
 800de18:	370c      	adds	r7, #12
 800de1a:	46bd      	mov	sp, r7
 800de1c:	bc80      	pop	{r7}
 800de1e:	4770      	bx	lr

0800de20 <LmhpComplianceOnMlmeIndication>:

static void LmhpComplianceOnMlmeIndication( MlmeIndication_t* mlmeIndication )
{
 800de20:	b480      	push	{r7}
 800de22:	b083      	sub	sp, #12
 800de24:	af00      	add	r7, sp, #0
 800de26:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800de28:	4b05      	ldr	r3, [pc, #20]	@ (800de40 <LmhpComplianceOnMlmeIndication+0x20>)
 800de2a:	781b      	ldrb	r3, [r3, #0]
 800de2c:	f083 0301 	eor.w	r3, r3, #1
 800de30:	b2db      	uxtb	r3, r3
 800de32:	2b00      	cmp	r3, #0
    {
        return;
 800de34:	bf00      	nop
#endif
    /* ST_WORKAROUND_END */
    default:
        break;
    }
}
 800de36:	370c      	adds	r7, #12
 800de38:	46bd      	mov	sp, r7
 800de3a:	bc80      	pop	{r7}
 800de3c:	4770      	bx	lr
 800de3e:	bf00      	nop
 800de40:	200008a0 	.word	0x200008a0

0800de44 <OnProcessTimer>:
}
#endif
/* ST_WORKAROUND_END */

static void OnProcessTimer( void *context )
{
 800de44:	b580      	push	{r7, lr}
 800de46:	b082      	sub	sp, #8
 800de48:	af00      	add	r7, sp, #0
 800de4a:	6078      	str	r0, [r7, #4]
    ComplianceTestState.IsTxPending = true;
 800de4c:	4b04      	ldr	r3, [pc, #16]	@ (800de60 <OnProcessTimer+0x1c>)
 800de4e:	2201      	movs	r2, #1
 800de50:	705a      	strb	r2, [r3, #1]
    CompliancePackage.OnPackageProcessEvent();
 800de52:	4b04      	ldr	r3, [pc, #16]	@ (800de64 <OnProcessTimer+0x20>)
 800de54:	695b      	ldr	r3, [r3, #20]
 800de56:	4798      	blx	r3
}
 800de58:	bf00      	nop
 800de5a:	3708      	adds	r7, #8
 800de5c:	46bd      	mov	sp, r7
 800de5e:	bd80      	pop	{r7, pc}
 800de60:	200008a0 	.word	0x200008a0
 800de64:	200000d0 	.word	0x200000d0

0800de68 <OnRadioTxDone>:
    int16_t Rssi;
    int8_t Snr;
}RxDoneParams;

static void OnRadioTxDone( void )
{
 800de68:	b590      	push	{r4, r7, lr}
 800de6a:	b083      	sub	sp, #12
 800de6c:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800de6e:	f00d fb5b 	bl	801b528 <UTIL_TIMER_GetCurrentTime>
 800de72:	4603      	mov	r3, r0
 800de74:	4a16      	ldr	r2, [pc, #88]	@ (800ded0 <OnRadioTxDone+0x68>)
 800de76:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800de78:	4c16      	ldr	r4, [pc, #88]	@ (800ded4 <OnRadioTxDone+0x6c>)
 800de7a:	463b      	mov	r3, r7
 800de7c:	4618      	mov	r0, r3
 800de7e:	f00c fcd3 	bl	801a828 <SysTimeGet>
 800de82:	f504 734e 	add.w	r3, r4, #824	@ 0x338
 800de86:	463a      	mov	r2, r7
 800de88:	e892 0003 	ldmia.w	r2, {r0, r1}
 800de8c:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800de90:	4a11      	ldr	r2, [pc, #68]	@ (800ded8 <OnRadioTxDone+0x70>)
 800de92:	7813      	ldrb	r3, [r2, #0]
 800de94:	f043 0320 	orr.w	r3, r3, #32
 800de98:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800de9a:	4b0e      	ldr	r3, [pc, #56]	@ (800ded4 <OnRadioTxDone+0x6c>)
 800de9c:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d00a      	beq.n	800deba <OnRadioTxDone+0x52>
 800dea4:	4b0b      	ldr	r3, [pc, #44]	@ (800ded4 <OnRadioTxDone+0x6c>)
 800dea6:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800deaa:	691b      	ldr	r3, [r3, #16]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d004      	beq.n	800deba <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800deb0:	4b08      	ldr	r3, [pc, #32]	@ (800ded4 <OnRadioTxDone+0x6c>)
 800deb2:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800deb6:	691b      	ldr	r3, [r3, #16]
 800deb8:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800deba:	4b08      	ldr	r3, [pc, #32]	@ (800dedc <OnRadioTxDone+0x74>)
 800debc:	2201      	movs	r2, #1
 800debe:	2100      	movs	r1, #0
 800dec0:	2002      	movs	r0, #2
 800dec2:	f00d fc21 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
}
 800dec6:	bf00      	nop
 800dec8:	370c      	adds	r7, #12
 800deca:	46bd      	mov	sp, r7
 800decc:	bd90      	pop	{r4, r7, pc}
 800dece:	bf00      	nop
 800ded0:	200019a0 	.word	0x200019a0
 800ded4:	200008f4 	.word	0x200008f4
 800ded8:	2000199c 	.word	0x2000199c
 800dedc:	0801ee58 	.word	0x0801ee58

0800dee0 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800dee0:	b580      	push	{r7, lr}
 800dee2:	b084      	sub	sp, #16
 800dee4:	af00      	add	r7, sp, #0
 800dee6:	60f8      	str	r0, [r7, #12]
 800dee8:	4608      	mov	r0, r1
 800deea:	4611      	mov	r1, r2
 800deec:	461a      	mov	r2, r3
 800deee:	4603      	mov	r3, r0
 800def0:	817b      	strh	r3, [r7, #10]
 800def2:	460b      	mov	r3, r1
 800def4:	813b      	strh	r3, [r7, #8]
 800def6:	4613      	mov	r3, r2
 800def8:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800defa:	f00d fb15 	bl	801b528 <UTIL_TIMER_GetCurrentTime>
 800defe:	4603      	mov	r3, r0
 800df00:	4a18      	ldr	r2, [pc, #96]	@ (800df64 <OnRadioRxDone+0x84>)
 800df02:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800df04:	4a17      	ldr	r2, [pc, #92]	@ (800df64 <OnRadioRxDone+0x84>)
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800df0a:	4a16      	ldr	r2, [pc, #88]	@ (800df64 <OnRadioRxDone+0x84>)
 800df0c:	897b      	ldrh	r3, [r7, #10]
 800df0e:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800df10:	4a14      	ldr	r2, [pc, #80]	@ (800df64 <OnRadioRxDone+0x84>)
 800df12:	893b      	ldrh	r3, [r7, #8]
 800df14:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800df16:	4a13      	ldr	r2, [pc, #76]	@ (800df64 <OnRadioRxDone+0x84>)
 800df18:	79fb      	ldrb	r3, [r7, #7]
 800df1a:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800df1c:	4a12      	ldr	r2, [pc, #72]	@ (800df68 <OnRadioRxDone+0x88>)
 800df1e:	7813      	ldrb	r3, [r2, #0]
 800df20:	f043 0310 	orr.w	r3, r3, #16
 800df24:	7013      	strb	r3, [r2, #0]
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    LoRaMacRadioEvents.Events.RxProcessPending = 1;
 800df26:	4a10      	ldr	r2, [pc, #64]	@ (800df68 <OnRadioRxDone+0x88>)
 800df28:	7813      	ldrb	r3, [r2, #0]
 800df2a:	f043 0301 	orr.w	r3, r3, #1
 800df2e:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800df30:	4b0e      	ldr	r3, [pc, #56]	@ (800df6c <OnRadioRxDone+0x8c>)
 800df32:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800df36:	2b00      	cmp	r3, #0
 800df38:	d00a      	beq.n	800df50 <OnRadioRxDone+0x70>
 800df3a:	4b0c      	ldr	r3, [pc, #48]	@ (800df6c <OnRadioRxDone+0x8c>)
 800df3c:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800df40:	691b      	ldr	r3, [r3, #16]
 800df42:	2b00      	cmp	r3, #0
 800df44:	d004      	beq.n	800df50 <OnRadioRxDone+0x70>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800df46:	4b09      	ldr	r3, [pc, #36]	@ (800df6c <OnRadioRxDone+0x8c>)
 800df48:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800df4c:	691b      	ldr	r3, [r3, #16]
 800df4e:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800df50:	4b07      	ldr	r3, [pc, #28]	@ (800df70 <OnRadioRxDone+0x90>)
 800df52:	2201      	movs	r2, #1
 800df54:	2100      	movs	r1, #0
 800df56:	2002      	movs	r0, #2
 800df58:	f00d fbd6 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
}
 800df5c:	bf00      	nop
 800df5e:	3710      	adds	r7, #16
 800df60:	46bd      	mov	sp, r7
 800df62:	bd80      	pop	{r7, pc}
 800df64:	200019a4 	.word	0x200019a4
 800df68:	2000199c 	.word	0x2000199c
 800df6c:	200008f4 	.word	0x200008f4
 800df70:	0801ee68 	.word	0x0801ee68

0800df74 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800df74:	b580      	push	{r7, lr}
 800df76:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800df78:	4a0e      	ldr	r2, [pc, #56]	@ (800dfb4 <OnRadioTxTimeout+0x40>)
 800df7a:	7813      	ldrb	r3, [r2, #0]
 800df7c:	f043 0308 	orr.w	r3, r3, #8
 800df80:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800df82:	4b0d      	ldr	r3, [pc, #52]	@ (800dfb8 <OnRadioTxTimeout+0x44>)
 800df84:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d00a      	beq.n	800dfa2 <OnRadioTxTimeout+0x2e>
 800df8c:	4b0a      	ldr	r3, [pc, #40]	@ (800dfb8 <OnRadioTxTimeout+0x44>)
 800df8e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800df92:	691b      	ldr	r3, [r3, #16]
 800df94:	2b00      	cmp	r3, #0
 800df96:	d004      	beq.n	800dfa2 <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800df98:	4b07      	ldr	r3, [pc, #28]	@ (800dfb8 <OnRadioTxTimeout+0x44>)
 800df9a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800df9e:	691b      	ldr	r3, [r3, #16]
 800dfa0:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800dfa2:	4b06      	ldr	r3, [pc, #24]	@ (800dfbc <OnRadioTxTimeout+0x48>)
 800dfa4:	2201      	movs	r2, #1
 800dfa6:	2100      	movs	r1, #0
 800dfa8:	2002      	movs	r0, #2
 800dfaa:	f00d fbad 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
}
 800dfae:	bf00      	nop
 800dfb0:	bd80      	pop	{r7, pc}
 800dfb2:	bf00      	nop
 800dfb4:	2000199c 	.word	0x2000199c
 800dfb8:	200008f4 	.word	0x200008f4
 800dfbc:	0801ee78 	.word	0x0801ee78

0800dfc0 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800dfc0:	b580      	push	{r7, lr}
 800dfc2:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800dfc4:	4a0b      	ldr	r2, [pc, #44]	@ (800dff4 <OnRadioRxError+0x34>)
 800dfc6:	7813      	ldrb	r3, [r2, #0]
 800dfc8:	f043 0304 	orr.w	r3, r3, #4
 800dfcc:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800dfce:	4b0a      	ldr	r3, [pc, #40]	@ (800dff8 <OnRadioRxError+0x38>)
 800dfd0:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d00a      	beq.n	800dfee <OnRadioRxError+0x2e>
 800dfd8:	4b07      	ldr	r3, [pc, #28]	@ (800dff8 <OnRadioRxError+0x38>)
 800dfda:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800dfde:	691b      	ldr	r3, [r3, #16]
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d004      	beq.n	800dfee <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800dfe4:	4b04      	ldr	r3, [pc, #16]	@ (800dff8 <OnRadioRxError+0x38>)
 800dfe6:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800dfea:	691b      	ldr	r3, [r3, #16]
 800dfec:	4798      	blx	r3
    }
}
 800dfee:	bf00      	nop
 800dff0:	bd80      	pop	{r7, pc}
 800dff2:	bf00      	nop
 800dff4:	2000199c 	.word	0x2000199c
 800dff8:	200008f4 	.word	0x200008f4

0800dffc <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800dffc:	b580      	push	{r7, lr}
 800dffe:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800e000:	4a0e      	ldr	r2, [pc, #56]	@ (800e03c <OnRadioRxTimeout+0x40>)
 800e002:	7813      	ldrb	r3, [r2, #0]
 800e004:	f043 0302 	orr.w	r3, r3, #2
 800e008:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800e00a:	4b0d      	ldr	r3, [pc, #52]	@ (800e040 <OnRadioRxTimeout+0x44>)
 800e00c:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800e010:	2b00      	cmp	r3, #0
 800e012:	d00a      	beq.n	800e02a <OnRadioRxTimeout+0x2e>
 800e014:	4b0a      	ldr	r3, [pc, #40]	@ (800e040 <OnRadioRxTimeout+0x44>)
 800e016:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800e01a:	691b      	ldr	r3, [r3, #16]
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d004      	beq.n	800e02a <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800e020:	4b07      	ldr	r3, [pc, #28]	@ (800e040 <OnRadioRxTimeout+0x44>)
 800e022:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800e026:	691b      	ldr	r3, [r3, #16]
 800e028:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800e02a:	4b06      	ldr	r3, [pc, #24]	@ (800e044 <OnRadioRxTimeout+0x48>)
 800e02c:	2201      	movs	r2, #1
 800e02e:	2100      	movs	r1, #0
 800e030:	2002      	movs	r0, #2
 800e032:	f00d fb69 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
}
 800e036:	bf00      	nop
 800e038:	bd80      	pop	{r7, pc}
 800e03a:	bf00      	nop
 800e03c:	2000199c 	.word	0x2000199c
 800e040:	200008f4 	.word	0x200008f4
 800e044:	0801ee88 	.word	0x0801ee88

0800e048 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800e048:	b480      	push	{r7}
 800e04a:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800e04c:	4b08      	ldr	r3, [pc, #32]	@ (800e070 <UpdateRxSlotIdleState+0x28>)
 800e04e:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800e052:	2b02      	cmp	r3, #2
 800e054:	d004      	beq.n	800e060 <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800e056:	4b07      	ldr	r3, [pc, #28]	@ (800e074 <UpdateRxSlotIdleState+0x2c>)
 800e058:	2206      	movs	r2, #6
 800e05a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800e05e:	e003      	b.n	800e068 <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e060:	4b04      	ldr	r3, [pc, #16]	@ (800e074 <UpdateRxSlotIdleState+0x2c>)
 800e062:	2202      	movs	r2, #2
 800e064:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
}
 800e068:	bf00      	nop
 800e06a:	46bd      	mov	sp, r7
 800e06c:	bc80      	pop	{r7}
 800e06e:	4770      	bx	lr
 800e070:	20000e14 	.word	0x20000e14
 800e074:	200008f4 	.word	0x200008f4

0800e078 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800e078:	b580      	push	{r7, lr}
 800e07a:	b08e      	sub	sp, #56	@ 0x38
 800e07c:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800e07e:	4b3e      	ldr	r3, [pc, #248]	@ (800e178 <ProcessRadioTxDone+0x100>)
 800e080:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800e084:	2b02      	cmp	r3, #2
 800e086:	d002      	beq.n	800e08e <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 800e088:	4b3c      	ldr	r3, [pc, #240]	@ (800e17c <ProcessRadioTxDone+0x104>)
 800e08a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e08c:	4798      	blx	r3
    }
#if ( !defined(DISABLE_LORAWAN_RX_WINDOW) || (DISABLE_LORAWAN_RX_WINDOW == 0) )
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 800e08e:	4b3c      	ldr	r3, [pc, #240]	@ (800e180 <ProcessRadioTxDone+0x108>)
 800e090:	f8d3 33b0 	ldr.w	r3, [r3, #944]	@ 0x3b0
 800e094:	4619      	mov	r1, r3
 800e096:	483b      	ldr	r0, [pc, #236]	@ (800e184 <ProcessRadioTxDone+0x10c>)
 800e098:	f00d f99c 	bl	801b3d4 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800e09c:	4839      	ldr	r0, [pc, #228]	@ (800e184 <ProcessRadioTxDone+0x10c>)
 800e09e:	f00d f8bb 	bl	801b218 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 800e0a2:	4b37      	ldr	r3, [pc, #220]	@ (800e180 <ProcessRadioTxDone+0x108>)
 800e0a4:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 800e0a8:	4619      	mov	r1, r3
 800e0aa:	4837      	ldr	r0, [pc, #220]	@ (800e188 <ProcessRadioTxDone+0x110>)
 800e0ac:	f00d f992 	bl	801b3d4 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800e0b0:	4835      	ldr	r0, [pc, #212]	@ (800e188 <ProcessRadioTxDone+0x110>)
 800e0b2:	f00d f8b1 	bl	801b218 <UTIL_TIMER_Start>
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
        TimerStart( &MacCtx.AckTimeoutTimer );
    }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( MacCtx.NodeAckRequested == true )
 800e0b6:	4b32      	ldr	r3, [pc, #200]	@ (800e180 <ProcessRadioTxDone+0x108>)
 800e0b8:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d01a      	beq.n	800e0f6 <ProcessRadioTxDone+0x7e>
    {
        getPhy.Attribute = PHY_RETRANSMIT_TIMEOUT;
 800e0c0:	2315      	movs	r3, #21
 800e0c2:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e0c6:	4b2c      	ldr	r3, [pc, #176]	@ (800e178 <ProcessRadioTxDone+0x100>)
 800e0c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e0cc:	f107 0220 	add.w	r2, r7, #32
 800e0d0:	4611      	mov	r1, r2
 800e0d2:	4618      	mov	r0, r3
 800e0d4:	f006 fd20 	bl	8014b18 <RegionGetPhyParam>
 800e0d8:	4603      	mov	r3, r0
 800e0da:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.RetransmitTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800e0dc:	4b28      	ldr	r3, [pc, #160]	@ (800e180 <ProcessRadioTxDone+0x108>)
 800e0de:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800e0e2:	69fb      	ldr	r3, [r7, #28]
 800e0e4:	4413      	add	r3, r2
 800e0e6:	4619      	mov	r1, r3
 800e0e8:	4828      	ldr	r0, [pc, #160]	@ (800e18c <ProcessRadioTxDone+0x114>)
 800e0ea:	f00d f973 	bl	801b3d4 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.RetransmitTimeoutTimer );
 800e0ee:	4827      	ldr	r0, [pc, #156]	@ (800e18c <ProcessRadioTxDone+0x114>)
 800e0f0:	f00d f892 	bl	801b218 <UTIL_TIMER_Start>
 800e0f4:	e003      	b.n	800e0fe <ProcessRadioTxDone+0x86>
    }
    else
    {
        // Transmission successful, setup status directly
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800e0f6:	4b22      	ldr	r3, [pc, #136]	@ (800e180 <ProcessRadioTxDone+0x108>)
 800e0f8:	2200      	movs	r2, #0
 800e0fa:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
    }
#endif /* LORAMAC_VERSION */

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800e0fe:	4b24      	ldr	r3, [pc, #144]	@ (800e190 <ProcessRadioTxDone+0x118>)
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	4a1d      	ldr	r2, [pc, #116]	@ (800e178 <ProcessRadioTxDone+0x100>)
 800e104:	62d3      	str	r3, [r2, #44]	@ 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800e106:	4b1e      	ldr	r3, [pc, #120]	@ (800e180 <ProcessRadioTxDone+0x108>)
 800e108:	f893 341f 	ldrb.w	r3, [r3, #1055]	@ 0x41f
 800e10c:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800e10e:	4b20      	ldr	r3, [pc, #128]	@ (800e190 <ProcessRadioTxDone+0x118>)
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800e114:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e118:	4618      	mov	r0, r3
 800e11a:	f00c fbbd 	bl	801a898 <SysTimeGetMcuTime>
 800e11e:	4638      	mov	r0, r7
 800e120:	4b15      	ldr	r3, [pc, #84]	@ (800e178 <ProcessRadioTxDone+0x100>)
 800e122:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800e126:	9200      	str	r2, [sp, #0]
 800e128:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800e12c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800e130:	ca06      	ldmia	r2, {r1, r2}
 800e132:	f00c fb12 	bl	801a75a <SysTimeSub>
 800e136:	f107 0314 	add.w	r3, r7, #20
 800e13a:	463a      	mov	r2, r7
 800e13c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e140:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800e144:	4b0e      	ldr	r3, [pc, #56]	@ (800e180 <ProcessRadioTxDone+0x108>)
 800e146:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 800e14a:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800e14c:	2301      	movs	r3, #1
 800e14e:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800e150:	4b09      	ldr	r3, [pc, #36]	@ (800e178 <ProcessRadioTxDone+0x100>)
 800e152:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 800e156:	2b00      	cmp	r3, #0
 800e158:	d101      	bne.n	800e15e <ProcessRadioTxDone+0xe6>
    {
        txDone.Joined  = false;
 800e15a:	2300      	movs	r3, #0
 800e15c:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800e15e:	4b06      	ldr	r3, [pc, #24]	@ (800e178 <ProcessRadioTxDone+0x100>)
 800e160:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e164:	f107 0208 	add.w	r2, r7, #8
 800e168:	4611      	mov	r1, r2
 800e16a:	4618      	mov	r0, r3
 800e16c:	f006 fcec 	bl	8014b48 <RegionSetBandTxDone>
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
    }
#endif /* LORAMAC_VERSION */
}
 800e170:	bf00      	nop
 800e172:	3730      	adds	r7, #48	@ 0x30
 800e174:	46bd      	mov	sp, r7
 800e176:	bd80      	pop	{r7, pc}
 800e178:	20000e14 	.word	0x20000e14
 800e17c:	0801f51c 	.word	0x0801f51c
 800e180:	200008f4 	.word	0x200008f4
 800e184:	20000c74 	.word	0x20000c74
 800e188:	20000c8c 	.word	0x20000c8c
 800e18c:	20000cf8 	.word	0x20000cf8
 800e190:	200019a0 	.word	0x200019a0

0800e194 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800e194:	b580      	push	{r7, lr}
 800e196:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800e198:	4b10      	ldr	r3, [pc, #64]	@ (800e1dc <PrepareRxDoneAbort+0x48>)
 800e19a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800e19e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e1a2:	4a0e      	ldr	r2, [pc, #56]	@ (800e1dc <PrepareRxDoneAbort+0x48>)
 800e1a4:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    if( MacCtx.NodeAckRequested == true )
 800e1a8:	4b0c      	ldr	r3, [pc, #48]	@ (800e1dc <PrepareRxDoneAbort+0x48>)
 800e1aa:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d002      	beq.n	800e1b8 <PrepareRxDoneAbort+0x24>
    {
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        OnAckTimeoutTimerEvent( NULL );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        OnRetransmitTimeoutTimerEvent( NULL );
 800e1b2:	2000      	movs	r0, #0
 800e1b4:	f001 f99c 	bl	800f4f0 <OnRetransmitTimeoutTimerEvent>
#endif /* LORAMAC_VERSION */
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800e1b8:	4a08      	ldr	r2, [pc, #32]	@ (800e1dc <PrepareRxDoneAbort+0x48>)
 800e1ba:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800e1be:	f043 0302 	orr.w	r3, r3, #2
 800e1c2:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
    MacCtx.MacFlags.Bits.MacDone = 1;
 800e1c6:	4a05      	ldr	r2, [pc, #20]	@ (800e1dc <PrepareRxDoneAbort+0x48>)
 800e1c8:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800e1cc:	f043 0320 	orr.w	r3, r3, #32
 800e1d0:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495

    UpdateRxSlotIdleState( );
 800e1d4:	f7ff ff38 	bl	800e048 <UpdateRxSlotIdleState>
}
 800e1d8:	bf00      	nop
 800e1da:	bd80      	pop	{r7, pc}
 800e1dc:	200008f4 	.word	0x200008f4

0800e1e0 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800e1e0:	b590      	push	{r4, r7, lr}
 800e1e2:	b0a7      	sub	sp, #156	@ 0x9c
 800e1e4:	af02      	add	r7, sp, #8
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800e1e6:	2312      	movs	r3, #18
 800e1e8:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800e1ec:	4bbd      	ldr	r3, [pc, #756]	@ (800e4e4 <ProcessRadioRxDone+0x304>)
 800e1ee:	685b      	ldr	r3, [r3, #4]
 800e1f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    uint16_t size = RxDoneParams.Size;
 800e1f4:	4bbb      	ldr	r3, [pc, #748]	@ (800e4e4 <ProcessRadioRxDone+0x304>)
 800e1f6:	891b      	ldrh	r3, [r3, #8]
 800e1f8:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
    int16_t rssi = RxDoneParams.Rssi;
 800e1fc:	4bb9      	ldr	r3, [pc, #740]	@ (800e4e4 <ProcessRadioRxDone+0x304>)
 800e1fe:	895b      	ldrh	r3, [r3, #10]
 800e200:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80
    int8_t snr = RxDoneParams.Snr;
 800e204:	4bb7      	ldr	r3, [pc, #732]	@ (800e4e4 <ProcessRadioRxDone+0x304>)
 800e206:	7b1b      	ldrb	r3, [r3, #12]
 800e208:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f

    uint8_t pktHeaderLen = 0;
 800e20c:	2300      	movs	r3, #0
 800e20e:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e

    uint32_t downLinkCounter = 0;
 800e212:	2300      	movs	r3, #0
 800e214:	60bb      	str	r3, [r7, #8]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800e216:	4bb4      	ldr	r3, [pc, #720]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e218:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800e21c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    uint8_t multicast = 0;
 800e220:	2300      	movs	r3, #0
 800e222:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800e226:	2301      	movs	r3, #1
 800e228:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
    FCntIdentifier_t fCntID;

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    LoRaMacRadioEvents.Events.RxProcessPending = 0;
 800e22c:	4aaf      	ldr	r2, [pc, #700]	@ (800e4ec <ProcessRadioRxDone+0x30c>)
 800e22e:	7813      	ldrb	r3, [r2, #0]
 800e230:	f023 0301 	bic.w	r3, r3, #1
 800e234:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    MacCtx.McpsConfirm.AckReceived = false;
 800e236:	4bae      	ldr	r3, [pc, #696]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e238:	2200      	movs	r2, #0
 800e23a:	f883 2448 	strb.w	r2, [r3, #1096]	@ 0x448
    MacCtx.RxStatus.Rssi = rssi;
 800e23e:	4aac      	ldr	r2, [pc, #688]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e240:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 800e244:	f8a2 3490 	strh.w	r3, [r2, #1168]	@ 0x490
    MacCtx.RxStatus.Snr = snr;
 800e248:	4aa9      	ldr	r2, [pc, #676]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e24a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800e24e:	f882 3492 	strb.w	r3, [r2, #1170]	@ 0x492
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800e252:	4ba7      	ldr	r3, [pc, #668]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e254:	f893 2494 	ldrb.w	r2, [r3, #1172]	@ 0x494
 800e258:	4ba5      	ldr	r3, [pc, #660]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e25a:	f883 2493 	strb.w	r2, [r3, #1171]	@ 0x493
    MacCtx.McpsIndication.Port = 0;
 800e25e:	4ba4      	ldr	r3, [pc, #656]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e260:	2200      	movs	r2, #0
 800e262:	f883 2427 	strb.w	r2, [r3, #1063]	@ 0x427
    MacCtx.McpsIndication.Multicast = 0;
 800e266:	4ba2      	ldr	r3, [pc, #648]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e268:	2200      	movs	r2, #0
 800e26a:	f883 2426 	strb.w	r2, [r3, #1062]	@ 0x426
    MacCtx.McpsIndication.FramePending = 0;
 800e26e:	4ba0      	ldr	r3, [pc, #640]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e270:	2200      	movs	r2, #0
 800e272:	f883 2429 	strb.w	r2, [r3, #1065]	@ 0x429
    MacCtx.McpsIndication.Buffer = NULL;
 800e276:	4b9e      	ldr	r3, [pc, #632]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e278:	2200      	movs	r2, #0
 800e27a:	f8c3 242c 	str.w	r2, [r3, #1068]	@ 0x42c
    MacCtx.McpsIndication.BufferSize = 0;
 800e27e:	4b9c      	ldr	r3, [pc, #624]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e280:	2200      	movs	r2, #0
 800e282:	f883 2430 	strb.w	r2, [r3, #1072]	@ 0x430
    MacCtx.McpsIndication.RxData = false;
 800e286:	4b9a      	ldr	r3, [pc, #616]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e288:	2200      	movs	r2, #0
 800e28a:	f883 2431 	strb.w	r2, [r3, #1073]	@ 0x431
    MacCtx.McpsIndication.AckReceived = false;
 800e28e:	4b98      	ldr	r3, [pc, #608]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e290:	2200      	movs	r2, #0
 800e292:	f883 2432 	strb.w	r2, [r3, #1074]	@ 0x432
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800e296:	4b96      	ldr	r3, [pc, #600]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e298:	2200      	movs	r2, #0
 800e29a:	f8c3 2434 	str.w	r2, [r3, #1076]	@ 0x434
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800e29e:	4b94      	ldr	r3, [pc, #592]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e2a0:	2200      	movs	r2, #0
 800e2a2:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
    MacCtx.McpsIndication.DevAddress = 0;
 800e2a6:	4b92      	ldr	r3, [pc, #584]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e2a8:	2200      	movs	r2, #0
 800e2aa:	f8c3 2438 	str.w	r2, [r3, #1080]	@ 0x438
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800e2ae:	4b90      	ldr	r3, [pc, #576]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e2b0:	2200      	movs	r2, #0
 800e2b2:	f883 243c 	strb.w	r2, [r3, #1084]	@ 0x43c
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.McpsIndication.ResponseTimeout = 0;
 800e2b6:	4b8e      	ldr	r3, [pc, #568]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e2b8:	2200      	movs	r2, #0
 800e2ba:	f8c3 2440 	str.w	r2, [r3, #1088]	@ 0x440
#endif /* LORAMAC_VERSION */

    Radio.Sleep( );
 800e2be:	4b8d      	ldr	r3, [pc, #564]	@ (800e4f4 <ProcessRadioRxDone+0x314>)
 800e2c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2c2:	4798      	blx	r3

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.RxWindowTimer2 );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 800e2c4:	4b8a      	ldr	r3, [pc, #552]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e2c6:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d102      	bne.n	800e2d4 <ProcessRadioRxDone+0xf4>
    {
        TimerStop( &MacCtx.RxWindowTimer2 );
 800e2ce:	488a      	ldr	r0, [pc, #552]	@ (800e4f8 <ProcessRadioRxDone+0x318>)
 800e2d0:	f00d f810 	bl	801b2f4 <UTIL_TIMER_Stop>
    }
#endif /* LORAMAC_VERSION */

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800e2d4:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e2d8:	4619      	mov	r1, r3
 800e2da:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 800e2de:	f004 fcdb 	bl	8012c98 <LoRaMacClassBRxBeacon>
 800e2e2:	4603      	mov	r3, r0
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d00b      	beq.n	800e300 <ProcessRadioRxDone+0x120>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800e2e8:	4a81      	ldr	r2, [pc, #516]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e2ea:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 800e2ee:	f8a2 3482 	strh.w	r3, [r2, #1154]	@ 0x482
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800e2f2:	4a7f      	ldr	r2, [pc, #508]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e2f4:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800e2f8:	f882 3484 	strb.w	r3, [r2, #1156]	@ 0x484
        return;
 800e2fc:	f000 bc22 	b.w	800eb44 <ProcessRadioRxDone+0x964>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800e300:	4b79      	ldr	r3, [pc, #484]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e302:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800e306:	2b01      	cmp	r3, #1
 800e308:	d11e      	bne.n	800e348 <ProcessRadioRxDone+0x168>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800e30a:	f004 fcd8 	bl	8012cbe <LoRaMacClassBIsPingExpected>
 800e30e:	4603      	mov	r3, r0
 800e310:	2b00      	cmp	r3, #0
 800e312:	d00a      	beq.n	800e32a <ProcessRadioRxDone+0x14a>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800e314:	2000      	movs	r0, #0
 800e316:	f004 fc89 	bl	8012c2c <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800e31a:	2000      	movs	r0, #0
 800e31c:	f004 fcaa 	bl	8012c74 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800e320:	4b73      	ldr	r3, [pc, #460]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e322:	2204      	movs	r2, #4
 800e324:	f883 2493 	strb.w	r2, [r3, #1171]	@ 0x493
 800e328:	e00e      	b.n	800e348 <ProcessRadioRxDone+0x168>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800e32a:	f004 fccf 	bl	8012ccc <LoRaMacClassBIsMulticastExpected>
 800e32e:	4603      	mov	r3, r0
 800e330:	2b00      	cmp	r3, #0
 800e332:	d009      	beq.n	800e348 <ProcessRadioRxDone+0x168>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800e334:	2000      	movs	r0, #0
 800e336:	f004 fc83 	bl	8012c40 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800e33a:	2000      	movs	r0, #0
 800e33c:	f004 fca3 	bl	8012c86 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800e340:	4b6b      	ldr	r3, [pc, #428]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e342:	2205      	movs	r2, #5
 800e344:	f883 2493 	strb.w	r2, [r3, #1171]	@ 0x493
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 800e348:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 800e34c:	1c5a      	adds	r2, r3, #1
 800e34e:	f887 207e 	strb.w	r2, [r7, #126]	@ 0x7e
 800e352:	461a      	mov	r2, r3
 800e354:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e358:	4413      	add	r3, r2
 800e35a:	781b      	ldrb	r3, [r3, #0]
 800e35c:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c

    switch( macHdr.Bits.MType )
 800e360:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 800e364:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800e368:	b2db      	uxtb	r3, r3
 800e36a:	3b01      	subs	r3, #1
 800e36c:	2b06      	cmp	r3, #6
 800e36e:	f200 83bd 	bhi.w	800eaec <ProcessRadioRxDone+0x90c>
 800e372:	a201      	add	r2, pc, #4	@ (adr r2, 800e378 <ProcessRadioRxDone+0x198>)
 800e374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e378:	0800e395 	.word	0x0800e395
 800e37c:	0800eaed 	.word	0x0800eaed
 800e380:	0800e529 	.word	0x0800e529
 800e384:	0800eaed 	.word	0x0800eaed
 800e388:	0800e521 	.word	0x0800e521
 800e38c:	0800eaed 	.word	0x0800eaed
 800e390:	0800ea7f 	.word	0x0800ea7f
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800e394:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e398:	2b10      	cmp	r3, #16
 800e39a:	d806      	bhi.n	800e3aa <ProcessRadioRxDone+0x1ca>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e39c:	4b54      	ldr	r3, [pc, #336]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e39e:	2201      	movs	r2, #1
 800e3a0:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                PrepareRxDoneAbort( );
 800e3a4:	f7ff fef6 	bl	800e194 <PrepareRxDoneAbort>
                return;
 800e3a8:	e3cc      	b.n	800eb44 <ProcessRadioRxDone+0x964>
            }
            macMsgJoinAccept.Buffer = payload;
 800e3aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e3ae:	60fb      	str	r3, [r7, #12]
            macMsgJoinAccept.BufSize = size;
 800e3b0:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e3b4:	b2db      	uxtb	r3, r3
 800e3b6:	743b      	strb	r3, [r7, #16]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800e3b8:	4b4b      	ldr	r3, [pc, #300]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e3ba:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d006      	beq.n	800e3d0 <ProcessRadioRxDone+0x1f0>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e3c2:	4b4b      	ldr	r3, [pc, #300]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e3c4:	2201      	movs	r2, #1
 800e3c6:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                PrepareRxDoneAbort( );
 800e3ca:	f7ff fee3 	bl	800e194 <PrepareRxDoneAbort>
                return;
 800e3ce:	e3b9      	b.n	800eb44 <ProcessRadioRxDone+0x964>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 800e3d0:	f7fe f876 	bl	800c4c0 <SecureElementGetJoinEui>
 800e3d4:	4601      	mov	r1, r0
 800e3d6:	f107 030c 	add.w	r3, r7, #12
 800e3da:	461a      	mov	r2, r3
 800e3dc:	20ff      	movs	r0, #255	@ 0xff
 800e3de:	f005 fe29 	bl	8014034 <LoRaMacCryptoHandleJoinAccept>
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800e3e8:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	f040 8085 	bne.w	800e4fc <ProcessRadioRxDone+0x31c>
            {
                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800e3f2:	7d7b      	ldrb	r3, [r7, #21]
 800e3f4:	461a      	mov	r2, r3
 800e3f6:	4b3c      	ldr	r3, [pc, #240]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e3f8:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800e3fc:	4b3a      	ldr	r3, [pc, #232]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e3fe:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 800e402:	7dbb      	ldrb	r3, [r7, #22]
 800e404:	021b      	lsls	r3, r3, #8
 800e406:	4313      	orrs	r3, r2
 800e408:	4a37      	ldr	r2, [pc, #220]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e40a:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800e40e:	4b36      	ldr	r3, [pc, #216]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e410:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 800e414:	7dfb      	ldrb	r3, [r7, #23]
 800e416:	041b      	lsls	r3, r3, #16
 800e418:	4313      	orrs	r3, r2
 800e41a:	4a33      	ldr	r2, [pc, #204]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e41c:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800e420:	69bb      	ldr	r3, [r7, #24]
 800e422:	4a31      	ldr	r2, [pc, #196]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e424:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800e428:	7f3b      	ldrb	r3, [r7, #28]
 800e42a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800e42e:	b2db      	uxtb	r3, r3
 800e430:	461a      	mov	r2, r3
 800e432:	4b2d      	ldr	r3, [pc, #180]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e434:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800e438:	7f3b      	ldrb	r3, [r7, #28]
 800e43a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800e43e:	b2db      	uxtb	r3, r3
 800e440:	461a      	mov	r2, r3
 800e442:	4b29      	ldr	r3, [pc, #164]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e444:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800e448:	7f3b      	ldrb	r3, [r7, #28]
 800e44a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800e44e:	b2db      	uxtb	r3, r3
 800e450:	461a      	mov	r2, r3
 800e452:	4b25      	ldr	r3, [pc, #148]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e454:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800e458:	7f7b      	ldrb	r3, [r7, #29]
 800e45a:	461a      	mov	r2, r3
 800e45c:	4b22      	ldr	r3, [pc, #136]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e45e:	651a      	str	r2, [r3, #80]	@ 0x50
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800e460:	4b21      	ldr	r3, [pc, #132]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e464:	2b00      	cmp	r3, #0
 800e466:	d102      	bne.n	800e46e <ProcessRadioRxDone+0x28e>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800e468:	4b1f      	ldr	r3, [pc, #124]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e46a:	2201      	movs	r2, #1
 800e46c:	651a      	str	r2, [r3, #80]	@ 0x50
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800e46e:	4b1e      	ldr	r3, [pc, #120]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e470:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e472:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e476:	fb02 f303 	mul.w	r3, r2, r3
 800e47a:	4a1b      	ldr	r2, [pc, #108]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e47c:	6513      	str	r3, [r2, #80]	@ 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800e47e:	4b1a      	ldr	r3, [pc, #104]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e480:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e482:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800e486:	4a18      	ldr	r2, [pc, #96]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e488:	6553      	str	r3, [r2, #84]	@ 0x54

                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800e48a:	4b17      	ldr	r3, [pc, #92]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e48c:	2200      	movs	r2, #0
 800e48e:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800e492:	f107 030c 	add.w	r3, r7, #12
 800e496:	3312      	adds	r3, #18
 800e498:	677b      	str	r3, [r7, #116]	@ 0x74
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800e49a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e49e:	b2db      	uxtb	r3, r3
 800e4a0:	3b11      	subs	r3, #17
 800e4a2:	b2db      	uxtb	r3, r3
 800e4a4:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                // Apply the last tx channel
                applyCFList.JoinChannel = MacCtx.Channel;
 800e4a8:	4b11      	ldr	r3, [pc, #68]	@ (800e4f0 <ProcessRadioRxDone+0x310>)
 800e4aa:	f893 341f 	ldrb.w	r3, [r3, #1055]	@ 0x41f
 800e4ae:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
#endif /* LORAMAC_VERSION */

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800e4b2:	4b0d      	ldr	r3, [pc, #52]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e4b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e4b8:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800e4bc:	4611      	mov	r1, r2
 800e4be:	4618      	mov	r0, r3
 800e4c0:	f006 fb7c 	bl	8014bbc <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800e4c4:	4b08      	ldr	r3, [pc, #32]	@ (800e4e8 <ProcessRadioRxDone+0x308>)
 800e4c6:	2202      	movs	r2, #2
 800e4c8:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800e4cc:	2001      	movs	r0, #1
 800e4ce:	f005 f8dd 	bl	801368c <LoRaMacConfirmQueueIsCmdActive>
 800e4d2:	4603      	mov	r3, r0
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d01b      	beq.n	800e510 <ProcessRadioRxDone+0x330>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 800e4d8:	2101      	movs	r1, #1
 800e4da:	2000      	movs	r0, #0
 800e4dc:	f005 f84a 	bl	8013574 <LoRaMacConfirmQueueSetStatus>
 800e4e0:	e016      	b.n	800e510 <ProcessRadioRxDone+0x330>
 800e4e2:	bf00      	nop
 800e4e4:	200019a4 	.word	0x200019a4
 800e4e8:	20000e14 	.word	0x20000e14
 800e4ec:	2000199c 	.word	0x2000199c
 800e4f0:	200008f4 	.word	0x200008f4
 800e4f4:	0801f51c 	.word	0x0801f51c
 800e4f8:	20000c8c 	.word	0x20000c8c
                }
            }
            else
            {
                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800e4fc:	2001      	movs	r0, #1
 800e4fe:	f005 f8c5 	bl	801368c <LoRaMacConfirmQueueIsCmdActive>
 800e502:	4603      	mov	r3, r0
 800e504:	2b00      	cmp	r3, #0
 800e506:	d003      	beq.n	800e510 <ProcessRadioRxDone+0x330>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800e508:	2101      	movs	r1, #1
 800e50a:	2007      	movs	r0, #7
 800e50c:	f005 f832 	bl	8013574 <LoRaMacConfirmQueueSetStatus>
                }
            }
            MacCtx.MacFlags.Bits.MlmeInd = 1;
 800e510:	4ab9      	ldr	r2, [pc, #740]	@ (800e7f8 <ProcessRadioRxDone+0x618>)
 800e512:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800e516:	f043 0308 	orr.w	r3, r3, #8
 800e51a:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
            break;
 800e51e:	e2ec      	b.n	800eafa <ProcessRadioRxDone+0x91a>
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800e520:	4bb5      	ldr	r3, [pc, #724]	@ (800e7f8 <ProcessRadioRxDone+0x618>)
 800e522:	2201      	movs	r2, #1
 800e524:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800e528:	4bb4      	ldr	r3, [pc, #720]	@ (800e7fc <ProcessRadioRxDone+0x61c>)
 800e52a:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 800e52e:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800e532:	4bb1      	ldr	r3, [pc, #708]	@ (800e7f8 <ProcessRadioRxDone+0x618>)
 800e534:	f893 3428 	ldrb.w	r3, [r3, #1064]	@ 0x428
 800e538:	b25b      	sxtb	r3, r3
 800e53a:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800e53e:	230d      	movs	r3, #13
 800e540:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68

            /* ST_WORKAROUND_BEGIN: Keep repeater feature */
            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800e544:	4bad      	ldr	r3, [pc, #692]	@ (800e7fc <ProcessRadioRxDone+0x61c>)
 800e546:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d002      	beq.n	800e554 <ProcessRadioRxDone+0x374>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800e54e:	230e      	movs	r3, #14
 800e550:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
            }
            /* ST_WORKAROUND_END */

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e554:	4ba9      	ldr	r3, [pc, #676]	@ (800e7fc <ProcessRadioRxDone+0x61c>)
 800e556:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e55a:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 800e55e:	4611      	mov	r1, r2
 800e560:	4618      	mov	r0, r3
 800e562:	f006 fad9 	bl	8014b18 <RegionGetPhyParam>
 800e566:	4603      	mov	r3, r0
 800e568:	667b      	str	r3, [r7, #100]	@ 0x64
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800e56a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e56e:	3b0d      	subs	r3, #13
 800e570:	b29b      	uxth	r3, r3
 800e572:	b21b      	sxth	r3, r3
 800e574:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e578:	b21a      	sxth	r2, r3
 800e57a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e57c:	b21b      	sxth	r3, r3
 800e57e:	429a      	cmp	r2, r3
 800e580:	dc03      	bgt.n	800e58a <ProcessRadioRxDone+0x3aa>
 800e582:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e586:	2b0b      	cmp	r3, #11
 800e588:	d806      	bhi.n	800e598 <ProcessRadioRxDone+0x3b8>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e58a:	4b9b      	ldr	r3, [pc, #620]	@ (800e7f8 <ProcessRadioRxDone+0x618>)
 800e58c:	2201      	movs	r2, #1
 800e58e:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                PrepareRxDoneAbort( );
 800e592:	f7ff fdff 	bl	800e194 <PrepareRxDoneAbort>
                return;
 800e596:	e2d5      	b.n	800eb44 <ProcessRadioRxDone+0x964>
            }
            macMsgData.Buffer = payload;
 800e598:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e59c:	637b      	str	r3, [r7, #52]	@ 0x34
            macMsgData.BufSize = size;
 800e59e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800e5a2:	b2db      	uxtb	r3, r3
 800e5a4:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800e5a8:	4b95      	ldr	r3, [pc, #596]	@ (800e800 <ProcessRadioRxDone+0x620>)
 800e5aa:	65bb      	str	r3, [r7, #88]	@ 0x58
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800e5ac:	23ff      	movs	r3, #255	@ 0xff
 800e5ae:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800e5b2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	f006 f835 	bl	8014626 <LoRaMacParserData>
 800e5bc:	4603      	mov	r3, r0
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d006      	beq.n	800e5d0 <ProcessRadioRxDone+0x3f0>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e5c2:	4b8d      	ldr	r3, [pc, #564]	@ (800e7f8 <ProcessRadioRxDone+0x618>)
 800e5c4:	2201      	movs	r2, #1
 800e5c6:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                PrepareRxDoneAbort( );
 800e5ca:	f7ff fde3 	bl	800e194 <PrepareRxDoneAbort>
                return;
 800e5ce:	e2b9      	b.n	800eb44 <ProcessRadioRxDone+0x964>
            }

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            // Handle Class B
            // Check if we expect a ping or a multicast slot.
            if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800e5d0:	4b8a      	ldr	r3, [pc, #552]	@ (800e7fc <ProcessRadioRxDone+0x61c>)
 800e5d2:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800e5d6:	2b01      	cmp	r3, #1
 800e5d8:	d132      	bne.n	800e640 <ProcessRadioRxDone+0x460>
            {
                if( LoRaMacClassBIsPingExpected( ) == true )
 800e5da:	f004 fb70 	bl	8012cbe <LoRaMacClassBIsPingExpected>
 800e5de:	4603      	mov	r3, r0
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	d014      	beq.n	800e60e <ProcessRadioRxDone+0x42e>
                {
                    LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800e5e4:	2000      	movs	r0, #0
 800e5e6:	f004 fb21 	bl	8012c2c <LoRaMacClassBSetPingSlotState>
                    LoRaMacClassBPingSlotTimerEvent( NULL );
 800e5ea:	2000      	movs	r0, #0
 800e5ec:	f004 fb42 	bl	8012c74 <LoRaMacClassBPingSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800e5f0:	4b81      	ldr	r3, [pc, #516]	@ (800e7f8 <ProcessRadioRxDone+0x618>)
 800e5f2:	2204      	movs	r2, #4
 800e5f4:	f883 2493 	strb.w	r2, [r3, #1171]	@ 0x493
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800e5f8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e5fa:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800e5fe:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800e602:	b2db      	uxtb	r3, r3
 800e604:	4619      	mov	r1, r3
 800e606:	4610      	mov	r0, r2
 800e608:	f004 fbe2 	bl	8012dd0 <LoRaMacClassBSetFPendingBit>
 800e60c:	e018      	b.n	800e640 <ProcessRadioRxDone+0x460>
                }
                else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800e60e:	f004 fb5d 	bl	8012ccc <LoRaMacClassBIsMulticastExpected>
 800e612:	4603      	mov	r3, r0
 800e614:	2b00      	cmp	r3, #0
 800e616:	d013      	beq.n	800e640 <ProcessRadioRxDone+0x460>
                {
                    LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800e618:	2000      	movs	r0, #0
 800e61a:	f004 fb11 	bl	8012c40 <LoRaMacClassBSetMulticastSlotState>
                    LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800e61e:	2000      	movs	r0, #0
 800e620:	f004 fb31 	bl	8012c86 <LoRaMacClassBMulticastSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800e624:	4b74      	ldr	r3, [pc, #464]	@ (800e7f8 <ProcessRadioRxDone+0x618>)
 800e626:	2205      	movs	r2, #5
 800e628:	f883 2493 	strb.w	r2, [r3, #1171]	@ 0x493
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800e62c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e62e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800e632:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800e636:	b2db      	uxtb	r3, r3
 800e638:	4619      	mov	r1, r3
 800e63a:	4610      	mov	r0, r2
 800e63c:	f004 fbc8 	bl	8012dd0 <LoRaMacClassBSetFPendingBit>
                }
            }
#endif /* LORAMAC_VERSION */

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800e640:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e642:	4a6d      	ldr	r2, [pc, #436]	@ (800e7f8 <ProcessRadioRxDone+0x618>)
 800e644:	f8c2 3438 	str.w	r3, [r2, #1080]	@ 0x438

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800e648:	1dba      	adds	r2, r7, #6
 800e64a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800e64e:	4611      	mov	r1, r2
 800e650:	4618      	mov	r0, r3
 800e652:	f002 fd1f 	bl	8011094 <DetermineFrameType>
 800e656:	4603      	mov	r3, r0
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d006      	beq.n	800e66a <ProcessRadioRxDone+0x48a>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e65c:	4b66      	ldr	r3, [pc, #408]	@ (800e7f8 <ProcessRadioRxDone+0x618>)
 800e65e:	2201      	movs	r2, #1
 800e660:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                PrepareRxDoneAbort( );
 800e664:	f7ff fd96 	bl	800e194 <PrepareRxDoneAbort>
                return;
 800e668:	e26c      	b.n	800eb44 <ProcessRadioRxDone+0x964>
            }

            //Check if it is a multicast message
            multicast = 0;
 800e66a:	2300      	movs	r3, #0
 800e66c:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
            downLinkCounter = 0;
 800e670:	2300      	movs	r3, #0
 800e672:	60bb      	str	r3, [r7, #8]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800e674:	2300      	movs	r3, #0
 800e676:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89
 800e67a:	e049      	b.n	800e710 <ProcessRadioRxDone+0x530>
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800e67c:	f897 3089 	ldrb.w	r3, [r7, #137]	@ 0x89
 800e680:	4a5e      	ldr	r2, [pc, #376]	@ (800e7fc <ProcessRadioRxDone+0x61c>)
 800e682:	212c      	movs	r1, #44	@ 0x2c
 800e684:	fb01 f303 	mul.w	r3, r1, r3
 800e688:	4413      	add	r3, r2
 800e68a:	33dc      	adds	r3, #220	@ 0xdc
 800e68c:	681a      	ldr	r2, [r3, #0]
 800e68e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e690:	429a      	cmp	r2, r3
 800e692:	d138      	bne.n	800e706 <ProcessRadioRxDone+0x526>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800e694:	f897 3089 	ldrb.w	r3, [r7, #137]	@ 0x89
 800e698:	4a58      	ldr	r2, [pc, #352]	@ (800e7fc <ProcessRadioRxDone+0x61c>)
 800e69a:	212c      	movs	r1, #44	@ 0x2c
 800e69c:	fb01 f303 	mul.w	r3, r1, r3
 800e6a0:	4413      	add	r3, r2
 800e6a2:	33da      	adds	r3, #218	@ 0xda
 800e6a4:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d02d      	beq.n	800e706 <ProcessRadioRxDone+0x526>
                {
                    multicast = 1;
 800e6aa:	2301      	movs	r3, #1
 800e6ac:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800e6b0:	f897 3089 	ldrb.w	r3, [r7, #137]	@ 0x89
 800e6b4:	4a51      	ldr	r2, [pc, #324]	@ (800e7fc <ProcessRadioRxDone+0x61c>)
 800e6b6:	212c      	movs	r1, #44	@ 0x2c
 800e6b8:	fb01 f303 	mul.w	r3, r1, r3
 800e6bc:	4413      	add	r3, r2
 800e6be:	33db      	adds	r3, #219	@ 0xdb
 800e6c0:	781b      	ldrb	r3, [r3, #0]
 800e6c2:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800e6c6:	f897 3089 	ldrb.w	r3, [r7, #137]	@ 0x89
 800e6ca:	4a4c      	ldr	r2, [pc, #304]	@ (800e7fc <ProcessRadioRxDone+0x61c>)
 800e6cc:	212c      	movs	r1, #44	@ 0x2c
 800e6ce:	fb01 f303 	mul.w	r3, r1, r3
 800e6d2:	4413      	add	r3, r2
 800e6d4:	33f8      	adds	r3, #248	@ 0xf8
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	60bb      	str	r3, [r7, #8]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800e6dc:	f897 3089 	ldrb.w	r3, [r7, #137]	@ 0x89
 800e6e0:	4a46      	ldr	r2, [pc, #280]	@ (800e7fc <ProcessRadioRxDone+0x61c>)
 800e6e2:	212c      	movs	r1, #44	@ 0x2c
 800e6e4:	fb01 f303 	mul.w	r3, r1, r3
 800e6e8:	4413      	add	r3, r2
 800e6ea:	33dc      	adds	r3, #220	@ 0xdc
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800e6f2:	4b42      	ldr	r3, [pc, #264]	@ (800e7fc <ProcessRadioRxDone+0x61c>)
 800e6f4:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800e6f8:	2b02      	cmp	r3, #2
 800e6fa:	d10e      	bne.n	800e71a <ProcessRadioRxDone+0x53a>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800e6fc:	4b3e      	ldr	r3, [pc, #248]	@ (800e7f8 <ProcessRadioRxDone+0x618>)
 800e6fe:	2203      	movs	r2, #3
 800e700:	f883 2493 	strb.w	r2, [r3, #1171]	@ 0x493
                    }
                    break;
 800e704:	e009      	b.n	800e71a <ProcessRadioRxDone+0x53a>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800e706:	f897 3089 	ldrb.w	r3, [r7, #137]	@ 0x89
 800e70a:	3301      	adds	r3, #1
 800e70c:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89
 800e710:	f897 3089 	ldrb.w	r3, [r7, #137]	@ 0x89
 800e714:	2b00      	cmp	r3, #0
 800e716:	d0b1      	beq.n	800e67c <ProcessRadioRxDone+0x49c>
 800e718:	e000      	b.n	800e71c <ProcessRadioRxDone+0x53c>
                    break;
 800e71a:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800e71c:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e720:	2b01      	cmp	r3, #1
 800e722:	d117      	bne.n	800e754 <ProcessRadioRxDone+0x574>
 800e724:	79bb      	ldrb	r3, [r7, #6]
 800e726:	2b03      	cmp	r3, #3
 800e728:	d10d      	bne.n	800e746 <ProcessRadioRxDone+0x566>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800e72a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800e72e:	f003 0320 	and.w	r3, r3, #32
 800e732:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800e734:	2b00      	cmp	r3, #0
 800e736:	d106      	bne.n	800e746 <ProcessRadioRxDone+0x566>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800e738:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800e73c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e740:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800e742:	2b00      	cmp	r3, #0
 800e744:	d006      	beq.n	800e754 <ProcessRadioRxDone+0x574>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e746:	4b2c      	ldr	r3, [pc, #176]	@ (800e7f8 <ProcessRadioRxDone+0x618>)
 800e748:	2201      	movs	r2, #1
 800e74a:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                PrepareRxDoneAbort( );
 800e74e:	f7ff fd21 	bl	800e194 <PrepareRxDoneAbort>
                return;
 800e752:	e1f7      	b.n	800eb44 <ProcessRadioRxDone+0x964>
                PrepareRxDoneAbort( );
                return;
            }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, &fCntID, &downLinkCounter );
 800e754:	79b9      	ldrb	r1, [r7, #6]
 800e756:	4c29      	ldr	r4, [pc, #164]	@ (800e7fc <ProcessRadioRxDone+0x61c>)
 800e758:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800e75c:	f897 008a 	ldrb.w	r0, [r7, #138]	@ 0x8a
 800e760:	f107 0308 	add.w	r3, r7, #8
 800e764:	9301      	str	r3, [sp, #4]
 800e766:	1dfb      	adds	r3, r7, #7
 800e768:	9300      	str	r3, [sp, #0]
 800e76a:	f8d4 3118 	ldr.w	r3, [r4, #280]	@ 0x118
 800e76e:	f000 fee7 	bl	800f540 <GetFCntDown>
 800e772:	4603      	mov	r3, r0
 800e774:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800e778:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d017      	beq.n	800e7b0 <ProcessRadioRxDone+0x5d0>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800e780:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 800e784:	2b07      	cmp	r3, #7
 800e786:	d104      	bne.n	800e792 <ProcessRadioRxDone+0x5b2>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800e788:	4b1b      	ldr	r3, [pc, #108]	@ (800e7f8 <ProcessRadioRxDone+0x618>)
 800e78a:	2208      	movs	r2, #8
 800e78c:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
 800e790:	e003      	b.n	800e79a <ProcessRadioRxDone+0x5ba>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e792:	4b19      	ldr	r3, [pc, #100]	@ (800e7f8 <ProcessRadioRxDone+0x618>)
 800e794:	2201      	movs	r2, #1
 800e796:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800e79a:	68bb      	ldr	r3, [r7, #8]
 800e79c:	4a16      	ldr	r2, [pc, #88]	@ (800e7f8 <ProcessRadioRxDone+0x618>)
 800e79e:	f8c2 3434 	str.w	r3, [r2, #1076]	@ 0x434
                MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800e7a2:	68bb      	ldr	r3, [r7, #8]
 800e7a4:	4a14      	ldr	r2, [pc, #80]	@ (800e7f8 <ProcessRadioRxDone+0x618>)
 800e7a6:	f8c2 3470 	str.w	r3, [r2, #1136]	@ 0x470
                PrepareRxDoneAbort( );
 800e7aa:	f7ff fcf3 	bl	800e194 <PrepareRxDoneAbort>
                return;
 800e7ae:	e1c9      	b.n	800eb44 <ProcessRadioRxDone+0x964>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800e7b0:	79fa      	ldrb	r2, [r7, #7]
 800e7b2:	68b9      	ldr	r1, [r7, #8]
 800e7b4:	f897 008a 	ldrb.w	r0, [r7, #138]	@ 0x8a
 800e7b8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800e7bc:	9300      	str	r3, [sp, #0]
 800e7be:	460b      	mov	r3, r1
 800e7c0:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800e7c4:	f005 fd80 	bl	80142c8 <LoRaMacCryptoUnsecureMessage>
 800e7c8:	4603      	mov	r3, r0
 800e7ca:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800e7ce:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d016      	beq.n	800e804 <ProcessRadioRxDone+0x624>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800e7d6:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 800e7da:	2b02      	cmp	r3, #2
 800e7dc:	d104      	bne.n	800e7e8 <ProcessRadioRxDone+0x608>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800e7de:	4b06      	ldr	r3, [pc, #24]	@ (800e7f8 <ProcessRadioRxDone+0x618>)
 800e7e0:	220a      	movs	r2, #10
 800e7e2:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
 800e7e6:	e003      	b.n	800e7f0 <ProcessRadioRxDone+0x610>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800e7e8:	4b03      	ldr	r3, [pc, #12]	@ (800e7f8 <ProcessRadioRxDone+0x618>)
 800e7ea:	220b      	movs	r2, #11
 800e7ec:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                }
                PrepareRxDoneAbort( );
 800e7f0:	f7ff fcd0 	bl	800e194 <PrepareRxDoneAbort>
                return;
 800e7f4:	e1a6      	b.n	800eb44 <ProcessRadioRxDone+0x964>
 800e7f6:	bf00      	nop
 800e7f8:	200008f4 	.word	0x200008f4
 800e7fc:	20000e14 	.word	0x20000e14
 800e800:	20000b2c 	.word	0x20000b2c
            }
#endif /* LORAMAC_VERSION */

            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800e804:	4bb5      	ldr	r3, [pc, #724]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e806:	2200      	movs	r2, #0
 800e808:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
            MacCtx.McpsIndication.Multicast = multicast;
 800e80c:	4ab3      	ldr	r2, [pc, #716]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e80e:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e812:	f882 3426 	strb.w	r3, [r2, #1062]	@ 0x426
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 800e816:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800e81a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800e81e:	b2db      	uxtb	r3, r3
 800e820:	461a      	mov	r2, r3
 800e822:	4bae      	ldr	r3, [pc, #696]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e824:	f883 2429 	strb.w	r2, [r3, #1065]	@ 0x429
            MacCtx.McpsIndication.Buffer = NULL;
 800e828:	4bac      	ldr	r3, [pc, #688]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e82a:	2200      	movs	r2, #0
 800e82c:	f8c3 242c 	str.w	r2, [r3, #1068]	@ 0x42c
            MacCtx.McpsIndication.BufferSize = 0;
 800e830:	4baa      	ldr	r3, [pc, #680]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e832:	2200      	movs	r2, #0
 800e834:	f883 2430 	strb.w	r2, [r3, #1072]	@ 0x430
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800e838:	68bb      	ldr	r3, [r7, #8]
 800e83a:	4aa8      	ldr	r2, [pc, #672]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e83c:	f8c2 3434 	str.w	r3, [r2, #1076]	@ 0x434
            MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800e840:	68bb      	ldr	r3, [r7, #8]
 800e842:	4aa6      	ldr	r2, [pc, #664]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e844:	f8c2 3470 	str.w	r3, [r2, #1136]	@ 0x470
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800e848:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800e84c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800e850:	b2db      	uxtb	r3, r3
 800e852:	2b00      	cmp	r3, #0
 800e854:	bf14      	ite	ne
 800e856:	2301      	movne	r3, #1
 800e858:	2300      	moveq	r3, #0
 800e85a:	b2da      	uxtb	r2, r3
 800e85c:	4b9f      	ldr	r3, [pc, #636]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e85e:	f883 2432 	strb.w	r2, [r3, #1074]	@ 0x432

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800e862:	4b9e      	ldr	r3, [pc, #632]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e864:	2200      	movs	r2, #0
 800e866:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800e86a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800e86e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800e872:	b2db      	uxtb	r3, r3
 800e874:	2b00      	cmp	r3, #0
 800e876:	bf14      	ite	ne
 800e878:	2301      	movne	r3, #1
 800e87a:	2300      	moveq	r3, #0
 800e87c:	b2da      	uxtb	r2, r3
 800e87e:	4b97      	ldr	r3, [pc, #604]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e880:	f883 2448 	strb.w	r2, [r3, #1096]	@ 0x448

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800e884:	4b95      	ldr	r3, [pc, #596]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e886:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d004      	beq.n	800e898 <ProcessRadioRxDone+0x6b8>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800e88e:	4b93      	ldr	r3, [pc, #588]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e890:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800e894:	2b01      	cmp	r3, #1
 800e896:	d106      	bne.n	800e8a6 <ProcessRadioRxDone+0x6c6>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 800e898:	4b91      	ldr	r3, [pc, #580]	@ (800eae0 <ProcessRadioRxDone+0x900>)
 800e89a:	2200      	movs	r2, #0
 800e89c:	629a      	str	r2, [r3, #40]	@ 0x28
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                Nvm.MacGroup2.DownlinkReceived = true;
 800e89e:	4b90      	ldr	r3, [pc, #576]	@ (800eae0 <ProcessRadioRxDone+0x900>)
 800e8a0:	2201      	movs	r2, #1
 800e8a2:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
#endif /* LORAMAC_VERSION */
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800e8a6:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e8aa:	2b01      	cmp	r3, #1
 800e8ac:	d104      	bne.n	800e8b8 <ProcessRadioRxDone+0x6d8>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800e8ae:	4b8b      	ldr	r3, [pc, #556]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e8b0:	2202      	movs	r2, #2
 800e8b2:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
 800e8b6:	e034      	b.n	800e922 <ProcessRadioRxDone+0x742>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800e8b8:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 800e8bc:	f023 031f 	bic.w	r3, r3, #31
 800e8c0:	b2db      	uxtb	r3, r3
 800e8c2:	2ba0      	cmp	r3, #160	@ 0xa0
 800e8c4:	d125      	bne.n	800e912 <ProcessRadioRxDone+0x732>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 800e8c6:	4b86      	ldr	r3, [pc, #536]	@ (800eae0 <ProcessRadioRxDone+0x900>)
 800e8c8:	2201      	movs	r2, #1
 800e8ca:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800e8ce:	4b84      	ldr	r3, [pc, #528]	@ (800eae0 <ProcessRadioRxDone+0x900>)
 800e8d0:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d102      	bne.n	800e8de <ProcessRadioRxDone+0x6fe>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800e8d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e8da:	4a81      	ldr	r2, [pc, #516]	@ (800eae0 <ProcessRadioRxDone+0x900>)
 800e8dc:	6353      	str	r3, [r2, #52]	@ 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800e8de:	4b7f      	ldr	r3, [pc, #508]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e8e0:	2201      	movs	r2, #1
 800e8e2:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                    // Handle response timeout for class c and class b downlinks
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800e8e6:	4b7d      	ldr	r3, [pc, #500]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e8e8:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d018      	beq.n	800e922 <ProcessRadioRxDone+0x742>
                        ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) )
 800e8f0:	4b7a      	ldr	r3, [pc, #488]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e8f2:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800e8f6:	2b01      	cmp	r3, #1
 800e8f8:	d013      	beq.n	800e922 <ProcessRadioRxDone+0x742>
                    {
                        // Calculate timeout
                        MacCtx.McpsIndication.ResponseTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 800e8fa:	4b79      	ldr	r3, [pc, #484]	@ (800eae0 <ProcessRadioRxDone+0x900>)
 800e8fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e900:	4a76      	ldr	r2, [pc, #472]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e902:	f8c2 3440 	str.w	r3, [r2, #1088]	@ 0x440
                        MacCtx.ResponseTimeoutStartTime = RxDoneParams.LastRxDone;
 800e906:	4b77      	ldr	r3, [pc, #476]	@ (800eae4 <ProcessRadioRxDone+0x904>)
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	4a74      	ldr	r2, [pc, #464]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e90c:	f8c2 349c 	str.w	r3, [r2, #1180]	@ 0x49c
 800e910:	e007      	b.n	800e922 <ProcessRadioRxDone+0x742>
                    }
#endif /* LORAMAC_VERSION */
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 800e912:	4b73      	ldr	r3, [pc, #460]	@ (800eae0 <ProcessRadioRxDone+0x900>)
 800e914:	2200      	movs	r2, #0
 800e916:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800e91a:	4b70      	ldr	r3, [pc, #448]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e91c:	2200      	movs	r2, #0
 800e91e:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
                }
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800e922:	4b6e      	ldr	r3, [pc, #440]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e924:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 800e928:	4a6c      	ldr	r2, [pc, #432]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e92a:	f892 2444 	ldrb.w	r2, [r2, #1092]	@ 0x444
 800e92e:	f897 1040 	ldrb.w	r1, [r7, #64]	@ 0x40
 800e932:	4618      	mov	r0, r3
 800e934:	f001 ff96 	bl	8010864 <RemoveMacCommands>

            switch( fType )
 800e938:	79bb      	ldrb	r3, [r7, #6]
 800e93a:	2b03      	cmp	r3, #3
 800e93c:	d873      	bhi.n	800ea26 <ProcessRadioRxDone+0x846>
 800e93e:	a201      	add	r2, pc, #4	@ (adr r2, 800e944 <ProcessRadioRxDone+0x764>)
 800e940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e944:	0800e955 	.word	0x0800e955
 800e948:	0800e9a5 	.word	0x0800e9a5
 800e94c:	0800e9db 	.word	0x0800e9db
 800e950:	0800ea01 	.word	0x0800ea01
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800e954:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800e958:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800e95c:	b2db      	uxtb	r3, r3
 800e95e:	461c      	mov	r4, r3
 800e960:	4b5e      	ldr	r3, [pc, #376]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e962:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 800e966:	f997 107f 	ldrsb.w	r1, [r7, #127]	@ 0x7f
 800e96a:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800e96e:	f102 0010 	add.w	r0, r2, #16
 800e972:	9300      	str	r3, [sp, #0]
 800e974:	460b      	mov	r3, r1
 800e976:	4622      	mov	r2, r4
 800e978:	2100      	movs	r1, #0
 800e97a:	f000 ff45 	bl	800f808 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800e97e:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800e982:	4b56      	ldr	r3, [pc, #344]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e984:	f883 2427 	strb.w	r2, [r3, #1063]	@ 0x427
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800e988:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e98a:	4a54      	ldr	r2, [pc, #336]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e98c:	f8c2 342c 	str.w	r3, [r2, #1068]	@ 0x42c
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800e990:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800e994:	4b51      	ldr	r3, [pc, #324]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e996:	f883 2430 	strb.w	r2, [r3, #1072]	@ 0x430
                    MacCtx.McpsIndication.RxData = true;
 800e99a:	4b50      	ldr	r3, [pc, #320]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e99c:	2201      	movs	r2, #1
 800e99e:	f883 2431 	strb.w	r2, [r3, #1073]	@ 0x431
                    break;
 800e9a2:	e047      	b.n	800ea34 <ProcessRadioRxDone+0x854>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800e9a4:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800e9a8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800e9ac:	b2db      	uxtb	r3, r3
 800e9ae:	461c      	mov	r4, r3
 800e9b0:	4b4a      	ldr	r3, [pc, #296]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e9b2:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 800e9b6:	f997 107f 	ldrsb.w	r1, [r7, #127]	@ 0x7f
 800e9ba:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800e9be:	f102 0010 	add.w	r0, r2, #16
 800e9c2:	9300      	str	r3, [sp, #0]
 800e9c4:	460b      	mov	r3, r1
 800e9c6:	4622      	mov	r2, r4
 800e9c8:	2100      	movs	r1, #0
 800e9ca:	f000 ff1d 	bl	800f808 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800e9ce:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800e9d2:	4b42      	ldr	r3, [pc, #264]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e9d4:	f883 2427 	strb.w	r2, [r3, #1063]	@ 0x427
                    break;
 800e9d8:	e02c      	b.n	800ea34 <ProcessRadioRxDone+0x854>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800e9da:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e9dc:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800e9e0:	4b3e      	ldr	r3, [pc, #248]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e9e2:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 800e9e6:	f997 107f 	ldrsb.w	r1, [r7, #127]	@ 0x7f
 800e9ea:	9300      	str	r3, [sp, #0]
 800e9ec:	460b      	mov	r3, r1
 800e9ee:	2100      	movs	r1, #0
 800e9f0:	f000 ff0a 	bl	800f808 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800e9f4:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800e9f8:	4b38      	ldr	r3, [pc, #224]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800e9fa:	f883 2427 	strb.w	r2, [r3, #1063]	@ 0x427
                    break;
 800e9fe:	e019      	b.n	800ea34 <ProcessRadioRxDone+0x854>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ea00:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800ea04:	4b35      	ldr	r3, [pc, #212]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800ea06:	f883 2427 	strb.w	r2, [r3, #1063]	@ 0x427
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800ea0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ea0c:	4a33      	ldr	r2, [pc, #204]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800ea0e:	f8c2 342c 	str.w	r3, [r2, #1068]	@ 0x42c
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800ea12:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800ea16:	4b31      	ldr	r3, [pc, #196]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800ea18:	f883 2430 	strb.w	r2, [r3, #1072]	@ 0x430
                    MacCtx.McpsIndication.RxData = true;
 800ea1c:	4b2f      	ldr	r3, [pc, #188]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800ea1e:	2201      	movs	r2, #1
 800ea20:	f883 2431 	strb.w	r2, [r3, #1073]	@ 0x431
                    break;
 800ea24:	e006      	b.n	800ea34 <ProcessRadioRxDone+0x854>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ea26:	4b2d      	ldr	r3, [pc, #180]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800ea28:	2201      	movs	r2, #1
 800ea2a:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
                    PrepareRxDoneAbort( );
 800ea2e:	f7ff fbb1 	bl	800e194 <PrepareRxDoneAbort>
                    break;
 800ea32:	bf00      	nop
            }

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            if( ( macMsgData.FPort == LORAMAC_CERT_FPORT ) && ( Nvm.MacGroup2.IsCertPortOn == false ) )
 800ea34:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800ea38:	2be0      	cmp	r3, #224	@ 0xe0
 800ea3a:	d118      	bne.n	800ea6e <ProcessRadioRxDone+0x88e>
 800ea3c:	4b28      	ldr	r3, [pc, #160]	@ (800eae0 <ProcessRadioRxDone+0x900>)
 800ea3e:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 800ea42:	f083 0301 	eor.w	r3, r3, #1
 800ea46:	b2db      	uxtb	r3, r3
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d010      	beq.n	800ea6e <ProcessRadioRxDone+0x88e>
            { // Do not notify the upper layer of data reception on FPort LORAMAC_CERT_FPORT if the port
              // handling is disabled.
                MacCtx.McpsIndication.Port = macMsgData.FPort;
 800ea4c:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800ea50:	4b22      	ldr	r3, [pc, #136]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800ea52:	f883 2427 	strb.w	r2, [r3, #1063]	@ 0x427
                MacCtx.McpsIndication.Buffer = NULL;
 800ea56:	4b21      	ldr	r3, [pc, #132]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800ea58:	2200      	movs	r2, #0
 800ea5a:	f8c3 242c 	str.w	r2, [r3, #1068]	@ 0x42c
                MacCtx.McpsIndication.BufferSize = 0;
 800ea5e:	4b1f      	ldr	r3, [pc, #124]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800ea60:	2200      	movs	r2, #0
 800ea62:	f883 2430 	strb.w	r2, [r3, #1072]	@ 0x430
                MacCtx.McpsIndication.RxData = false;
 800ea66:	4b1d      	ldr	r3, [pc, #116]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800ea68:	2200      	movs	r2, #0
 800ea6a:	f883 2431 	strb.w	r2, [r3, #1073]	@ 0x431
            }
#endif /* LORAMAC_VERSION */

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800ea6e:	4a1b      	ldr	r2, [pc, #108]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800ea70:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800ea74:	f043 0302 	orr.w	r3, r3, #2
 800ea78:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495

            break;
 800ea7c:	e03d      	b.n	800eafa <ProcessRadioRxDone+0x91a>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800ea7e:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 800ea82:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ea86:	18d1      	adds	r1, r2, r3
 800ea88:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 800ea8c:	b29b      	uxth	r3, r3
 800ea8e:	f8b7 2082 	ldrh.w	r2, [r7, #130]	@ 0x82
 800ea92:	1ad3      	subs	r3, r2, r3
 800ea94:	b29b      	uxth	r3, r3
 800ea96:	461a      	mov	r2, r3
 800ea98:	4813      	ldr	r0, [pc, #76]	@ (800eae8 <ProcessRadioRxDone+0x908>)
 800ea9a:	f008 fade 	bl	801705a <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800ea9e:	4b0f      	ldr	r3, [pc, #60]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800eaa0:	2203      	movs	r2, #3
 800eaa2:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800eaa6:	4b0d      	ldr	r3, [pc, #52]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800eaa8:	2200      	movs	r2, #0
 800eaaa:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800eaae:	4b0b      	ldr	r3, [pc, #44]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800eab0:	4a0d      	ldr	r2, [pc, #52]	@ (800eae8 <ProcessRadioRxDone+0x908>)
 800eab2:	f8c3 242c 	str.w	r2, [r3, #1068]	@ 0x42c
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800eab6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800eaba:	b2da      	uxtb	r2, r3
 800eabc:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 800eac0:	1ad3      	subs	r3, r2, r3
 800eac2:	b2da      	uxtb	r2, r3
 800eac4:	4b05      	ldr	r3, [pc, #20]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800eac6:	f883 2430 	strb.w	r2, [r3, #1072]	@ 0x430

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800eaca:	4a04      	ldr	r2, [pc, #16]	@ (800eadc <ProcessRadioRxDone+0x8fc>)
 800eacc:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800ead0:	f043 0302 	orr.w	r3, r3, #2
 800ead4:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
            break;
 800ead8:	e00f      	b.n	800eafa <ProcessRadioRxDone+0x91a>
 800eada:	bf00      	nop
 800eadc:	200008f4 	.word	0x200008f4
 800eae0:	20000e14 	.word	0x20000e14
 800eae4:	200019a4 	.word	0x200019a4
 800eae8:	20000b2c 	.word	0x20000b2c
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800eaec:	4b17      	ldr	r3, [pc, #92]	@ (800eb4c <ProcessRadioRxDone+0x96c>)
 800eaee:	2201      	movs	r2, #1
 800eaf0:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
            PrepareRxDoneAbort( );
 800eaf4:	f7ff fb4e 	bl	800e194 <PrepareRxDoneAbort>
            break;
 800eaf8:	bf00      	nop
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Verify if we need to disable the RetransmitTimeoutTimer
    // Only aplies if downlink is received on Rx1 or Rx2 windows.
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800eafa:	4b14      	ldr	r3, [pc, #80]	@ (800eb4c <ProcessRadioRxDone+0x96c>)
 800eafc:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d004      	beq.n	800eb0e <ProcessRadioRxDone+0x92e>
        ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800eb04:	4b11      	ldr	r3, [pc, #68]	@ (800eb4c <ProcessRadioRxDone+0x96c>)
 800eb06:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800eb0a:	2b01      	cmp	r3, #1
 800eb0c:	d10c      	bne.n	800eb28 <ProcessRadioRxDone+0x948>
    {
        if( MacCtx.NodeAckRequested == true )
 800eb0e:	4b0f      	ldr	r3, [pc, #60]	@ (800eb4c <ProcessRadioRxDone+0x96c>)
 800eb10:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d007      	beq.n	800eb28 <ProcessRadioRxDone+0x948>
        {
            if( MacCtx.McpsConfirm.AckReceived == true )
 800eb18:	4b0c      	ldr	r3, [pc, #48]	@ (800eb4c <ProcessRadioRxDone+0x96c>)
 800eb1a:	f893 3448 	ldrb.w	r3, [r3, #1096]	@ 0x448
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d002      	beq.n	800eb28 <ProcessRadioRxDone+0x948>
            {
                OnRetransmitTimeoutTimerEvent( NULL );
 800eb22:	2000      	movs	r0, #0
 800eb24:	f000 fce4 	bl	800f4f0 <OnRetransmitTimeoutTimerEvent>
            }
        }
    }

    if( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_CLASS_C )
 800eb28:	4b08      	ldr	r3, [pc, #32]	@ (800eb4c <ProcessRadioRxDone+0x96c>)
 800eb2a:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 800eb2e:	2b02      	cmp	r3, #2
 800eb30:	d006      	beq.n	800eb40 <ProcessRadioRxDone+0x960>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 800eb32:	4a06      	ldr	r2, [pc, #24]	@ (800eb4c <ProcessRadioRxDone+0x96c>)
 800eb34:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800eb38:	f043 0320 	orr.w	r3, r3, #32
 800eb3c:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
    }
#endif /* LORAMAC_VERSION */

    UpdateRxSlotIdleState( );
 800eb40:	f7ff fa82 	bl	800e048 <UpdateRxSlotIdleState>
}
 800eb44:	3794      	adds	r7, #148	@ 0x94
 800eb46:	46bd      	mov	sp, r7
 800eb48:	bd90      	pop	{r4, r7, pc}
 800eb4a:	bf00      	nop
 800eb4c:	200008f4 	.word	0x200008f4

0800eb50 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800eb50:	b580      	push	{r7, lr}
 800eb52:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800eb54:	4b11      	ldr	r3, [pc, #68]	@ (800eb9c <ProcessRadioTxTimeout+0x4c>)
 800eb56:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800eb5a:	2b02      	cmp	r3, #2
 800eb5c:	d002      	beq.n	800eb64 <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 800eb5e:	4b10      	ldr	r3, [pc, #64]	@ (800eba0 <ProcessRadioTxTimeout+0x50>)
 800eb60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb62:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800eb64:	f7ff fa70 	bl	800e048 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800eb68:	4b0e      	ldr	r3, [pc, #56]	@ (800eba4 <ProcessRadioTxTimeout+0x54>)
 800eb6a:	2202      	movs	r2, #2
 800eb6c:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800eb70:	2002      	movs	r0, #2
 800eb72:	f004 fd57 	bl	8013624 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800eb76:	4b0b      	ldr	r3, [pc, #44]	@ (800eba4 <ProcessRadioTxTimeout+0x54>)
 800eb78:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d003      	beq.n	800eb88 <ProcessRadioTxTimeout+0x38>
    {
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        MacCtx.AckTimeoutRetry = true;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        MacCtx.RetransmitTimeoutRetry = true;
 800eb80:	4b08      	ldr	r3, [pc, #32]	@ (800eba4 <ProcessRadioTxTimeout+0x54>)
 800eb82:	2201      	movs	r2, #1
 800eb84:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
#endif /* LORAMAC_VERSION */
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800eb88:	4a06      	ldr	r2, [pc, #24]	@ (800eba4 <ProcessRadioTxTimeout+0x54>)
 800eb8a:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800eb8e:	f043 0320 	orr.w	r3, r3, #32
 800eb92:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
}
 800eb96:	bf00      	nop
 800eb98:	bd80      	pop	{r7, pc}
 800eb9a:	bf00      	nop
 800eb9c:	20000e14 	.word	0x20000e14
 800eba0:	0801f51c 	.word	0x0801f51c
 800eba4:	200008f4 	.word	0x200008f4

0800eba8 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800eba8:	b580      	push	{r7, lr}
 800ebaa:	b084      	sub	sp, #16
 800ebac:	af00      	add	r7, sp, #0
 800ebae:	4603      	mov	r3, r0
 800ebb0:	460a      	mov	r2, r1
 800ebb2:	71fb      	strb	r3, [r7, #7]
 800ebb4:	4613      	mov	r3, r2
 800ebb6:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800ebb8:	2300      	movs	r3, #0
 800ebba:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800ebbc:	4b3d      	ldr	r3, [pc, #244]	@ (800ecb4 <HandleRadioRxErrorTimeout+0x10c>)
 800ebbe:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800ebc2:	2b02      	cmp	r3, #2
 800ebc4:	d002      	beq.n	800ebcc <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 800ebc6:	4b3c      	ldr	r3, [pc, #240]	@ (800ecb8 <HandleRadioRxErrorTimeout+0x110>)
 800ebc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebca:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800ebcc:	f004 f870 	bl	8012cb0 <LoRaMacClassBIsBeaconExpected>
 800ebd0:	4603      	mov	r3, r0
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d007      	beq.n	800ebe6 <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800ebd6:	2002      	movs	r0, #2
 800ebd8:	f004 f81e 	bl	8012c18 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800ebdc:	2000      	movs	r0, #0
 800ebde:	f004 f840 	bl	8012c62 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800ebe2:	2301      	movs	r3, #1
 800ebe4:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800ebe6:	4b33      	ldr	r3, [pc, #204]	@ (800ecb4 <HandleRadioRxErrorTimeout+0x10c>)
 800ebe8:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800ebec:	2b01      	cmp	r3, #1
 800ebee:	d119      	bne.n	800ec24 <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800ebf0:	f004 f865 	bl	8012cbe <LoRaMacClassBIsPingExpected>
 800ebf4:	4603      	mov	r3, r0
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d007      	beq.n	800ec0a <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800ebfa:	2000      	movs	r0, #0
 800ebfc:	f004 f816 	bl	8012c2c <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800ec00:	2000      	movs	r0, #0
 800ec02:	f004 f837 	bl	8012c74 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800ec06:	2301      	movs	r3, #1
 800ec08:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800ec0a:	f004 f85f 	bl	8012ccc <LoRaMacClassBIsMulticastExpected>
 800ec0e:	4603      	mov	r3, r0
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d007      	beq.n	800ec24 <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800ec14:	2000      	movs	r0, #0
 800ec16:	f004 f813 	bl	8012c40 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800ec1a:	2000      	movs	r0, #0
 800ec1c:	f004 f833 	bl	8012c86 <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800ec20:	2301      	movs	r3, #1
 800ec22:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800ec24:	7bfb      	ldrb	r3, [r7, #15]
 800ec26:	f083 0301 	eor.w	r3, r3, #1
 800ec2a:	b2db      	uxtb	r3, r3
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d03b      	beq.n	800eca8 <HandleRadioRxErrorTimeout+0x100>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800ec30:	4b22      	ldr	r3, [pc, #136]	@ (800ecbc <HandleRadioRxErrorTimeout+0x114>)
 800ec32:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d122      	bne.n	800ec80 <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 800ec3a:	4b20      	ldr	r3, [pc, #128]	@ (800ecbc <HandleRadioRxErrorTimeout+0x114>)
 800ec3c:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d003      	beq.n	800ec4c <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800ec44:	4a1d      	ldr	r2, [pc, #116]	@ (800ecbc <HandleRadioRxErrorTimeout+0x114>)
 800ec46:	79fb      	ldrb	r3, [r7, #7]
 800ec48:	f882 3445 	strb.w	r3, [r2, #1093]	@ 0x445
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800ec4c:	79fb      	ldrb	r3, [r7, #7]
 800ec4e:	4618      	mov	r0, r3
 800ec50:	f004 fce8 	bl	8013624 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800ec54:	4b17      	ldr	r3, [pc, #92]	@ (800ecb4 <HandleRadioRxErrorTimeout+0x10c>)
 800ec56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec58:	4618      	mov	r0, r3
 800ec5a:	f00c fc77 	bl	801b54c <UTIL_TIMER_GetElapsedTime>
 800ec5e:	4602      	mov	r2, r0
 800ec60:	4b16      	ldr	r3, [pc, #88]	@ (800ecbc <HandleRadioRxErrorTimeout+0x114>)
 800ec62:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 800ec66:	429a      	cmp	r2, r3
 800ec68:	d31e      	bcc.n	800eca8 <HandleRadioRxErrorTimeout+0x100>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800ec6a:	4815      	ldr	r0, [pc, #84]	@ (800ecc0 <HandleRadioRxErrorTimeout+0x118>)
 800ec6c:	f00c fb42 	bl	801b2f4 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800ec70:	4a12      	ldr	r2, [pc, #72]	@ (800ecbc <HandleRadioRxErrorTimeout+0x114>)
 800ec72:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800ec76:	f043 0320 	orr.w	r3, r3, #32
 800ec7a:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
 800ec7e:	e013      	b.n	800eca8 <HandleRadioRxErrorTimeout+0x100>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800ec80:	4b0e      	ldr	r3, [pc, #56]	@ (800ecbc <HandleRadioRxErrorTimeout+0x114>)
 800ec82:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d003      	beq.n	800ec92 <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800ec8a:	4a0c      	ldr	r2, [pc, #48]	@ (800ecbc <HandleRadioRxErrorTimeout+0x114>)
 800ec8c:	79bb      	ldrb	r3, [r7, #6]
 800ec8e:	f882 3445 	strb.w	r3, [r2, #1093]	@ 0x445
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800ec92:	79bb      	ldrb	r3, [r7, #6]
 800ec94:	4618      	mov	r0, r3
 800ec96:	f004 fcc5 	bl	8013624 <LoRaMacConfirmQueueSetStatusCmn>
            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
            }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            MacCtx.MacFlags.Bits.MacDone = 1;
 800ec9a:	4a08      	ldr	r2, [pc, #32]	@ (800ecbc <HandleRadioRxErrorTimeout+0x114>)
 800ec9c:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800eca0:	f043 0320 	orr.w	r3, r3, #32
 800eca4:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
#endif /* LORAMAC_VERSION */
        }
    }

    UpdateRxSlotIdleState( );
 800eca8:	f7ff f9ce 	bl	800e048 <UpdateRxSlotIdleState>
}
 800ecac:	bf00      	nop
 800ecae:	3710      	adds	r7, #16
 800ecb0:	46bd      	mov	sp, r7
 800ecb2:	bd80      	pop	{r7, pc}
 800ecb4:	20000e14 	.word	0x20000e14
 800ecb8:	0801f51c 	.word	0x0801f51c
 800ecbc:	200008f4 	.word	0x200008f4
 800ecc0:	20000c8c 	.word	0x20000c8c

0800ecc4 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800ecc4:	b580      	push	{r7, lr}
 800ecc6:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800ecc8:	2106      	movs	r1, #6
 800ecca:	2005      	movs	r0, #5
 800eccc:	f7ff ff6c 	bl	800eba8 <HandleRadioRxErrorTimeout>
}
 800ecd0:	bf00      	nop
 800ecd2:	bd80      	pop	{r7, pc}

0800ecd4 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800ecd4:	b580      	push	{r7, lr}
 800ecd6:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800ecd8:	2104      	movs	r1, #4
 800ecda:	2003      	movs	r0, #3
 800ecdc:	f7ff ff64 	bl	800eba8 <HandleRadioRxErrorTimeout>
}
 800ece0:	bf00      	nop
 800ece2:	bd80      	pop	{r7, pc}

0800ece4 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800ece4:	b580      	push	{r7, lr}
 800ece6:	b084      	sub	sp, #16
 800ece8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ecea:	f3ef 8310 	mrs	r3, PRIMASK
 800ecee:	607b      	str	r3, [r7, #4]
  return(result);
 800ecf0:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800ecf2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800ecf4:	b672      	cpsid	i
}
 800ecf6:	bf00      	nop
    events = LoRaMacRadioEvents;
 800ecf8:	4b1d      	ldr	r3, [pc, #116]	@ (800ed70 <LoRaMacHandleIrqEvents+0x8c>)
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800ecfe:	4b1c      	ldr	r3, [pc, #112]	@ (800ed70 <LoRaMacHandleIrqEvents+0x8c>)
 800ed00:	2200      	movs	r2, #0
 800ed02:	601a      	str	r2, [r3, #0]
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ed08:	68bb      	ldr	r3, [r7, #8]
 800ed0a:	f383 8810 	msr	PRIMASK, r3
}
 800ed0e:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800ed10:	683b      	ldr	r3, [r7, #0]
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d027      	beq.n	800ed66 <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 800ed16:	783b      	ldrb	r3, [r7, #0]
 800ed18:	f003 0320 	and.w	r3, r3, #32
 800ed1c:	b2db      	uxtb	r3, r3
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d001      	beq.n	800ed26 <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 800ed22:	f7ff f9a9 	bl	800e078 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800ed26:	783b      	ldrb	r3, [r7, #0]
 800ed28:	f003 0310 	and.w	r3, r3, #16
 800ed2c:	b2db      	uxtb	r3, r3
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d001      	beq.n	800ed36 <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 800ed32:	f7ff fa55 	bl	800e1e0 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800ed36:	783b      	ldrb	r3, [r7, #0]
 800ed38:	f003 0308 	and.w	r3, r3, #8
 800ed3c:	b2db      	uxtb	r3, r3
 800ed3e:	2b00      	cmp	r3, #0
 800ed40:	d001      	beq.n	800ed46 <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 800ed42:	f7ff ff05 	bl	800eb50 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800ed46:	783b      	ldrb	r3, [r7, #0]
 800ed48:	f003 0304 	and.w	r3, r3, #4
 800ed4c:	b2db      	uxtb	r3, r3
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d001      	beq.n	800ed56 <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 800ed52:	f7ff ffb7 	bl	800ecc4 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800ed56:	783b      	ldrb	r3, [r7, #0]
 800ed58:	f003 0302 	and.w	r3, r3, #2
 800ed5c:	b2db      	uxtb	r3, r3
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d001      	beq.n	800ed66 <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 800ed62:	f7ff ffb7 	bl	800ecd4 <ProcessRadioRxTimeout>
        }
    }
}
 800ed66:	bf00      	nop
 800ed68:	3710      	adds	r7, #16
 800ed6a:	46bd      	mov	sp, r7
 800ed6c:	bd80      	pop	{r7, pc}
 800ed6e:	bf00      	nop
 800ed70:	2000199c 	.word	0x2000199c

0800ed74 <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 800ed74:	b480      	push	{r7}
 800ed76:	af00      	add	r7, sp, #0
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( LoRaMacRadioEvents.Events.RxProcessPending == 1 )
 800ed78:	4b0c      	ldr	r3, [pc, #48]	@ (800edac <LoRaMacIsBusy+0x38>)
 800ed7a:	781b      	ldrb	r3, [r3, #0]
 800ed7c:	f003 0301 	and.w	r3, r3, #1
 800ed80:	b2db      	uxtb	r3, r3
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d001      	beq.n	800ed8a <LoRaMacIsBusy+0x16>
    {
        return true;
 800ed86:	2301      	movs	r3, #1
 800ed88:	e00c      	b.n	800eda4 <LoRaMacIsBusy+0x30>
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800ed8a:	4b09      	ldr	r3, [pc, #36]	@ (800edb0 <LoRaMacIsBusy+0x3c>)
 800ed8c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d106      	bne.n	800eda2 <LoRaMacIsBusy+0x2e>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800ed94:	4b06      	ldr	r3, [pc, #24]	@ (800edb0 <LoRaMacIsBusy+0x3c>)
 800ed96:	f893 3496 	ldrb.w	r3, [r3, #1174]	@ 0x496
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800ed9a:	2b01      	cmp	r3, #1
 800ed9c:	d101      	bne.n	800eda2 <LoRaMacIsBusy+0x2e>
    {
        return false;
 800ed9e:	2300      	movs	r3, #0
 800eda0:	e000      	b.n	800eda4 <LoRaMacIsBusy+0x30>
    }
    return true;
 800eda2:	2301      	movs	r3, #1
}
 800eda4:	4618      	mov	r0, r3
 800eda6:	46bd      	mov	sp, r7
 800eda8:	bc80      	pop	{r7}
 800edaa:	4770      	bx	lr
 800edac:	2000199c 	.word	0x2000199c
 800edb0:	200008f4 	.word	0x200008f4

0800edb4 <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800edb4:	b480      	push	{r7}
 800edb6:	b083      	sub	sp, #12
 800edb8:	af00      	add	r7, sp, #0
 800edba:	4603      	mov	r3, r0
 800edbc:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800edbe:	4a04      	ldr	r2, [pc, #16]	@ (800edd0 <LoRaMacEnableRequests+0x1c>)
 800edc0:	79fb      	ldrb	r3, [r7, #7]
 800edc2:	f882 3496 	strb.w	r3, [r2, #1174]	@ 0x496
}
 800edc6:	bf00      	nop
 800edc8:	370c      	adds	r7, #12
 800edca:	46bd      	mov	sp, r7
 800edcc:	bc80      	pop	{r7}
 800edce:	4770      	bx	lr
 800edd0:	200008f4 	.word	0x200008f4

0800edd4 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800edd4:	b580      	push	{r7, lr}
 800edd6:	b082      	sub	sp, #8
 800edd8:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800edda:	4b2c      	ldr	r3, [pc, #176]	@ (800ee8c <LoRaMacHandleRequestEvents+0xb8>)
 800eddc:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800ede0:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800ede2:	4b2a      	ldr	r3, [pc, #168]	@ (800ee8c <LoRaMacHandleRequestEvents+0xb8>)
 800ede4:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d14a      	bne.n	800ee82 <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800edec:	4b27      	ldr	r3, [pc, #156]	@ (800ee8c <LoRaMacHandleRequestEvents+0xb8>)
 800edee:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800edf2:	f003 0301 	and.w	r3, r3, #1
 800edf6:	b2db      	uxtb	r3, r3
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d006      	beq.n	800ee0a <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800edfc:	4a23      	ldr	r2, [pc, #140]	@ (800ee8c <LoRaMacHandleRequestEvents+0xb8>)
 800edfe:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800ee02:	f023 0301 	bic.w	r3, r3, #1
 800ee06:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800ee0a:	4b20      	ldr	r3, [pc, #128]	@ (800ee8c <LoRaMacHandleRequestEvents+0xb8>)
 800ee0c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800ee10:	f003 0304 	and.w	r3, r3, #4
 800ee14:	b2db      	uxtb	r3, r3
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d006      	beq.n	800ee28 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800ee1a:	4a1c      	ldr	r2, [pc, #112]	@ (800ee8c <LoRaMacHandleRequestEvents+0xb8>)
 800ee1c:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800ee20:	f023 0304 	bic.w	r3, r3, #4
 800ee24:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800ee28:	2001      	movs	r0, #1
 800ee2a:	f7ff ffc3 	bl	800edb4 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800ee2e:	793b      	ldrb	r3, [r7, #4]
 800ee30:	f003 0301 	and.w	r3, r3, #1
 800ee34:	b2db      	uxtb	r3, r3
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	d005      	beq.n	800ee46 <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800ee3a:	4b14      	ldr	r3, [pc, #80]	@ (800ee8c <LoRaMacHandleRequestEvents+0xb8>)
 800ee3c:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	4813      	ldr	r0, [pc, #76]	@ (800ee90 <LoRaMacHandleRequestEvents+0xbc>)
 800ee44:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800ee46:	793b      	ldrb	r3, [r7, #4]
 800ee48:	f003 0304 	and.w	r3, r3, #4
 800ee4c:	b2db      	uxtb	r3, r3
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d00e      	beq.n	800ee70 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800ee52:	4810      	ldr	r0, [pc, #64]	@ (800ee94 <LoRaMacHandleRequestEvents+0xc0>)
 800ee54:	f004 fc34 	bl	80136c0 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800ee58:	f004 fc7e 	bl	8013758 <LoRaMacConfirmQueueGetCnt>
 800ee5c:	4603      	mov	r3, r0
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d006      	beq.n	800ee70 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800ee62:	4a0a      	ldr	r2, [pc, #40]	@ (800ee8c <LoRaMacHandleRequestEvents+0xb8>)
 800ee64:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800ee68:	f043 0304 	orr.w	r3, r3, #4
 800ee6c:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800ee70:	f003 ff4a 	bl	8012d08 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800ee74:	4a05      	ldr	r2, [pc, #20]	@ (800ee8c <LoRaMacHandleRequestEvents+0xb8>)
 800ee76:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800ee7a:	f023 0320 	bic.w	r3, r3, #32
 800ee7e:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
    }
}
 800ee82:	bf00      	nop
 800ee84:	3708      	adds	r7, #8
 800ee86:	46bd      	mov	sp, r7
 800ee88:	bd80      	pop	{r7, pc}
 800ee8a:	bf00      	nop
 800ee8c:	200008f4 	.word	0x200008f4
 800ee90:	20000d38 	.word	0x20000d38
 800ee94:	20000d4c 	.word	0x20000d4c

0800ee98 <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 800ee98:	b580      	push	{r7, lr}
 800ee9a:	b082      	sub	sp, #8
 800ee9c:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 800ee9e:	4b07      	ldr	r3, [pc, #28]	@ (800eebc <LoRaMacHandleScheduleUplinkEvent+0x24>)
 800eea0:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d105      	bne.n	800eeb4 <LoRaMacHandleScheduleUplinkEvent+0x1c>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 800eea8:	2300      	movs	r3, #0
 800eeaa:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 800eeac:	1dfb      	adds	r3, r7, #7
 800eeae:	4618      	mov	r0, r3
 800eeb0:	f004 f9ec 	bl	801328c <LoRaMacCommandsStickyCmdsPending>
        {// Setup MLME indication
            /* ST_WORKAROUND: remove unnecessary mlme operation to prevent uplinks burst */
            //SetMlmeScheduleUplinkIndication( );
        }
    }
}
 800eeb4:	bf00      	nop
 800eeb6:	3708      	adds	r7, #8
 800eeb8:	46bd      	mov	sp, r7
 800eeba:	bd80      	pop	{r7, pc}
 800eebc:	200008f4 	.word	0x200008f4

0800eec0 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800eec0:	b580      	push	{r7, lr}
 800eec2:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800eec4:	4b16      	ldr	r3, [pc, #88]	@ (800ef20 <LoRaMacHandleIndicationEvents+0x60>)
 800eec6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800eeca:	f003 0308 	and.w	r3, r3, #8
 800eece:	b2db      	uxtb	r3, r3
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	d00d      	beq.n	800eef0 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800eed4:	4a12      	ldr	r2, [pc, #72]	@ (800ef20 <LoRaMacHandleIndicationEvents+0x60>)
 800eed6:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800eeda:	f023 0308 	bic.w	r3, r3, #8
 800eede:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 800eee2:	4b0f      	ldr	r3, [pc, #60]	@ (800ef20 <LoRaMacHandleIndicationEvents+0x60>)
 800eee4:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800eee8:	68db      	ldr	r3, [r3, #12]
 800eeea:	490e      	ldr	r1, [pc, #56]	@ (800ef24 <LoRaMacHandleIndicationEvents+0x64>)
 800eeec:	480e      	ldr	r0, [pc, #56]	@ (800ef28 <LoRaMacHandleIndicationEvents+0x68>)
 800eeee:	4798      	blx	r3
    }
    */
    /*ST_WORKAROUND_END */

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800eef0:	4b0b      	ldr	r3, [pc, #44]	@ (800ef20 <LoRaMacHandleIndicationEvents+0x60>)
 800eef2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800eef6:	f003 0302 	and.w	r3, r3, #2
 800eefa:	b2db      	uxtb	r3, r3
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d00d      	beq.n	800ef1c <LoRaMacHandleIndicationEvents+0x5c>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800ef00:	4a07      	ldr	r2, [pc, #28]	@ (800ef20 <LoRaMacHandleIndicationEvents+0x60>)
 800ef02:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800ef06:	f023 0302 	bic.w	r3, r3, #2
 800ef0a:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 800ef0e:	4b04      	ldr	r3, [pc, #16]	@ (800ef20 <LoRaMacHandleIndicationEvents+0x60>)
 800ef10:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800ef14:	685b      	ldr	r3, [r3, #4]
 800ef16:	4903      	ldr	r1, [pc, #12]	@ (800ef24 <LoRaMacHandleIndicationEvents+0x64>)
 800ef18:	4804      	ldr	r0, [pc, #16]	@ (800ef2c <LoRaMacHandleIndicationEvents+0x6c>)
 800ef1a:	4798      	blx	r3
    }
}
 800ef1c:	bf00      	nop
 800ef1e:	bd80      	pop	{r7, pc}
 800ef20:	200008f4 	.word	0x200008f4
 800ef24:	20000d84 	.word	0x20000d84
 800ef28:	20000d60 	.word	0x20000d60
 800ef2c:	20000d18 	.word	0x20000d18

0800ef30 <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 800ef30:	b580      	push	{r7, lr}
 800ef32:	b082      	sub	sp, #8
 800ef34:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800ef36:	4b2a      	ldr	r3, [pc, #168]	@ (800efe0 <LoRaMacHandleMcpsRequest+0xb0>)
 800ef38:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800ef3c:	f003 0301 	and.w	r3, r3, #1
 800ef40:	b2db      	uxtb	r3, r3
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	d048      	beq.n	800efd8 <LoRaMacHandleMcpsRequest+0xa8>
    {
        bool stopRetransmission = false;
 800ef46:	2300      	movs	r3, #0
 800ef48:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800ef4e:	4b24      	ldr	r3, [pc, #144]	@ (800efe0 <LoRaMacHandleMcpsRequest+0xb0>)
 800ef50:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	d004      	beq.n	800ef62 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 800ef58:	4b21      	ldr	r3, [pc, #132]	@ (800efe0 <LoRaMacHandleMcpsRequest+0xb0>)
 800ef5a:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800ef5e:	2b03      	cmp	r3, #3
 800ef60:	d104      	bne.n	800ef6c <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800ef62:	f002 f8f9 	bl	8011158 <CheckRetransUnconfirmedUplink>
 800ef66:	4603      	mov	r3, r0
 800ef68:	71fb      	strb	r3, [r7, #7]
 800ef6a:	e010      	b.n	800ef8e <LoRaMacHandleMcpsRequest+0x5e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800ef6c:	4b1c      	ldr	r3, [pc, #112]	@ (800efe0 <LoRaMacHandleMcpsRequest+0xb0>)
 800ef6e:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 800ef72:	2b01      	cmp	r3, #1
 800ef74:	d10b      	bne.n	800ef8e <LoRaMacHandleMcpsRequest+0x5e>
            else
            {
                waitForRetransmission = true;
            }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            if( MacCtx.RetransmitTimeoutRetry == true )
 800ef76:	4b1a      	ldr	r3, [pc, #104]	@ (800efe0 <LoRaMacHandleMcpsRequest+0xb0>)
 800ef78:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	d004      	beq.n	800ef8a <LoRaMacHandleMcpsRequest+0x5a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 800ef80:	f002 f916 	bl	80111b0 <CheckRetransConfirmedUplink>
 800ef84:	4603      	mov	r3, r0
 800ef86:	71fb      	strb	r3, [r7, #7]
 800ef88:	e001      	b.n	800ef8e <LoRaMacHandleMcpsRequest+0x5e>
            }
            else
            {
                waitForRetransmission = true;
 800ef8a:	2301      	movs	r3, #1
 800ef8c:	71bb      	strb	r3, [r7, #6]
            }
#endif /* LORAMAC_VERSION */
        }

        if( stopRetransmission == true )
 800ef8e:	79fb      	ldrb	r3, [r7, #7]
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d00d      	beq.n	800efb0 <LoRaMacHandleMcpsRequest+0x80>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 800ef94:	4813      	ldr	r0, [pc, #76]	@ (800efe4 <LoRaMacHandleMcpsRequest+0xb4>)
 800ef96:	f00c f9ad 	bl	801b2f4 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800ef9a:	4b11      	ldr	r3, [pc, #68]	@ (800efe0 <LoRaMacHandleMcpsRequest+0xb0>)
 800ef9c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800efa0:	f023 0320 	bic.w	r3, r3, #32
 800efa4:	4a0e      	ldr	r2, [pc, #56]	@ (800efe0 <LoRaMacHandleMcpsRequest+0xb0>)
 800efa6:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            StopRetransmission( );
 800efaa:	f002 f93b 	bl	8011224 <StopRetransmission>
#endif /* LORAMAC_VERSION */
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 800efae:	e013      	b.n	800efd8 <LoRaMacHandleMcpsRequest+0xa8>
        else if( waitForRetransmission == false )
 800efb0:	79bb      	ldrb	r3, [r7, #6]
 800efb2:	f083 0301 	eor.w	r3, r3, #1
 800efb6:	b2db      	uxtb	r3, r3
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d00d      	beq.n	800efd8 <LoRaMacHandleMcpsRequest+0xa8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800efbc:	4a08      	ldr	r2, [pc, #32]	@ (800efe0 <LoRaMacHandleMcpsRequest+0xb0>)
 800efbe:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800efc2:	f023 0320 	bic.w	r3, r3, #32
 800efc6:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
            MacCtx.RetransmitTimeoutRetry = false;
 800efca:	4b05      	ldr	r3, [pc, #20]	@ (800efe0 <LoRaMacHandleMcpsRequest+0xb0>)
 800efcc:	2200      	movs	r2, #0
 800efce:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
            OnTxDelayedTimerEvent( NULL );
 800efd2:	2000      	movs	r0, #0
 800efd4:	f000 f9c8 	bl	800f368 <OnTxDelayedTimerEvent>
}
 800efd8:	bf00      	nop
 800efda:	3708      	adds	r7, #8
 800efdc:	46bd      	mov	sp, r7
 800efde:	bd80      	pop	{r7, pc}
 800efe0:	200008f4 	.word	0x200008f4
 800efe4:	20000c5c 	.word	0x20000c5c

0800efe8 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 800efe8:	b580      	push	{r7, lr}
 800efea:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800efec:	4b18      	ldr	r3, [pc, #96]	@ (800f050 <LoRaMacHandleMlmeRequest+0x68>)
 800efee:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800eff2:	f003 0304 	and.w	r3, r3, #4
 800eff6:	b2db      	uxtb	r3, r3
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d026      	beq.n	800f04a <LoRaMacHandleMlmeRequest+0x62>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800effc:	2001      	movs	r0, #1
 800effe:	f004 fb45 	bl	801368c <LoRaMacConfirmQueueIsCmdActive>
 800f002:	4603      	mov	r3, r0
 800f004:	2b00      	cmp	r3, #0
 800f006:	d012      	beq.n	800f02e <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800f008:	2001      	movs	r0, #1
 800f00a:	f004 fae1 	bl	80135d0 <LoRaMacConfirmQueueGetStatus>
 800f00e:	4603      	mov	r3, r0
 800f010:	2b00      	cmp	r3, #0
 800f012:	d103      	bne.n	800f01c <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 800f014:	4b0e      	ldr	r3, [pc, #56]	@ (800f050 <LoRaMacHandleMlmeRequest+0x68>)
 800f016:	2200      	movs	r2, #0
 800f018:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f01c:	4b0c      	ldr	r3, [pc, #48]	@ (800f050 <LoRaMacHandleMlmeRequest+0x68>)
 800f01e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f022:	f023 0302 	bic.w	r3, r3, #2
 800f026:	4a0a      	ldr	r2, [pc, #40]	@ (800f050 <LoRaMacHandleMlmeRequest+0x68>)
 800f028:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
#endif /* LORAMAC_VERSION */
    }
}
 800f02c:	e00d      	b.n	800f04a <LoRaMacHandleMlmeRequest+0x62>
        else if( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true )
 800f02e:	2005      	movs	r0, #5
 800f030:	f004 fb2c 	bl	801368c <LoRaMacConfirmQueueIsCmdActive>
 800f034:	4603      	mov	r3, r0
 800f036:	2b00      	cmp	r3, #0
 800f038:	d007      	beq.n	800f04a <LoRaMacHandleMlmeRequest+0x62>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f03a:	4b05      	ldr	r3, [pc, #20]	@ (800f050 <LoRaMacHandleMlmeRequest+0x68>)
 800f03c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f040:	f023 0302 	bic.w	r3, r3, #2
 800f044:	4a02      	ldr	r2, [pc, #8]	@ (800f050 <LoRaMacHandleMlmeRequest+0x68>)
 800f046:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
}
 800f04a:	bf00      	nop
 800f04c:	bd80      	pop	{r7, pc}
 800f04e:	bf00      	nop
 800f050:	200008f4 	.word	0x200008f4

0800f054 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 800f054:	b580      	push	{r7, lr}
 800f056:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800f058:	200b      	movs	r0, #11
 800f05a:	f004 fb17 	bl	801368c <LoRaMacConfirmQueueIsCmdActive>
 800f05e:	4603      	mov	r3, r0
 800f060:	2b00      	cmp	r3, #0
 800f062:	d019      	beq.n	800f098 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800f064:	4b0e      	ldr	r3, [pc, #56]	@ (800f0a0 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f066:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800f06a:	f003 0301 	and.w	r3, r3, #1
 800f06e:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800f070:	2b00      	cmp	r3, #0
 800f072:	d111      	bne.n	800f098 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800f074:	4b0a      	ldr	r3, [pc, #40]	@ (800f0a0 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f076:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800f07a:	f003 0304 	and.w	r3, r3, #4
 800f07e:	b2db      	uxtb	r3, r3
 800f080:	2b00      	cmp	r3, #0
 800f082:	d009      	beq.n	800f098 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f084:	4b06      	ldr	r3, [pc, #24]	@ (800f0a0 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f086:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f08a:	f023 0302 	bic.w	r3, r3, #2
 800f08e:	4a04      	ldr	r2, [pc, #16]	@ (800f0a0 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f090:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            return 0x01;
 800f094:	2301      	movs	r3, #1
 800f096:	e000      	b.n	800f09a <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 800f098:	2300      	movs	r3, #0
}
 800f09a:	4618      	mov	r0, r3
 800f09c:	bd80      	pop	{r7, pc}
 800f09e:	bf00      	nop
 800f0a0:	200008f4 	.word	0x200008f4

0800f0a4 <CheckForMinimumAbpDatarate>:

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool CheckForMinimumAbpDatarate( bool adr, ActivationType_t activation, bool datarateChanged )
{
 800f0a4:	b480      	push	{r7}
 800f0a6:	b083      	sub	sp, #12
 800f0a8:	af00      	add	r7, sp, #0
 800f0aa:	4603      	mov	r3, r0
 800f0ac:	71fb      	strb	r3, [r7, #7]
 800f0ae:	460b      	mov	r3, r1
 800f0b0:	71bb      	strb	r3, [r7, #6]
 800f0b2:	4613      	mov	r3, r2
 800f0b4:	717b      	strb	r3, [r7, #5]
    if( ( adr == true ) &&
 800f0b6:	79fb      	ldrb	r3, [r7, #7]
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d00a      	beq.n	800f0d2 <CheckForMinimumAbpDatarate+0x2e>
 800f0bc:	79bb      	ldrb	r3, [r7, #6]
 800f0be:	2b01      	cmp	r3, #1
 800f0c0:	d107      	bne.n	800f0d2 <CheckForMinimumAbpDatarate+0x2e>
        ( activation == ACTIVATION_TYPE_ABP ) &&
        ( datarateChanged == false ) )
 800f0c2:	797b      	ldrb	r3, [r7, #5]
 800f0c4:	f083 0301 	eor.w	r3, r3, #1
 800f0c8:	b2db      	uxtb	r3, r3
        ( activation == ACTIVATION_TYPE_ABP ) &&
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d001      	beq.n	800f0d2 <CheckForMinimumAbpDatarate+0x2e>
    {
        return true;
 800f0ce:	2301      	movs	r3, #1
 800f0d0:	e000      	b.n	800f0d4 <CheckForMinimumAbpDatarate+0x30>
    }
    return false;
 800f0d2:	2300      	movs	r3, #0
}
 800f0d4:	4618      	mov	r0, r3
 800f0d6:	370c      	adds	r7, #12
 800f0d8:	46bd      	mov	sp, r7
 800f0da:	bc80      	pop	{r7}
 800f0dc:	4770      	bx	lr
	...

0800f0e0 <LoRaMacCheckForRxAbort>:
#endif /* LORAMAC_VERSION */

static void LoRaMacCheckForRxAbort( void )
{
 800f0e0:	b480      	push	{r7}
 800f0e2:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800f0e4:	4b0d      	ldr	r3, [pc, #52]	@ (800f11c <LoRaMacCheckForRxAbort+0x3c>)
 800f0e6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f0ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	d00f      	beq.n	800f112 <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800f0f2:	4b0a      	ldr	r3, [pc, #40]	@ (800f11c <LoRaMacCheckForRxAbort+0x3c>)
 800f0f4:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f0f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f0fc:	4a07      	ldr	r2, [pc, #28]	@ (800f11c <LoRaMacCheckForRxAbort+0x3c>)
 800f0fe:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f102:	4b06      	ldr	r3, [pc, #24]	@ (800f11c <LoRaMacCheckForRxAbort+0x3c>)
 800f104:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f108:	f023 0302 	bic.w	r3, r3, #2
 800f10c:	4a03      	ldr	r2, [pc, #12]	@ (800f11c <LoRaMacCheckForRxAbort+0x3c>)
 800f10e:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    }
}
 800f112:	bf00      	nop
 800f114:	46bd      	mov	sp, r7
 800f116:	bc80      	pop	{r7}
 800f118:	4770      	bx	lr
 800f11a:	bf00      	nop
 800f11c:	200008f4 	.word	0x200008f4

0800f120 <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 800f120:	b580      	push	{r7, lr}
 800f122:	b084      	sub	sp, #16
 800f124:	af00      	add	r7, sp, #0
 800f126:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 800f128:	2300      	movs	r3, #0
 800f12a:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800f12c:	2300      	movs	r3, #0
 800f12e:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 800f130:	4b50      	ldr	r3, [pc, #320]	@ (800f274 <LoRaMacHandleNvm+0x154>)
 800f132:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f136:	2b00      	cmp	r3, #0
 800f138:	f040 8098 	bne.w	800f26c <LoRaMacHandleNvm+0x14c>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	2124      	movs	r1, #36	@ 0x24
 800f140:	4618      	mov	r0, r3
 800f142:	f007 ffdf 	bl	8017104 <Crc32>
 800f146:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f14c:	68ba      	ldr	r2, [r7, #8]
 800f14e:	429a      	cmp	r2, r3
 800f150:	d006      	beq.n	800f160 <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	68ba      	ldr	r2, [r7, #8]
 800f156:	625a      	str	r2, [r3, #36]	@ 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 800f158:	89fb      	ldrh	r3, [r7, #14]
 800f15a:	f043 0301 	orr.w	r3, r3, #1
 800f15e:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	3328      	adds	r3, #40	@ 0x28
 800f164:	2114      	movs	r1, #20
 800f166:	4618      	mov	r0, r3
 800f168:	f007 ffcc 	bl	8017104 <Crc32>
 800f16c:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f172:	68ba      	ldr	r2, [r7, #8]
 800f174:	429a      	cmp	r2, r3
 800f176:	d006      	beq.n	800f186 <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	68ba      	ldr	r2, [r7, #8]
 800f17c:	63da      	str	r2, [r3, #60]	@ 0x3c
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 800f17e:	89fb      	ldrh	r3, [r7, #14]
 800f180:	f043 0302 	orr.w	r3, r3, #2
 800f184:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	3340      	adds	r3, #64	@ 0x40
 800f18a:	21e0      	movs	r1, #224	@ 0xe0
 800f18c:	4618      	mov	r0, r3
 800f18e:	f007 ffb9 	bl	8017104 <Crc32>
 800f192:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 800f19a:	68ba      	ldr	r2, [r7, #8]
 800f19c:	429a      	cmp	r2, r3
 800f19e:	d007      	beq.n	800f1b0 <LoRaMacHandleNvm+0x90>
    {
        nvmData->MacGroup2.Crc32 = crc;
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	68ba      	ldr	r2, [r7, #8]
 800f1a4:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 800f1a8:	89fb      	ldrh	r3, [r7, #14]
 800f1aa:	f043 0304 	orr.w	r3, r3, #4
 800f1ae:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800f1b6:	21bc      	movs	r1, #188	@ 0xbc
 800f1b8:	4618      	mov	r0, r3
 800f1ba:	f007 ffa3 	bl	8017104 <Crc32>
 800f1be:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 800f1c6:	68ba      	ldr	r2, [r7, #8]
 800f1c8:	429a      	cmp	r2, r3
 800f1ca:	d007      	beq.n	800f1dc <LoRaMacHandleNvm+0xbc>
    {
        nvmData->SecureElement.Crc32 = crc;
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	68ba      	ldr	r2, [r7, #8]
 800f1d0:	f8c3 21e0 	str.w	r2, [r3, #480]	@ 0x1e0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 800f1d4:	89fb      	ldrh	r3, [r7, #14]
 800f1d6:	f043 0308 	orr.w	r3, r3, #8
 800f1da:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800f1e2:	2100      	movs	r1, #0
 800f1e4:	4618      	mov	r0, r3
 800f1e6:	f007 ff8d 	bl	8017104 <Crc32>
 800f1ea:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	f8d3 31e4 	ldr.w	r3, [r3, #484]	@ 0x1e4
 800f1f2:	68ba      	ldr	r2, [r7, #8]
 800f1f4:	429a      	cmp	r2, r3
 800f1f6:	d007      	beq.n	800f208 <LoRaMacHandleNvm+0xe8>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	68ba      	ldr	r2, [r7, #8]
 800f1fc:	f8c3 21e4 	str.w	r2, [r3, #484]	@ 0x1e4
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 800f200:	89fb      	ldrh	r3, [r7, #14]
 800f202:	f043 0310 	orr.w	r3, r3, #16
 800f206:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800f20e:	f44f 715e 	mov.w	r1, #888	@ 0x378
 800f212:	4618      	mov	r0, r3
 800f214:	f007 ff76 	bl	8017104 <Crc32>
 800f218:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	f8d3 3560 	ldr.w	r3, [r3, #1376]	@ 0x560
 800f220:	68ba      	ldr	r2, [r7, #8]
 800f222:	429a      	cmp	r2, r3
 800f224:	d007      	beq.n	800f236 <LoRaMacHandleNvm+0x116>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	68ba      	ldr	r2, [r7, #8]
 800f22a:	f8c3 2560 	str.w	r2, [r3, #1376]	@ 0x560
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 800f22e:	89fb      	ldrh	r3, [r7, #14]
 800f230:	f043 0320 	orr.w	r3, r3, #32
 800f234:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	f203 5364 	addw	r3, r3, #1380	@ 0x564
 800f23c:	2114      	movs	r1, #20
 800f23e:	4618      	mov	r0, r3
 800f240:	f007 ff60 	bl	8017104 <Crc32>
 800f244:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	f8d3 3578 	ldr.w	r3, [r3, #1400]	@ 0x578
 800f24c:	68ba      	ldr	r2, [r7, #8]
 800f24e:	429a      	cmp	r2, r3
 800f250:	d007      	beq.n	800f262 <LoRaMacHandleNvm+0x142>
    {
        nvmData->ClassB.Crc32 = crc;
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	68ba      	ldr	r2, [r7, #8]
 800f256:	f8c3 2578 	str.w	r2, [r3, #1400]	@ 0x578
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 800f25a:	89fb      	ldrh	r3, [r7, #14]
 800f25c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f260:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 800f262:	89fb      	ldrh	r3, [r7, #14]
 800f264:	4618      	mov	r0, r3
 800f266:	f002 f819 	bl	801129c <CallNvmDataChangeCallback>
 800f26a:	e000      	b.n	800f26e <LoRaMacHandleNvm+0x14e>
        return;
 800f26c:	bf00      	nop
}
 800f26e:	3710      	adds	r7, #16
 800f270:	46bd      	mov	sp, r7
 800f272:	bd80      	pop	{r7, pc}
 800f274:	200008f4 	.word	0x200008f4

0800f278 <LoRaMacHandleResponseTimeout>:

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool LoRaMacHandleResponseTimeout( TimerTime_t timeoutInMs, TimerTime_t startTimeInMs )
{
 800f278:	b580      	push	{r7, lr}
 800f27a:	b084      	sub	sp, #16
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	6078      	str	r0, [r7, #4]
 800f280:	6039      	str	r1, [r7, #0]
    if( startTimeInMs != 0 )
 800f282:	683b      	ldr	r3, [r7, #0]
 800f284:	2b00      	cmp	r3, #0
 800f286:	d00d      	beq.n	800f2a4 <LoRaMacHandleResponseTimeout+0x2c>
    {
        TimerTime_t elapsedTime = TimerGetElapsedTime( startTimeInMs );
 800f288:	6838      	ldr	r0, [r7, #0]
 800f28a:	f00c f95f 	bl	801b54c <UTIL_TIMER_GetElapsedTime>
 800f28e:	60f8      	str	r0, [r7, #12]
        if( elapsedTime > timeoutInMs )
 800f290:	68fa      	ldr	r2, [r7, #12]
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	429a      	cmp	r2, r3
 800f296:	d905      	bls.n	800f2a4 <LoRaMacHandleResponseTimeout+0x2c>
        {
            Nvm.MacGroup1.SrvAckRequested = false;
 800f298:	4b05      	ldr	r3, [pc, #20]	@ (800f2b0 <LoRaMacHandleResponseTimeout+0x38>)
 800f29a:	2200      	movs	r2, #0
 800f29c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            return true;
 800f2a0:	2301      	movs	r3, #1
 800f2a2:	e000      	b.n	800f2a6 <LoRaMacHandleResponseTimeout+0x2e>
        }
    }
    return false;
 800f2a4:	2300      	movs	r3, #0
}
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	3710      	adds	r7, #16
 800f2aa:	46bd      	mov	sp, r7
 800f2ac:	bd80      	pop	{r7, pc}
 800f2ae:	bf00      	nop
 800f2b0:	20000e14 	.word	0x20000e14

0800f2b4 <LoRaMacProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacProcess( void )
{
 800f2b4:	b580      	push	{r7, lr}
 800f2b6:	b082      	sub	sp, #8
 800f2b8:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 800f2ba:	2300      	movs	r3, #0
 800f2bc:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 800f2be:	f7ff fd11 	bl	800ece4 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 800f2c2:	f003 fd90 	bl	8012de6 <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800f2c6:	4b26      	ldr	r3, [pc, #152]	@ (800f360 <LoRaMacProcess+0xac>)
 800f2c8:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800f2cc:	f003 0320 	and.w	r3, r3, #32
 800f2d0:	b2db      	uxtb	r3, r3
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d025      	beq.n	800f322 <LoRaMacProcess+0x6e>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 800f2d6:	2000      	movs	r0, #0
 800f2d8:	f7ff fd6c 	bl	800edb4 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 800f2dc:	f7ff ff00 	bl	800f0e0 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 800f2e0:	f001 fffa 	bl	80112d8 <IsRequestPending>
 800f2e4:	4603      	mov	r3, r0
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d006      	beq.n	800f2f8 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 800f2ea:	f7ff feb3 	bl	800f054 <LoRaMacCheckForBeaconAcquisition>
 800f2ee:	4603      	mov	r3, r0
 800f2f0:	461a      	mov	r2, r3
 800f2f2:	79fb      	ldrb	r3, [r7, #7]
 800f2f4:	4313      	orrs	r3, r2
 800f2f6:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 800f2f8:	79fb      	ldrb	r3, [r7, #7]
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	d103      	bne.n	800f306 <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 800f2fe:	f7ff fe73 	bl	800efe8 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 800f302:	f7ff fe15 	bl	800ef30 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 800f306:	f7ff fd65 	bl	800edd4 <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 800f30a:	f7ff fdc5 	bl	800ee98 <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f30e:	2001      	movs	r0, #1
 800f310:	f7ff fd50 	bl	800edb4 <LoRaMacEnableRequests>
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 800f314:	4a12      	ldr	r2, [pc, #72]	@ (800f360 <LoRaMacProcess+0xac>)
 800f316:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800f31a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f31e:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
    }
    LoRaMacHandleIndicationEvents( );
 800f322:	f7ff fdcd 	bl	800eec0 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800f326:	4b0e      	ldr	r3, [pc, #56]	@ (800f360 <LoRaMacProcess+0xac>)
 800f328:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800f32c:	2b02      	cmp	r3, #2
 800f32e:	d101      	bne.n	800f334 <LoRaMacProcess+0x80>
    {
        OpenContinuousRxCWindow( );
 800f330:	f001 fbee 	bl	8010b10 <OpenContinuousRxCWindow>
    }
    if( MacCtx.MacFlags.Bits.NvmHandle == 1 )
 800f334:	4b0a      	ldr	r3, [pc, #40]	@ (800f360 <LoRaMacProcess+0xac>)
 800f336:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800f33a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f33e:	b2db      	uxtb	r3, r3
 800f340:	2b00      	cmp	r3, #0
 800f342:	d009      	beq.n	800f358 <LoRaMacProcess+0xa4>
    {
        MacCtx.MacFlags.Bits.NvmHandle = 0;
 800f344:	4a06      	ldr	r2, [pc, #24]	@ (800f360 <LoRaMacProcess+0xac>)
 800f346:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 800f34a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f34e:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
        LoRaMacHandleNvm( &Nvm );
 800f352:	4804      	ldr	r0, [pc, #16]	@ (800f364 <LoRaMacProcess+0xb0>)
 800f354:	f7ff fee4 	bl	800f120 <LoRaMacHandleNvm>
    }
}
 800f358:	bf00      	nop
 800f35a:	3708      	adds	r7, #8
 800f35c:	46bd      	mov	sp, r7
 800f35e:	bd80      	pop	{r7, pc}
 800f360:	200008f4 	.word	0x200008f4
 800f364:	20000e14 	.word	0x20000e14

0800f368 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 800f368:	b580      	push	{r7, lr}
 800f36a:	b082      	sub	sp, #8
 800f36c:	af00      	add	r7, sp, #0
 800f36e:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 800f370:	481e      	ldr	r0, [pc, #120]	@ (800f3ec <OnTxDelayedTimerEvent+0x84>)
 800f372:	f00b ffbf 	bl	801b2f4 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800f376:	4b1e      	ldr	r3, [pc, #120]	@ (800f3f0 <OnTxDelayedTimerEvent+0x88>)
 800f378:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f37c:	f023 0320 	bic.w	r3, r3, #32
 800f380:	4a1b      	ldr	r2, [pc, #108]	@ (800f3f0 <OnTxDelayedTimerEvent+0x88>)
 800f382:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 800f386:	4b1b      	ldr	r3, [pc, #108]	@ (800f3f4 <OnTxDelayedTimerEvent+0x8c>)
 800f388:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f38c:	4a18      	ldr	r2, [pc, #96]	@ (800f3f0 <OnTxDelayedTimerEvent+0x88>)
 800f38e:	f8d2 249c 	ldr.w	r2, [r2, #1180]	@ 0x49c
 800f392:	4611      	mov	r1, r2
 800f394:	4618      	mov	r0, r3
 800f396:	f7ff ff6f 	bl	800f278 <LoRaMacHandleResponseTimeout>
 800f39a:	4603      	mov	r3, r0
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	d11e      	bne.n	800f3de <OnTxDelayedTimerEvent+0x76>
        return;
    }
#endif /* LORAMAC_VERSION */

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 800f3a0:	2001      	movs	r0, #1
 800f3a2:	f001 f93b 	bl	801061c <ScheduleTx>
 800f3a6:	4603      	mov	r3, r0
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d01a      	beq.n	800f3e2 <OnTxDelayedTimerEvent+0x7a>
 800f3ac:	2b0b      	cmp	r3, #11
 800f3ae:	d018      	beq.n	800f3e2 <OnTxDelayedTimerEvent+0x7a>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800f3b0:	4b10      	ldr	r3, [pc, #64]	@ (800f3f4 <OnTxDelayedTimerEvent+0x8c>)
 800f3b2:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 800f3b6:	b2da      	uxtb	r2, r3
 800f3b8:	4b0d      	ldr	r3, [pc, #52]	@ (800f3f0 <OnTxDelayedTimerEvent+0x88>)
 800f3ba:	f883 2446 	strb.w	r2, [r3, #1094]	@ 0x446
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 800f3be:	4b0c      	ldr	r3, [pc, #48]	@ (800f3f0 <OnTxDelayedTimerEvent+0x88>)
 800f3c0:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 800f3c4:	4b0a      	ldr	r3, [pc, #40]	@ (800f3f0 <OnTxDelayedTimerEvent+0x88>)
 800f3c6:	f883 2449 	strb.w	r2, [r3, #1097]	@ 0x449
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800f3ca:	4b09      	ldr	r3, [pc, #36]	@ (800f3f0 <OnTxDelayedTimerEvent+0x88>)
 800f3cc:	2209      	movs	r2, #9
 800f3ce:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800f3d2:	2009      	movs	r0, #9
 800f3d4:	f004 f926 	bl	8013624 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800f3d8:	f001 ff24 	bl	8011224 <StopRetransmission>
            break;
 800f3dc:	e002      	b.n	800f3e4 <OnTxDelayedTimerEvent+0x7c>
        return;
 800f3de:	bf00      	nop
 800f3e0:	e000      	b.n	800f3e4 <OnTxDelayedTimerEvent+0x7c>
            break;
 800f3e2:	bf00      	nop
        }
    }
}
 800f3e4:	3708      	adds	r7, #8
 800f3e6:	46bd      	mov	sp, r7
 800f3e8:	bd80      	pop	{r7, pc}
 800f3ea:	bf00      	nop
 800f3ec:	20000c5c 	.word	0x20000c5c
 800f3f0:	200008f4 	.word	0x200008f4
 800f3f4:	20000e14 	.word	0x20000e14

0800f3f8 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 800f3f8:	b580      	push	{r7, lr}
 800f3fa:	b082      	sub	sp, #8
 800f3fc:	af00      	add	r7, sp, #0
 800f3fe:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800f400:	4b17      	ldr	r3, [pc, #92]	@ (800f460 <OnRxWindow1TimerEvent+0x68>)
 800f402:	f893 241f 	ldrb.w	r2, [r3, #1055]	@ 0x41f
 800f406:	4b16      	ldr	r3, [pc, #88]	@ (800f460 <OnRxWindow1TimerEvent+0x68>)
 800f408:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 800f40c:	4b15      	ldr	r3, [pc, #84]	@ (800f464 <OnRxWindow1TimerEvent+0x6c>)
 800f40e:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800f412:	b25a      	sxtb	r2, r3
 800f414:	4b12      	ldr	r3, [pc, #72]	@ (800f460 <OnRxWindow1TimerEvent+0x68>)
 800f416:	f883 23bb 	strb.w	r2, [r3, #955]	@ 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f41a:	4b12      	ldr	r3, [pc, #72]	@ (800f464 <OnRxWindow1TimerEvent+0x6c>)
 800f41c:	f893 2075 	ldrb.w	r2, [r3, #117]	@ 0x75
 800f420:	4b0f      	ldr	r3, [pc, #60]	@ (800f460 <OnRxWindow1TimerEvent+0x68>)
 800f422:	f883 23c8 	strb.w	r2, [r3, #968]	@ 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800f426:	4b0f      	ldr	r3, [pc, #60]	@ (800f464 <OnRxWindow1TimerEvent+0x6c>)
 800f428:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 800f42c:	4b0c      	ldr	r3, [pc, #48]	@ (800f460 <OnRxWindow1TimerEvent+0x68>)
 800f42e:	f883 23c9 	strb.w	r2, [r3, #969]	@ 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800f432:	4b0b      	ldr	r3, [pc, #44]	@ (800f460 <OnRxWindow1TimerEvent+0x68>)
 800f434:	2200      	movs	r2, #0
 800f436:	f883 23ca 	strb.w	r2, [r3, #970]	@ 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800f43a:	4b09      	ldr	r3, [pc, #36]	@ (800f460 <OnRxWindow1TimerEvent+0x68>)
 800f43c:	2200      	movs	r2, #0
 800f43e:	f883 23cb 	strb.w	r2, [r3, #971]	@ 0x3cb
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RxWindow1Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800f442:	4b08      	ldr	r3, [pc, #32]	@ (800f464 <OnRxWindow1TimerEvent+0x6c>)
 800f444:	f893 211c 	ldrb.w	r2, [r3, #284]	@ 0x11c
 800f448:	4b05      	ldr	r3, [pc, #20]	@ (800f460 <OnRxWindow1TimerEvent+0x68>)
 800f44a:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800f44e:	4906      	ldr	r1, [pc, #24]	@ (800f468 <OnRxWindow1TimerEvent+0x70>)
 800f450:	4806      	ldr	r0, [pc, #24]	@ (800f46c <OnRxWindow1TimerEvent+0x74>)
 800f452:	f001 fb29 	bl	8010aa8 <RxWindowSetup>
}
 800f456:	bf00      	nop
 800f458:	3708      	adds	r7, #8
 800f45a:	46bd      	mov	sp, r7
 800f45c:	bd80      	pop	{r7, pc}
 800f45e:	bf00      	nop
 800f460:	200008f4 	.word	0x200008f4
 800f464:	20000e14 	.word	0x20000e14
 800f468:	20000cac 	.word	0x20000cac
 800f46c:	20000c74 	.word	0x20000c74

0800f470 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 800f470:	b580      	push	{r7, lr}
 800f472:	b082      	sub	sp, #8
 800f474:	af00      	add	r7, sp, #0
 800f476:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800f478:	4b19      	ldr	r3, [pc, #100]	@ (800f4e0 <OnRxWindow2TimerEvent+0x70>)
 800f47a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d029      	beq.n	800f4d6 <OnRxWindow2TimerEvent+0x66>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800f482:	4b17      	ldr	r3, [pc, #92]	@ (800f4e0 <OnRxWindow2TimerEvent+0x70>)
 800f484:	f893 241f 	ldrb.w	r2, [r3, #1055]	@ 0x41f
 800f488:	4b15      	ldr	r3, [pc, #84]	@ (800f4e0 <OnRxWindow2TimerEvent+0x70>)
 800f48a:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 800f48e:	4b15      	ldr	r3, [pc, #84]	@ (800f4e4 <OnRxWindow2TimerEvent+0x74>)
 800f490:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f492:	4a13      	ldr	r2, [pc, #76]	@ (800f4e0 <OnRxWindow2TimerEvent+0x70>)
 800f494:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f498:	4b12      	ldr	r3, [pc, #72]	@ (800f4e4 <OnRxWindow2TimerEvent+0x74>)
 800f49a:	f893 2075 	ldrb.w	r2, [r3, #117]	@ 0x75
 800f49e:	4b10      	ldr	r3, [pc, #64]	@ (800f4e0 <OnRxWindow2TimerEvent+0x70>)
 800f4a0:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800f4a4:	4b0f      	ldr	r3, [pc, #60]	@ (800f4e4 <OnRxWindow2TimerEvent+0x74>)
 800f4a6:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 800f4aa:	4b0d      	ldr	r3, [pc, #52]	@ (800f4e0 <OnRxWindow2TimerEvent+0x70>)
 800f4ac:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 800f4b0:	4b0b      	ldr	r3, [pc, #44]	@ (800f4e0 <OnRxWindow2TimerEvent+0x70>)
 800f4b2:	2200      	movs	r2, #0
 800f4b4:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800f4b8:	4b09      	ldr	r3, [pc, #36]	@ (800f4e0 <OnRxWindow2TimerEvent+0x70>)
 800f4ba:	2201      	movs	r2, #1
 800f4bc:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800f4c0:	4b08      	ldr	r3, [pc, #32]	@ (800f4e4 <OnRxWindow2TimerEvent+0x74>)
 800f4c2:	f893 211c 	ldrb.w	r2, [r3, #284]	@ 0x11c
 800f4c6:	4b06      	ldr	r3, [pc, #24]	@ (800f4e0 <OnRxWindow2TimerEvent+0x70>)
 800f4c8:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 800f4cc:	4906      	ldr	r1, [pc, #24]	@ (800f4e8 <OnRxWindow2TimerEvent+0x78>)
 800f4ce:	4807      	ldr	r0, [pc, #28]	@ (800f4ec <OnRxWindow2TimerEvent+0x7c>)
 800f4d0:	f001 faea 	bl	8010aa8 <RxWindowSetup>
 800f4d4:	e000      	b.n	800f4d8 <OnRxWindow2TimerEvent+0x68>
        return;
 800f4d6:	bf00      	nop
}
 800f4d8:	3708      	adds	r7, #8
 800f4da:	46bd      	mov	sp, r7
 800f4dc:	bd80      	pop	{r7, pc}
 800f4de:	bf00      	nop
 800f4e0:	200008f4 	.word	0x200008f4
 800f4e4:	20000e14 	.word	0x20000e14
 800f4e8:	20000cc4 	.word	0x20000cc4
 800f4ec:	20000c8c 	.word	0x20000c8c

0800f4f0 <OnRetransmitTimeoutTimerEvent>:

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
}
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static void OnRetransmitTimeoutTimerEvent( void* context )
{
 800f4f0:	b580      	push	{r7, lr}
 800f4f2:	b082      	sub	sp, #8
 800f4f4:	af00      	add	r7, sp, #0
 800f4f6:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 800f4f8:	480f      	ldr	r0, [pc, #60]	@ (800f538 <OnRetransmitTimeoutTimerEvent+0x48>)
 800f4fa:	f00b fefb 	bl	801b2f4 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 800f4fe:	4b0f      	ldr	r3, [pc, #60]	@ (800f53c <OnRetransmitTimeoutTimerEvent+0x4c>)
 800f500:	f893 341e 	ldrb.w	r3, [r3, #1054]	@ 0x41e
 800f504:	2b00      	cmp	r3, #0
 800f506:	d003      	beq.n	800f510 <OnRetransmitTimeoutTimerEvent+0x20>
    {
        MacCtx.RetransmitTimeoutRetry = true;
 800f508:	4b0c      	ldr	r3, [pc, #48]	@ (800f53c <OnRetransmitTimeoutTimerEvent+0x4c>)
 800f50a:	2201      	movs	r2, #1
 800f50c:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800f510:	4b0a      	ldr	r3, [pc, #40]	@ (800f53c <OnRetransmitTimeoutTimerEvent+0x4c>)
 800f512:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800f516:	2b00      	cmp	r3, #0
 800f518:	d00a      	beq.n	800f530 <OnRetransmitTimeoutTimerEvent+0x40>
 800f51a:	4b08      	ldr	r3, [pc, #32]	@ (800f53c <OnRetransmitTimeoutTimerEvent+0x4c>)
 800f51c:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800f520:	691b      	ldr	r3, [r3, #16]
 800f522:	2b00      	cmp	r3, #0
 800f524:	d004      	beq.n	800f530 <OnRetransmitTimeoutTimerEvent+0x40>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800f526:	4b05      	ldr	r3, [pc, #20]	@ (800f53c <OnRetransmitTimeoutTimerEvent+0x4c>)
 800f528:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800f52c:	691b      	ldr	r3, [r3, #16]
 800f52e:	4798      	blx	r3
    }
}
 800f530:	bf00      	nop
 800f532:	3708      	adds	r7, #8
 800f534:	46bd      	mov	sp, r7
 800f536:	bd80      	pop	{r7, pc}
 800f538:	20000cf8 	.word	0x20000cf8
 800f53c:	200008f4 	.word	0x200008f4

0800f540 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 800f540:	b580      	push	{r7, lr}
 800f542:	b084      	sub	sp, #16
 800f544:	af00      	add	r7, sp, #0
 800f546:	60ba      	str	r2, [r7, #8]
 800f548:	607b      	str	r3, [r7, #4]
 800f54a:	4603      	mov	r3, r0
 800f54c:	73fb      	strb	r3, [r7, #15]
 800f54e:	460b      	mov	r3, r1
 800f550:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 800f552:	68bb      	ldr	r3, [r7, #8]
 800f554:	2b00      	cmp	r3, #0
 800f556:	d005      	beq.n	800f564 <GetFCntDown+0x24>
 800f558:	69bb      	ldr	r3, [r7, #24]
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d002      	beq.n	800f564 <GetFCntDown+0x24>
 800f55e:	69fb      	ldr	r3, [r7, #28]
 800f560:	2b00      	cmp	r3, #0
 800f562:	d101      	bne.n	800f568 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 800f564:	2309      	movs	r3, #9
 800f566:	e028      	b.n	800f5ba <GetFCntDown+0x7a>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 800f568:	7bfb      	ldrb	r3, [r7, #15]
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	d016      	beq.n	800f59c <GetFCntDown+0x5c>
 800f56e:	2b01      	cmp	r3, #1
 800f570:	d118      	bne.n	800f5a4 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 800f572:	79bb      	ldrb	r3, [r7, #6]
 800f574:	2b01      	cmp	r3, #1
 800f576:	d10d      	bne.n	800f594 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 800f578:	7bbb      	ldrb	r3, [r7, #14]
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	d002      	beq.n	800f584 <GetFCntDown+0x44>
 800f57e:	7bbb      	ldrb	r3, [r7, #14]
 800f580:	2b03      	cmp	r3, #3
 800f582:	d103      	bne.n	800f58c <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 800f584:	69bb      	ldr	r3, [r7, #24]
 800f586:	2202      	movs	r2, #2
 800f588:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 800f58a:	e00d      	b.n	800f5a8 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 800f58c:	69bb      	ldr	r3, [r7, #24]
 800f58e:	2201      	movs	r2, #1
 800f590:	701a      	strb	r2, [r3, #0]
            break;
 800f592:	e009      	b.n	800f5a8 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 800f594:	69bb      	ldr	r3, [r7, #24]
 800f596:	2203      	movs	r2, #3
 800f598:	701a      	strb	r2, [r3, #0]
            break;
 800f59a:	e005      	b.n	800f5a8 <GetFCntDown+0x68>
        /* ST_WORKAROUND_BEGIN: reduced LORAMAC_MAX_MC_CTX */
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 800f59c:	69bb      	ldr	r3, [r7, #24]
 800f59e:	2204      	movs	r2, #4
 800f5a0:	701a      	strb	r2, [r3, #0]
            break;
 800f5a2:	e001      	b.n	800f5a8 <GetFCntDown+0x68>
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        /* ST_WORKAROUND_END */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 800f5a4:	2305      	movs	r3, #5
 800f5a6:	e008      	b.n	800f5ba <GetFCntDown+0x7a>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, macMsg->FHDR.FCnt, currentDown );
 800f5a8:	69bb      	ldr	r3, [r7, #24]
 800f5aa:	7818      	ldrb	r0, [r3, #0]
 800f5ac:	68bb      	ldr	r3, [r7, #8]
 800f5ae:	89db      	ldrh	r3, [r3, #14]
 800f5b0:	69fa      	ldr	r2, [r7, #28]
 800f5b2:	4619      	mov	r1, r3
 800f5b4:	f004 fc5c 	bl	8013e70 <LoRaMacCryptoGetFCntDown>
 800f5b8:	4603      	mov	r3, r0
}
 800f5ba:	4618      	mov	r0, r3
 800f5bc:	3710      	adds	r7, #16
 800f5be:	46bd      	mov	sp, r7
 800f5c0:	bd80      	pop	{r7, pc}
	...

0800f5c4 <SwitchClass>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 800f5c4:	b5b0      	push	{r4, r5, r7, lr}
 800f5c6:	b084      	sub	sp, #16
 800f5c8:	af00      	add	r7, sp, #0
 800f5ca:	4603      	mov	r3, r0
 800f5cc:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f5ce:	2303      	movs	r3, #3
 800f5d0:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 800f5d2:	4b62      	ldr	r3, [pc, #392]	@ (800f75c <SwitchClass+0x198>)
 800f5d4:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 800f5d8:	2b02      	cmp	r3, #2
 800f5da:	f000 80a7 	beq.w	800f72c <SwitchClass+0x168>
 800f5de:	2b02      	cmp	r3, #2
 800f5e0:	f300 80b6 	bgt.w	800f750 <SwitchClass+0x18c>
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d003      	beq.n	800f5f0 <SwitchClass+0x2c>
 800f5e8:	2b01      	cmp	r3, #1
 800f5ea:	f000 8091 	beq.w	800f710 <SwitchClass+0x14c>
 800f5ee:	e0af      	b.n	800f750 <SwitchClass+0x18c>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 800f5f0:	79fb      	ldrb	r3, [r7, #7]
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	d107      	bne.n	800f606 <SwitchClass+0x42>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 800f5f6:	4b59      	ldr	r3, [pc, #356]	@ (800f75c <SwitchClass+0x198>)
 800f5f8:	4a58      	ldr	r2, [pc, #352]	@ (800f75c <SwitchClass+0x198>)
 800f5fa:	336c      	adds	r3, #108	@ 0x6c
 800f5fc:	3264      	adds	r2, #100	@ 0x64
 800f5fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f602:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 800f606:	79fb      	ldrb	r3, [r7, #7]
 800f608:	2b01      	cmp	r3, #1
 800f60a:	d10c      	bne.n	800f626 <SwitchClass+0x62>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 800f60c:	79fb      	ldrb	r3, [r7, #7]
 800f60e:	4618      	mov	r0, r3
 800f610:	f003 fb80 	bl	8012d14 <LoRaMacClassBSwitchClass>
 800f614:	4603      	mov	r3, r0
 800f616:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 800f618:	7bfb      	ldrb	r3, [r7, #15]
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	d103      	bne.n	800f626 <SwitchClass+0x62>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 800f61e:	4a4f      	ldr	r2, [pc, #316]	@ (800f75c <SwitchClass+0x198>)
 800f620:	79fb      	ldrb	r3, [r7, #7]
 800f622:	f882 3104 	strb.w	r3, [r2, #260]	@ 0x104
                }
            }

            if( deviceClass == CLASS_C )
 800f626:	79fb      	ldrb	r3, [r7, #7]
 800f628:	2b02      	cmp	r3, #2
 800f62a:	f040 808c 	bne.w	800f746 <SwitchClass+0x182>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800f62e:	4a4b      	ldr	r2, [pc, #300]	@ (800f75c <SwitchClass+0x198>)
 800f630:	79fb      	ldrb	r3, [r7, #7]
 800f632:	f882 3104 	strb.w	r3, [r2, #260]	@ 0x104

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800f636:	4a4a      	ldr	r2, [pc, #296]	@ (800f760 <SwitchClass+0x19c>)
 800f638:	4b49      	ldr	r3, [pc, #292]	@ (800f760 <SwitchClass+0x19c>)
 800f63a:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 800f63e:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 800f642:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f644:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f646:	e895 0003 	ldmia.w	r5, {r0, r1}
 800f64a:	e884 0003 	stmia.w	r4, {r0, r1}
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800f64e:	4b44      	ldr	r3, [pc, #272]	@ (800f760 <SwitchClass+0x19c>)
 800f650:	2202      	movs	r2, #2
 800f652:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800f656:	2300      	movs	r3, #0
 800f658:	73bb      	strb	r3, [r7, #14]
 800f65a:	e049      	b.n	800f6f0 <SwitchClass+0x12c>
                {
                    if( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true )
 800f65c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f660:	4a3e      	ldr	r2, [pc, #248]	@ (800f75c <SwitchClass+0x198>)
 800f662:	212c      	movs	r1, #44	@ 0x2c
 800f664:	fb01 f303 	mul.w	r3, r1, r3
 800f668:	4413      	add	r3, r2
 800f66a:	33da      	adds	r3, #218	@ 0xda
 800f66c:	781b      	ldrb	r3, [r3, #0]
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d038      	beq.n	800f6e4 <SwitchClass+0x120>
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 800f672:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f676:	4a39      	ldr	r2, [pc, #228]	@ (800f75c <SwitchClass+0x198>)
 800f678:	212c      	movs	r1, #44	@ 0x2c
 800f67a:	fb01 f303 	mul.w	r3, r1, r3
 800f67e:	4413      	add	r3, r2
 800f680:	33f0      	adds	r3, #240	@ 0xf0
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	4a35      	ldr	r2, [pc, #212]	@ (800f75c <SwitchClass+0x198>)
 800f686:	66d3      	str	r3, [r2, #108]	@ 0x6c
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 800f688:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f68c:	4a33      	ldr	r2, [pc, #204]	@ (800f75c <SwitchClass+0x198>)
 800f68e:	212c      	movs	r1, #44	@ 0x2c
 800f690:	fb01 f303 	mul.w	r3, r1, r3
 800f694:	4413      	add	r3, r2
 800f696:	33f4      	adds	r3, #244	@ 0xf4
 800f698:	f993 3000 	ldrsb.w	r3, [r3]
 800f69c:	b2da      	uxtb	r2, r3
 800f69e:	4b2f      	ldr	r3, [pc, #188]	@ (800f75c <SwitchClass+0x198>)
 800f6a0:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800f6a4:	4b2e      	ldr	r3, [pc, #184]	@ (800f760 <SwitchClass+0x19c>)
 800f6a6:	f893 241f 	ldrb.w	r2, [r3, #1055]	@ 0x41f
 800f6aa:	4b2d      	ldr	r3, [pc, #180]	@ (800f760 <SwitchClass+0x19c>)
 800f6ac:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 800f6b0:	4b2a      	ldr	r3, [pc, #168]	@ (800f75c <SwitchClass+0x198>)
 800f6b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f6b4:	4a2a      	ldr	r2, [pc, #168]	@ (800f760 <SwitchClass+0x19c>)
 800f6b6:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800f6ba:	4b28      	ldr	r3, [pc, #160]	@ (800f75c <SwitchClass+0x198>)
 800f6bc:	f893 2075 	ldrb.w	r2, [r3, #117]	@ 0x75
 800f6c0:	4b27      	ldr	r3, [pc, #156]	@ (800f760 <SwitchClass+0x19c>)
 800f6c2:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 800f6c6:	4b25      	ldr	r3, [pc, #148]	@ (800f75c <SwitchClass+0x198>)
 800f6c8:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 800f6cc:	4b24      	ldr	r3, [pc, #144]	@ (800f760 <SwitchClass+0x19c>)
 800f6ce:	f883 23f9 	strb.w	r2, [r3, #1017]	@ 0x3f9
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800f6d2:	4b23      	ldr	r3, [pc, #140]	@ (800f760 <SwitchClass+0x19c>)
 800f6d4:	2203      	movs	r2, #3
 800f6d6:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 800f6da:	4b21      	ldr	r3, [pc, #132]	@ (800f760 <SwitchClass+0x19c>)
 800f6dc:	2201      	movs	r2, #1
 800f6de:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
                        break;
 800f6e2:	e009      	b.n	800f6f8 <SwitchClass+0x134>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800f6e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f6e8:	b2db      	uxtb	r3, r3
 800f6ea:	3301      	adds	r3, #1
 800f6ec:	b2db      	uxtb	r3, r3
 800f6ee:	73bb      	strb	r3, [r7, #14]
 800f6f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	ddb1      	ble.n	800f65c <SwitchClass+0x98>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 800f6f8:	4b19      	ldr	r3, [pc, #100]	@ (800f760 <SwitchClass+0x19c>)
 800f6fa:	2200      	movs	r2, #0
 800f6fc:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 800f700:	4b18      	ldr	r3, [pc, #96]	@ (800f764 <SwitchClass+0x1a0>)
 800f702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f704:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 800f706:	f001 fa03 	bl	8010b10 <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 800f70a:	2300      	movs	r3, #0
 800f70c:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800f70e:	e01a      	b.n	800f746 <SwitchClass+0x182>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 800f710:	79fb      	ldrb	r3, [r7, #7]
 800f712:	4618      	mov	r0, r3
 800f714:	f003 fafe 	bl	8012d14 <LoRaMacClassBSwitchClass>
 800f718:	4603      	mov	r3, r0
 800f71a:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 800f71c:	7bfb      	ldrb	r3, [r7, #15]
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d113      	bne.n	800f74a <SwitchClass+0x186>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800f722:	4a0e      	ldr	r2, [pc, #56]	@ (800f75c <SwitchClass+0x198>)
 800f724:	79fb      	ldrb	r3, [r7, #7]
 800f726:	f882 3104 	strb.w	r3, [r2, #260]	@ 0x104
            }
            break;
 800f72a:	e00e      	b.n	800f74a <SwitchClass+0x186>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 800f72c:	79fb      	ldrb	r3, [r7, #7]
 800f72e:	2b00      	cmp	r3, #0
 800f730:	d10d      	bne.n	800f74e <SwitchClass+0x18a>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800f732:	4a0a      	ldr	r2, [pc, #40]	@ (800f75c <SwitchClass+0x198>)
 800f734:	79fb      	ldrb	r3, [r7, #7]
 800f736:	f882 3104 	strb.w	r3, [r2, #260]	@ 0x104

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 800f73a:	4b0a      	ldr	r3, [pc, #40]	@ (800f764 <SwitchClass+0x1a0>)
 800f73c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f73e:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 800f740:	2300      	movs	r3, #0
 800f742:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800f744:	e003      	b.n	800f74e <SwitchClass+0x18a>
            break;
 800f746:	bf00      	nop
 800f748:	e002      	b.n	800f750 <SwitchClass+0x18c>
            break;
 800f74a:	bf00      	nop
 800f74c:	e000      	b.n	800f750 <SwitchClass+0x18c>
            break;
 800f74e:	bf00      	nop
        }
    }

    return status;
 800f750:	7bfb      	ldrb	r3, [r7, #15]
}
 800f752:	4618      	mov	r0, r3
 800f754:	3710      	adds	r7, #16
 800f756:	46bd      	mov	sp, r7
 800f758:	bdb0      	pop	{r4, r5, r7, pc}
 800f75a:	bf00      	nop
 800f75c:	20000e14 	.word	0x20000e14
 800f760:	200008f4 	.word	0x200008f4
 800f764:	0801f51c 	.word	0x0801f51c

0800f768 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 800f768:	b580      	push	{r7, lr}
 800f76a:	b086      	sub	sp, #24
 800f76c:	af00      	add	r7, sp, #0
 800f76e:	4603      	mov	r3, r0
 800f770:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800f772:	4b10      	ldr	r3, [pc, #64]	@ (800f7b4 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800f774:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800f778:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 800f77a:	79fb      	ldrb	r3, [r7, #7]
 800f77c:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 800f77e:	230d      	movs	r3, #13
 800f780:	743b      	strb	r3, [r7, #16]
    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800f782:	4b0c      	ldr	r3, [pc, #48]	@ (800f7b4 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800f784:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d001      	beq.n	800f790 <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800f78c:	230e      	movs	r3, #14
 800f78e:	743b      	strb	r3, [r7, #16]
    }
    /* ST_WORKAROUND_END */
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800f790:	4b08      	ldr	r3, [pc, #32]	@ (800f7b4 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800f792:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800f796:	f107 0210 	add.w	r2, r7, #16
 800f79a:	4611      	mov	r1, r2
 800f79c:	4618      	mov	r0, r3
 800f79e:	f005 f9bb 	bl	8014b18 <RegionGetPhyParam>
 800f7a2:	4603      	mov	r3, r0
 800f7a4:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	b2db      	uxtb	r3, r3
}
 800f7aa:	4618      	mov	r0, r3
 800f7ac:	3718      	adds	r7, #24
 800f7ae:	46bd      	mov	sp, r7
 800f7b0:	bd80      	pop	{r7, pc}
 800f7b2:	bf00      	nop
 800f7b4:	20000e14 	.word	0x20000e14

0800f7b8 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 800f7b8:	b580      	push	{r7, lr}
 800f7ba:	b084      	sub	sp, #16
 800f7bc:	af00      	add	r7, sp, #0
 800f7be:	4603      	mov	r3, r0
 800f7c0:	71fb      	strb	r3, [r7, #7]
 800f7c2:	460b      	mov	r3, r1
 800f7c4:	71bb      	strb	r3, [r7, #6]
 800f7c6:	4613      	mov	r3, r2
 800f7c8:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 800f7ce:	2300      	movs	r3, #0
 800f7d0:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800f7d2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800f7d6:	4618      	mov	r0, r3
 800f7d8:	f7ff ffc6 	bl	800f768 <GetMaxAppPayloadWithoutFOptsLength>
 800f7dc:	4603      	mov	r3, r0
 800f7de:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 800f7e0:	79fb      	ldrb	r3, [r7, #7]
 800f7e2:	b29a      	uxth	r2, r3
 800f7e4:	797b      	ldrb	r3, [r7, #5]
 800f7e6:	b29b      	uxth	r3, r3
 800f7e8:	4413      	add	r3, r2
 800f7ea:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 800f7ec:	89ba      	ldrh	r2, [r7, #12]
 800f7ee:	89fb      	ldrh	r3, [r7, #14]
 800f7f0:	429a      	cmp	r2, r3
 800f7f2:	d804      	bhi.n	800f7fe <ValidatePayloadLength+0x46>
 800f7f4:	89bb      	ldrh	r3, [r7, #12]
 800f7f6:	2bff      	cmp	r3, #255	@ 0xff
 800f7f8:	d801      	bhi.n	800f7fe <ValidatePayloadLength+0x46>
    {
        return true;
 800f7fa:	2301      	movs	r3, #1
 800f7fc:	e000      	b.n	800f800 <ValidatePayloadLength+0x48>
    }
    return false;
 800f7fe:	2300      	movs	r3, #0
}
 800f800:	4618      	mov	r0, r3
 800f802:	3710      	adds	r7, #16
 800f804:	46bd      	mov	sp, r7
 800f806:	bd80      	pop	{r7, pc}

0800f808 <ProcessMacCommands>:
}
*/
/*ST_WORKAROUND_END */

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 800f808:	b590      	push	{r4, r7, lr}
 800f80a:	b0a5      	sub	sp, #148	@ 0x94
 800f80c:	af02      	add	r7, sp, #8
 800f80e:	6078      	str	r0, [r7, #4]
 800f810:	4608      	mov	r0, r1
 800f812:	4611      	mov	r1, r2
 800f814:	461a      	mov	r2, r3
 800f816:	4603      	mov	r3, r0
 800f818:	70fb      	strb	r3, [r7, #3]
 800f81a:	460b      	mov	r3, r1
 800f81c:	70bb      	strb	r3, [r7, #2]
 800f81e:	4613      	mov	r3, r2
 800f820:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 800f822:	2300      	movs	r3, #0
 800f824:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    bool adrBlockFound = false;
 800f828:	2300      	movs	r3, #0
 800f82a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800f82e:	2300      	movs	r3, #0
 800f830:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( ( rxSlot != RX_SLOT_WIN_1 ) && ( rxSlot != RX_SLOT_WIN_2 ) )
 800f834:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 800f838:	2b00      	cmp	r3, #0
 800f83a:	f000 84b9 	beq.w	80101b0 <ProcessMacCommands+0x9a8>
 800f83e:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 800f842:	2b01      	cmp	r3, #1
 800f844:	f040 84ba 	bne.w	80101bc <ProcessMacCommands+0x9b4>
        // Do only parse MAC commands for Class A RX windows
        return;
    }
#endif /* LORAMAC_VERSION */

    while( macIndex < commandsSize )
 800f848:	f000 bcb2 	b.w	80101b0 <ProcessMacCommands+0x9a8>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 800f84c:	78fb      	ldrb	r3, [r7, #3]
 800f84e:	687a      	ldr	r2, [r7, #4]
 800f850:	4413      	add	r3, r2
 800f852:	781b      	ldrb	r3, [r3, #0]
 800f854:	4618      	mov	r0, r3
 800f856:	f003 fd41 	bl	80132dc <LoRaMacCommandsGetCmdSize>
 800f85a:	4603      	mov	r3, r0
 800f85c:	461a      	mov	r2, r3
 800f85e:	78fb      	ldrb	r3, [r7, #3]
 800f860:	441a      	add	r2, r3
 800f862:	78bb      	ldrb	r3, [r7, #2]
 800f864:	429a      	cmp	r2, r3
 800f866:	f300 84ab 	bgt.w	80101c0 <ProcessMacCommands+0x9b8>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 800f86a:	78fb      	ldrb	r3, [r7, #3]
 800f86c:	1c5a      	adds	r2, r3, #1
 800f86e:	70fa      	strb	r2, [r7, #3]
 800f870:	461a      	mov	r2, r3
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	4413      	add	r3, r2
 800f876:	781b      	ldrb	r3, [r3, #0]
 800f878:	3b02      	subs	r3, #2
 800f87a:	2b11      	cmp	r3, #17
 800f87c:	f200 84a2 	bhi.w	80101c4 <ProcessMacCommands+0x9bc>
 800f880:	a201      	add	r2, pc, #4	@ (adr r2, 800f888 <ProcessMacCommands+0x80>)
 800f882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f886:	bf00      	nop
 800f888:	0800f8d1 	.word	0x0800f8d1
 800f88c:	0800f913 	.word	0x0800f913
 800f890:	0800fa8f 	.word	0x0800fa8f
 800f894:	0800facd 	.word	0x0800facd
 800f898:	0800fbc5 	.word	0x0800fbc5
 800f89c:	0800fc15 	.word	0x0800fc15
 800f8a0:	0800fcd1 	.word	0x0800fcd1
 800f8a4:	0800fd27 	.word	0x0800fd27
 800f8a8:	0800fe0b 	.word	0x0800fe0b
 800f8ac:	080101c5 	.word	0x080101c5
 800f8b0:	080101c5 	.word	0x080101c5
 800f8b4:	0800feb5 	.word	0x0800feb5
 800f8b8:	080101c5 	.word	0x080101c5
 800f8bc:	080101c5 	.word	0x080101c5
 800f8c0:	0800ffd5 	.word	0x0800ffd5
 800f8c4:	08010009 	.word	0x08010009
 800f8c8:	08010099 	.word	0x08010099
 800f8cc:	08010111 	.word	0x08010111
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 800f8d0:	2004      	movs	r0, #4
 800f8d2:	f003 fedb 	bl	801368c <LoRaMacConfirmQueueIsCmdActive>
 800f8d6:	4603      	mov	r3, r0
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	f000 845c 	beq.w	8010196 <ProcessMacCommands+0x98e>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 800f8de:	2104      	movs	r1, #4
 800f8e0:	2000      	movs	r0, #0
 800f8e2:	f003 fe47 	bl	8013574 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 800f8e6:	78fb      	ldrb	r3, [r7, #3]
 800f8e8:	1c5a      	adds	r2, r3, #1
 800f8ea:	70fa      	strb	r2, [r7, #3]
 800f8ec:	461a      	mov	r2, r3
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	4413      	add	r3, r2
 800f8f2:	781a      	ldrb	r2, [r3, #0]
 800f8f4:	4bb0      	ldr	r3, [pc, #704]	@ (800fbb8 <ProcessMacCommands+0x3b0>)
 800f8f6:	f883 2460 	strb.w	r2, [r3, #1120]	@ 0x460
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 800f8fa:	78fb      	ldrb	r3, [r7, #3]
 800f8fc:	1c5a      	adds	r2, r3, #1
 800f8fe:	70fa      	strb	r2, [r7, #3]
 800f900:	461a      	mov	r2, r3
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	4413      	add	r3, r2
 800f906:	781a      	ldrb	r2, [r3, #0]
 800f908:	4bab      	ldr	r3, [pc, #684]	@ (800fbb8 <ProcessMacCommands+0x3b0>)
 800f90a:	f883 2461 	strb.w	r2, [r3, #1121]	@ 0x461
                }
                break;
 800f90e:	f000 bc42 	b.w	8010196 <ProcessMacCommands+0x98e>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 800f912:	2300      	movs	r3, #0
 800f914:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 800f918:	2300      	movs	r3, #0
 800f91a:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                uint8_t linkAdrNbRep = 0;
 800f91e:	2300      	movs	r3, #0
 800f920:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 800f924:	2300      	movs	r3, #0
 800f926:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
                }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                if( adrBlockFound == false )
 800f92a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800f92e:	f083 0301 	eor.w	r3, r3, #1
 800f932:	b2db      	uxtb	r3, r3
 800f934:	2b00      	cmp	r3, #0
 800f936:	f000 80a6 	beq.w	800fa86 <ProcessMacCommands+0x27e>
                {
                    adrBlockFound = true;
 800f93a:	2301      	movs	r3, #1
 800f93c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

                    do
                    {
                        // Fill parameter structure
                        linkAdrReq.Payload = &payload[macIndex - 1];
 800f940:	78fb      	ldrb	r3, [r7, #3]
 800f942:	3b01      	subs	r3, #1
 800f944:	687a      	ldr	r2, [r7, #4]
 800f946:	4413      	add	r3, r2
 800f948:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 800f94a:	4b9c      	ldr	r3, [pc, #624]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800f94c:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 800f950:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
                        linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800f954:	4b99      	ldr	r3, [pc, #612]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800f956:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800f95a:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
                        linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 800f95e:	4b97      	ldr	r3, [pc, #604]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800f960:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 800f964:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                        linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 800f968:	4b94      	ldr	r3, [pc, #592]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800f96a:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 800f96e:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                        linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 800f972:	4b92      	ldr	r3, [pc, #584]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800f974:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 800f978:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
                        linkAdrReq.Version = Nvm.MacGroup2.Version;
 800f97c:	4b8f      	ldr	r3, [pc, #572]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800f97e:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
 800f982:	65bb      	str	r3, [r7, #88]	@ 0x58

                        // There is a fundamental difference in reporting the status
                        // of the LinkAdrRequests when ADR is on or off. When ADR is on, every
                        // LinkAdrAns contains the same value. This does not hold when ADR is off,
                        // where every LinkAdrAns requires an individual status.
                        if( Nvm.MacGroup2.AdrCtrlOn == true )
 800f984:	4b8d      	ldr	r3, [pc, #564]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800f986:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d008      	beq.n	800f9a0 <ProcessMacCommands+0x198>
                        {
                            // When ADR is on, the function RegionLinkAdrReq will take care
                            // about the parsing and interpretation of the LinkAdrRequest block and
                            // it provides one status which shall be applied to every LinkAdrAns
                            linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 800f98e:	78ba      	ldrb	r2, [r7, #2]
 800f990:	78fb      	ldrb	r3, [r7, #3]
 800f992:	1ad3      	subs	r3, r2, r3
 800f994:	b2db      	uxtb	r3, r3
 800f996:	3301      	adds	r3, #1
 800f998:	b2db      	uxtb	r3, r3
 800f99a:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
 800f99e:	e002      	b.n	800f9a6 <ProcessMacCommands+0x19e>
                            // When ADR is off, this function will loop over the individual LinkAdrRequests
                            // and will call RegionLinkAdrReq for each individually, as every request
                            // requires an individual answer.
                            // When ADR is off, the function RegionLinkAdrReq ignores the new values for
                            // ChannelsDatarate, ChannelsTxPower and ChannelsNbTrans.
                            linkAdrReq.PayloadSize = 5;
 800f9a0:	2305      	movs	r3, #5
 800f9a2:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
                        }

                        // Process the ADR requests
                        status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 800f9a6:	4b85      	ldr	r3, [pc, #532]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800f9a8:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
 800f9ac:	f107 0456 	add.w	r4, r7, #86	@ 0x56
 800f9b0:	f107 0257 	add.w	r2, r7, #87	@ 0x57
 800f9b4:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 800f9b8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800f9bc:	9301      	str	r3, [sp, #4]
 800f9be:	f107 0355 	add.w	r3, r7, #85	@ 0x55
 800f9c2:	9300      	str	r3, [sp, #0]
 800f9c4:	4623      	mov	r3, r4
 800f9c6:	f005 f964 	bl	8014c92 <RegionLinkAdrReq>
 800f9ca:	4603      	mov	r3, r0
 800f9cc:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                                                &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                        if( ( status & 0x07 ) == 0x07 )
 800f9d0:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800f9d4:	f003 0307 	and.w	r3, r3, #7
 800f9d8:	2b07      	cmp	r3, #7
 800f9da:	d119      	bne.n	800fa10 <ProcessMacCommands+0x208>
                        {
                            // Set the status that the datarate has been increased
                            if( linkAdrDatarate > Nvm.MacGroup1.ChannelsDatarate )
 800f9dc:	4b77      	ldr	r3, [pc, #476]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800f9de:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 800f9e2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800f9e6:	429a      	cmp	r2, r3
 800f9e8:	da03      	bge.n	800f9f2 <ProcessMacCommands+0x1ea>
                            {
                                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = true;
 800f9ea:	4b74      	ldr	r3, [pc, #464]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800f9ec:	2201      	movs	r2, #1
 800f9ee:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
                            }
                            Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 800f9f2:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 800f9f6:	4b71      	ldr	r3, [pc, #452]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800f9f8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                            Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 800f9fc:	f997 2056 	ldrsb.w	r2, [r7, #86]	@ 0x56
 800fa00:	4b6e      	ldr	r3, [pc, #440]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800fa02:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
                            Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 800fa06:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 800fa0a:	4b6c      	ldr	r3, [pc, #432]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800fa0c:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
                        }

                        // Add the answers to the buffer
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800fa10:	2300      	movs	r3, #0
 800fa12:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 800fa16:	e00b      	b.n	800fa30 <ProcessMacCommands+0x228>
                        {
                            LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 800fa18:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 800fa1c:	2201      	movs	r2, #1
 800fa1e:	4619      	mov	r1, r3
 800fa20:	2003      	movs	r0, #3
 800fa22:	f003 fb0b 	bl	801303c <LoRaMacCommandsAddCmd>
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800fa26:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800fa2a:	3301      	adds	r3, #1
 800fa2c:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 800fa30:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800fa34:	4a62      	ldr	r2, [pc, #392]	@ (800fbc0 <ProcessMacCommands+0x3b8>)
 800fa36:	fba2 2303 	umull	r2, r3, r2, r3
 800fa3a:	089b      	lsrs	r3, r3, #2
 800fa3c:	b2db      	uxtb	r3, r3
 800fa3e:	f897 2086 	ldrb.w	r2, [r7, #134]	@ 0x86
 800fa42:	429a      	cmp	r2, r3
 800fa44:	d3e8      	bcc.n	800fa18 <ProcessMacCommands+0x210>
                        }
                        // Update MAC index
                        macIndex += linkAdrNbBytesParsed - 1;
 800fa46:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800fa4a:	78fb      	ldrb	r3, [r7, #3]
 800fa4c:	4413      	add	r3, r2
 800fa4e:	b2db      	uxtb	r3, r3
 800fa50:	3b01      	subs	r3, #1
 800fa52:	70fb      	strb	r3, [r7, #3]

                        // Check to prevent invalid access
                        if( macIndex >= commandsSize )
 800fa54:	78fa      	ldrb	r2, [r7, #3]
 800fa56:	78bb      	ldrb	r3, [r7, #2]
 800fa58:	429a      	cmp	r2, r3
 800fa5a:	d20a      	bcs.n	800fa72 <ProcessMacCommands+0x26a>
                            break;

                    } while( payload[macIndex++] == SRV_MAC_LINK_ADR_REQ );
 800fa5c:	78fb      	ldrb	r3, [r7, #3]
 800fa5e:	1c5a      	adds	r2, r3, #1
 800fa60:	70fa      	strb	r2, [r7, #3]
 800fa62:	461a      	mov	r2, r3
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	4413      	add	r3, r2
 800fa68:	781b      	ldrb	r3, [r3, #0]
 800fa6a:	2b03      	cmp	r3, #3
 800fa6c:	f43f af68 	beq.w	800f940 <ProcessMacCommands+0x138>
 800fa70:	e000      	b.n	800fa74 <ProcessMacCommands+0x26c>
                            break;
 800fa72:	bf00      	nop

                    if( macIndex < commandsSize )
 800fa74:	78fa      	ldrb	r2, [r7, #3]
 800fa76:	78bb      	ldrb	r3, [r7, #2]
 800fa78:	429a      	cmp	r2, r3
 800fa7a:	f080 838e 	bcs.w	801019a <ProcessMacCommands+0x992>
                    {
                        // Decrease the index such that it points to the next MAC command
                        macIndex--;
 800fa7e:	78fb      	ldrb	r3, [r7, #3]
 800fa80:	3b01      	subs	r3, #1
 800fa82:	70fb      	strb	r3, [r7, #3]
                {
                    // Increase the index by the MAC command size (without command)
                    macIndex += 4;
                }
#endif /* LORAMAC_VERSION */
                break;
 800fa84:	e389      	b.n	801019a <ProcessMacCommands+0x992>
                    macIndex += 4;
 800fa86:	78fb      	ldrb	r3, [r7, #3]
 800fa88:	3304      	adds	r3, #4
 800fa8a:	70fb      	strb	r3, [r7, #3]
                break;
 800fa8c:	e385      	b.n	801019a <ProcessMacCommands+0x992>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 800fa8e:	78fb      	ldrb	r3, [r7, #3]
 800fa90:	1c5a      	adds	r2, r3, #1
 800fa92:	70fa      	strb	r2, [r7, #3]
 800fa94:	461a      	mov	r2, r3
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	4413      	add	r3, r2
 800fa9a:	781b      	ldrb	r3, [r3, #0]
 800fa9c:	f003 030f 	and.w	r3, r3, #15
 800faa0:	b2da      	uxtb	r2, r3
 800faa2:	4b46      	ldr	r3, [pc, #280]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800faa4:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 800faa8:	4b44      	ldr	r3, [pc, #272]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800faaa:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 800faae:	461a      	mov	r2, r3
 800fab0:	2301      	movs	r3, #1
 800fab2:	4093      	lsls	r3, r2
 800fab4:	b29a      	uxth	r2, r3
 800fab6:	4b41      	ldr	r3, [pc, #260]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800fab8:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 800fabc:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800fac0:	2200      	movs	r2, #0
 800fac2:	4619      	mov	r1, r3
 800fac4:	2004      	movs	r0, #4
 800fac6:	f003 fab9 	bl	801303c <LoRaMacCommandsAddCmd>
                break;
 800faca:	e371      	b.n	80101b0 <ProcessMacCommands+0x9a8>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 800facc:	2307      	movs	r3, #7
 800face:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 800fad2:	78fb      	ldrb	r3, [r7, #3]
 800fad4:	687a      	ldr	r2, [r7, #4]
 800fad6:	4413      	add	r3, r2
 800fad8:	781b      	ldrb	r3, [r3, #0]
 800fada:	091b      	lsrs	r3, r3, #4
 800fadc:	b2db      	uxtb	r3, r3
 800fade:	b25b      	sxtb	r3, r3
 800fae0:	f003 0307 	and.w	r3, r3, #7
 800fae4:	b25b      	sxtb	r3, r3
 800fae6:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 800faea:	78fb      	ldrb	r3, [r7, #3]
 800faec:	687a      	ldr	r2, [r7, #4]
 800faee:	4413      	add	r3, r2
 800faf0:	781b      	ldrb	r3, [r3, #0]
 800faf2:	b25b      	sxtb	r3, r3
 800faf4:	f003 030f 	and.w	r3, r3, #15
 800faf8:	b25b      	sxtb	r3, r3
 800fafa:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                macIndex++;
 800fafe:	78fb      	ldrb	r3, [r7, #3]
 800fb00:	3301      	adds	r3, #1
 800fb02:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 800fb04:	78fb      	ldrb	r3, [r7, #3]
 800fb06:	1c5a      	adds	r2, r3, #1
 800fb08:	70fa      	strb	r2, [r7, #3]
 800fb0a:	461a      	mov	r2, r3
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	4413      	add	r3, r2
 800fb10:	781b      	ldrb	r3, [r3, #0]
 800fb12:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800fb14:	78fb      	ldrb	r3, [r7, #3]
 800fb16:	1c5a      	adds	r2, r3, #1
 800fb18:	70fa      	strb	r2, [r7, #3]
 800fb1a:	461a      	mov	r2, r3
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	4413      	add	r3, r2
 800fb20:	781b      	ldrb	r3, [r3, #0]
 800fb22:	021a      	lsls	r2, r3, #8
 800fb24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fb26:	4313      	orrs	r3, r2
 800fb28:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800fb2a:	78fb      	ldrb	r3, [r7, #3]
 800fb2c:	1c5a      	adds	r2, r3, #1
 800fb2e:	70fa      	strb	r2, [r7, #3]
 800fb30:	461a      	mov	r2, r3
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	4413      	add	r3, r2
 800fb36:	781b      	ldrb	r3, [r3, #0]
 800fb38:	041a      	lsls	r2, r3, #16
 800fb3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fb3c:	4313      	orrs	r3, r2
 800fb3e:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency *= 100;
 800fb40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fb42:	2264      	movs	r2, #100	@ 0x64
 800fb44:	fb02 f303 	mul.w	r3, r2, r3
 800fb48:	653b      	str	r3, [r7, #80]	@ 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 800fb4a:	4b1c      	ldr	r3, [pc, #112]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800fb4c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fb50:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 800fb54:	4611      	mov	r1, r2
 800fb56:	4618      	mov	r0, r3
 800fb58:	f005 f8b5 	bl	8014cc6 <RegionRxParamSetupReq>
 800fb5c:	4603      	mov	r3, r0
 800fb5e:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( status & 0x07 ) == 0x07 )
 800fb62:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800fb66:	f003 0307 	and.w	r3, r3, #7
 800fb6a:	2b07      	cmp	r3, #7
 800fb6c:	d117      	bne.n	800fb9e <ProcessMacCommands+0x396>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 800fb6e:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 800fb72:	b2da      	uxtb	r2, r3
 800fb74:	4b11      	ldr	r3, [pc, #68]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800fb76:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 800fb7a:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 800fb7e:	b2da      	uxtb	r2, r3
 800fb80:	4b0e      	ldr	r3, [pc, #56]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800fb82:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 800fb86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fb88:	4a0c      	ldr	r2, [pc, #48]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800fb8a:	6653      	str	r3, [r2, #100]	@ 0x64
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 800fb8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fb8e:	4a0b      	ldr	r2, [pc, #44]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800fb90:	66d3      	str	r3, [r2, #108]	@ 0x6c
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 800fb92:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 800fb96:	b2da      	uxtb	r2, r3
 800fb98:	4b08      	ldr	r3, [pc, #32]	@ (800fbbc <ProcessMacCommands+0x3b4>)
 800fb9a:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
                }
                macCmdPayload[0] = status;
 800fb9e:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800fba2:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 800fba6:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800fbaa:	2201      	movs	r2, #1
 800fbac:	4619      	mov	r1, r3
 800fbae:	2005      	movs	r0, #5
 800fbb0:	f003 fa44 	bl	801303c <LoRaMacCommandsAddCmd>
                /*ST_WORKAROUND_BEGIN: remove unnecessary mlme operation to prevent uplinks burst */
                // Setup indication to inform the application
                /* SetMlmeScheduleUplinkIndication( ); */
                /*ST_WORKAROUND_END */
                break;
 800fbb4:	e2fc      	b.n	80101b0 <ProcessMacCommands+0x9a8>
 800fbb6:	bf00      	nop
 800fbb8:	200008f4 	.word	0x200008f4
 800fbbc:	20000e14 	.word	0x20000e14
 800fbc0:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 800fbc4:	23ff      	movs	r3, #255	@ 0xff
 800fbc6:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 800fbca:	4bb7      	ldr	r3, [pc, #732]	@ (800fea8 <ProcessMacCommands+0x6a0>)
 800fbcc:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	d00d      	beq.n	800fbf0 <ProcessMacCommands+0x3e8>
 800fbd4:	4bb4      	ldr	r3, [pc, #720]	@ (800fea8 <ProcessMacCommands+0x6a0>)
 800fbd6:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800fbda:	681b      	ldr	r3, [r3, #0]
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d007      	beq.n	800fbf0 <ProcessMacCommands+0x3e8>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 800fbe0:	4bb1      	ldr	r3, [pc, #708]	@ (800fea8 <ProcessMacCommands+0x6a0>)
 800fbe2:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 800fbe6:	681b      	ldr	r3, [r3, #0]
 800fbe8:	4798      	blx	r3
 800fbea:	4603      	mov	r3, r0
 800fbec:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                }
                macCmdPayload[0] = batteryLevel;
 800fbf0:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800fbf4:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 800fbf8:	787b      	ldrb	r3, [r7, #1]
 800fbfa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800fbfe:	b2db      	uxtb	r3, r3
 800fc00:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 800fc04:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800fc08:	2202      	movs	r2, #2
 800fc0a:	4619      	mov	r1, r3
 800fc0c:	2006      	movs	r0, #6
 800fc0e:	f003 fa15 	bl	801303c <LoRaMacCommandsAddCmd>
                break;
 800fc12:	e2cd      	b.n	80101b0 <ProcessMacCommands+0x9a8>
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 800fc14:	2303      	movs	r3, #3
 800fc16:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 800fc1a:	78fb      	ldrb	r3, [r7, #3]
 800fc1c:	1c5a      	adds	r2, r3, #1
 800fc1e:	70fa      	strb	r2, [r7, #3]
 800fc20:	461a      	mov	r2, r3
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	4413      	add	r3, r2
 800fc26:	781b      	ldrb	r3, [r3, #0]
 800fc28:	b25b      	sxtb	r3, r3
 800fc2a:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
                newChannelReq.NewChannel = &chParam;
 800fc2e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800fc32:	647b      	str	r3, [r7, #68]	@ 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 800fc34:	78fb      	ldrb	r3, [r7, #3]
 800fc36:	1c5a      	adds	r2, r3, #1
 800fc38:	70fa      	strb	r2, [r7, #3]
 800fc3a:	461a      	mov	r2, r3
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	4413      	add	r3, r2
 800fc40:	781b      	ldrb	r3, [r3, #0]
 800fc42:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800fc44:	78fb      	ldrb	r3, [r7, #3]
 800fc46:	1c5a      	adds	r2, r3, #1
 800fc48:	70fa      	strb	r2, [r7, #3]
 800fc4a:	461a      	mov	r2, r3
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	4413      	add	r3, r2
 800fc50:	781b      	ldrb	r3, [r3, #0]
 800fc52:	021a      	lsls	r2, r3, #8
 800fc54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc56:	4313      	orrs	r3, r2
 800fc58:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800fc5a:	78fb      	ldrb	r3, [r7, #3]
 800fc5c:	1c5a      	adds	r2, r3, #1
 800fc5e:	70fa      	strb	r2, [r7, #3]
 800fc60:	461a      	mov	r2, r3
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	4413      	add	r3, r2
 800fc66:	781b      	ldrb	r3, [r3, #0]
 800fc68:	041a      	lsls	r2, r3, #16
 800fc6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc6c:	4313      	orrs	r3, r2
 800fc6e:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency *= 100;
 800fc70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc72:	2264      	movs	r2, #100	@ 0x64
 800fc74:	fb02 f303 	mul.w	r3, r2, r3
 800fc78:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Rx1Frequency = 0;
 800fc7a:	2300      	movs	r3, #0
 800fc7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 800fc7e:	78fb      	ldrb	r3, [r7, #3]
 800fc80:	1c5a      	adds	r2, r3, #1
 800fc82:	70fa      	strb	r2, [r7, #3]
 800fc84:	461a      	mov	r2, r3
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	4413      	add	r3, r2
 800fc8a:	781b      	ldrb	r3, [r3, #0]
 800fc8c:	b25b      	sxtb	r3, r3
 800fc8e:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 800fc92:	4b86      	ldr	r3, [pc, #536]	@ (800feac <ProcessMacCommands+0x6a4>)
 800fc94:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fc98:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 800fc9c:	4611      	mov	r1, r2
 800fc9e:	4618      	mov	r0, r3
 800fca0:	f005 f824 	bl	8014cec <RegionNewChannelReq>
 800fca4:	4603      	mov	r3, r0
 800fca6:	b2db      	uxtb	r3, r3
 800fca8:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 800fcac:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800fcb0:	b25b      	sxtb	r3, r3
 800fcb2:	2b00      	cmp	r3, #0
 800fcb4:	f2c0 8273 	blt.w	801019e <ProcessMacCommands+0x996>
                {
                    macCmdPayload[0] = status;
 800fcb8:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800fcbc:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 800fcc0:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800fcc4:	2201      	movs	r2, #1
 800fcc6:	4619      	mov	r1, r3
 800fcc8:	2007      	movs	r0, #7
 800fcca:	f003 f9b7 	bl	801303c <LoRaMacCommandsAddCmd>
                }
                break;
 800fcce:	e266      	b.n	801019e <ProcessMacCommands+0x996>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 800fcd0:	78fb      	ldrb	r3, [r7, #3]
 800fcd2:	1c5a      	adds	r2, r3, #1
 800fcd4:	70fa      	strb	r2, [r7, #3]
 800fcd6:	461a      	mov	r2, r3
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	4413      	add	r3, r2
 800fcdc:	781b      	ldrb	r3, [r3, #0]
 800fcde:	f003 030f 	and.w	r3, r3, #15
 800fce2:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84

                if( delay == 0 )
 800fce6:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	d104      	bne.n	800fcf8 <ProcessMacCommands+0x4f0>
                {
                    delay++;
 800fcee:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800fcf2:	3301      	adds	r3, #1
 800fcf4:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 800fcf8:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800fcfc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800fd00:	fb02 f303 	mul.w	r3, r2, r3
 800fd04:	461a      	mov	r2, r3
 800fd06:	4b69      	ldr	r3, [pc, #420]	@ (800feac <ProcessMacCommands+0x6a4>)
 800fd08:	651a      	str	r2, [r3, #80]	@ 0x50
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800fd0a:	4b68      	ldr	r3, [pc, #416]	@ (800feac <ProcessMacCommands+0x6a4>)
 800fd0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fd0e:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800fd12:	4a66      	ldr	r2, [pc, #408]	@ (800feac <ProcessMacCommands+0x6a4>)
 800fd14:	6553      	str	r3, [r2, #84]	@ 0x54
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 800fd16:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800fd1a:	2200      	movs	r2, #0
 800fd1c:	4619      	mov	r1, r3
 800fd1e:	2008      	movs	r0, #8
 800fd20:	f003 f98c 	bl	801303c <LoRaMacCommandsAddCmd>
                /*ST_WORKAROUND_BEGIN: remove unnecessary mlme operation to prevent uplinks burst */
                // Setup indication to inform the application
                /* SetMlmeScheduleUplinkIndication( ); */
                /*ST_WORKAROUND_END */
                break;
 800fd24:	e244      	b.n	80101b0 <ProcessMacCommands+0x9a8>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 800fd26:	78fb      	ldrb	r3, [r7, #3]
 800fd28:	1c5a      	adds	r2, r3, #1
 800fd2a:	70fa      	strb	r2, [r7, #3]
 800fd2c:	461a      	mov	r2, r3
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	4413      	add	r3, r2
 800fd32:	781b      	ldrb	r3, [r3, #0]
 800fd34:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 800fd38:	2300      	movs	r3, #0
 800fd3a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 800fd3e:	2300      	movs	r3, #0
 800fd40:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 800fd44:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 800fd48:	f003 0320 	and.w	r3, r3, #32
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	d002      	beq.n	800fd56 <ProcessMacCommands+0x54e>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 800fd50:	2301      	movs	r3, #1
 800fd52:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 800fd56:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 800fd5a:	f003 0310 	and.w	r3, r3, #16
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d002      	beq.n	800fd68 <ProcessMacCommands+0x560>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 800fd62:	2301      	movs	r3, #1
 800fd64:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 800fd68:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 800fd6c:	f003 030f 	and.w	r3, r3, #15
 800fd70:	b2db      	uxtb	r3, r3
 800fd72:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 800fd76:	4b4d      	ldr	r3, [pc, #308]	@ (800feac <ProcessMacCommands+0x6a4>)
 800fd78:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fd7c:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800fd80:	4611      	mov	r1, r2
 800fd82:	4618      	mov	r0, r3
 800fd84:	f004 ffc5 	bl	8014d12 <RegionTxParamSetupReq>
 800fd88:	4603      	mov	r3, r0
 800fd8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd8e:	f000 8208 	beq.w	80101a2 <ProcessMacCommands+0x99a>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 800fd92:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 800fd96:	4b45      	ldr	r3, [pc, #276]	@ (800feac <ProcessMacCommands+0x6a4>)
 800fd98:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 800fd9c:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800fda0:	4b42      	ldr	r3, [pc, #264]	@ (800feac <ProcessMacCommands+0x6a4>)
 800fda2:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 800fda6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800fdaa:	461a      	mov	r2, r3
 800fdac:	4b40      	ldr	r3, [pc, #256]	@ (800feb0 <ProcessMacCommands+0x6a8>)
 800fdae:	5c9b      	ldrb	r3, [r3, r2]
 800fdb0:	4618      	mov	r0, r3
 800fdb2:	f7f0 ff87 	bl	8000cc4 <__aeabi_ui2f>
 800fdb6:	4603      	mov	r3, r0
 800fdb8:	4a3c      	ldr	r2, [pc, #240]	@ (800feac <ProcessMacCommands+0x6a4>)
 800fdba:	6793      	str	r3, [r2, #120]	@ 0x78
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 800fdbc:	2302      	movs	r3, #2
 800fdbe:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800fdc2:	4b3a      	ldr	r3, [pc, #232]	@ (800feac <ProcessMacCommands+0x6a4>)
 800fdc4:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800fdc8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800fdcc:	4b37      	ldr	r3, [pc, #220]	@ (800feac <ProcessMacCommands+0x6a4>)
 800fdce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fdd2:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800fdd6:	4611      	mov	r1, r2
 800fdd8:	4618      	mov	r0, r3
 800fdda:	f004 fe9d 	bl	8014b18 <RegionGetPhyParam>
 800fdde:	4603      	mov	r3, r0
 800fde0:	62bb      	str	r3, [r7, #40]	@ 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 800fde2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fde4:	b25a      	sxtb	r2, r3
 800fde6:	4b31      	ldr	r3, [pc, #196]	@ (800feac <ProcessMacCommands+0x6a4>)
 800fde8:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 800fdec:	4293      	cmp	r3, r2
 800fdee:	bfb8      	it	lt
 800fdf0:	4613      	movlt	r3, r2
 800fdf2:	b25a      	sxtb	r2, r3
 800fdf4:	4b2d      	ldr	r3, [pc, #180]	@ (800feac <ProcessMacCommands+0x6a4>)
 800fdf6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 800fdfa:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800fdfe:	2200      	movs	r2, #0
 800fe00:	4619      	mov	r1, r3
 800fe02:	2009      	movs	r0, #9
 800fe04:	f003 f91a 	bl	801303c <LoRaMacCommandsAddCmd>
                }
                break;
 800fe08:	e1cb      	b.n	80101a2 <ProcessMacCommands+0x99a>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 800fe0a:	2303      	movs	r3, #3
 800fe0c:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 800fe10:	78fb      	ldrb	r3, [r7, #3]
 800fe12:	1c5a      	adds	r2, r3, #1
 800fe14:	70fa      	strb	r2, [r7, #3]
 800fe16:	461a      	mov	r2, r3
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	4413      	add	r3, r2
 800fe1c:	781b      	ldrb	r3, [r3, #0]
 800fe1e:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 800fe22:	78fb      	ldrb	r3, [r7, #3]
 800fe24:	1c5a      	adds	r2, r3, #1
 800fe26:	70fa      	strb	r2, [r7, #3]
 800fe28:	461a      	mov	r2, r3
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	4413      	add	r3, r2
 800fe2e:	781b      	ldrb	r3, [r3, #0]
 800fe30:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800fe32:	78fb      	ldrb	r3, [r7, #3]
 800fe34:	1c5a      	adds	r2, r3, #1
 800fe36:	70fa      	strb	r2, [r7, #3]
 800fe38:	461a      	mov	r2, r3
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	4413      	add	r3, r2
 800fe3e:	781b      	ldrb	r3, [r3, #0]
 800fe40:	021a      	lsls	r2, r3, #8
 800fe42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe44:	4313      	orrs	r3, r2
 800fe46:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800fe48:	78fb      	ldrb	r3, [r7, #3]
 800fe4a:	1c5a      	adds	r2, r3, #1
 800fe4c:	70fa      	strb	r2, [r7, #3]
 800fe4e:	461a      	mov	r2, r3
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	4413      	add	r3, r2
 800fe54:	781b      	ldrb	r3, [r3, #0]
 800fe56:	041a      	lsls	r2, r3, #16
 800fe58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe5a:	4313      	orrs	r3, r2
 800fe5c:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency *= 100;
 800fe5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe60:	2264      	movs	r2, #100	@ 0x64
 800fe62:	fb02 f303 	mul.w	r3, r2, r3
 800fe66:	627b      	str	r3, [r7, #36]	@ 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 800fe68:	4b10      	ldr	r3, [pc, #64]	@ (800feac <ProcessMacCommands+0x6a4>)
 800fe6a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800fe6e:	f107 0220 	add.w	r2, r7, #32
 800fe72:	4611      	mov	r1, r2
 800fe74:	4618      	mov	r0, r3
 800fe76:	f004 ff5f 	bl	8014d38 <RegionDlChannelReq>
 800fe7a:	4603      	mov	r3, r0
 800fe7c:	b2db      	uxtb	r3, r3
 800fe7e:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 800fe82:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800fe86:	b25b      	sxtb	r3, r3
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	f2c0 818c 	blt.w	80101a6 <ProcessMacCommands+0x99e>
                {
                    macCmdPayload[0] = status;
 800fe8e:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800fe92:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 800fe96:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800fe9a:	2201      	movs	r2, #1
 800fe9c:	4619      	mov	r1, r3
 800fe9e:	200a      	movs	r0, #10
 800fea0:	f003 f8cc 	bl	801303c <LoRaMacCommandsAddCmd>
                    /*ST_WORKAROUND_BEGIN: remove unnecessary mlme operation to prevent uplinks burst */
                    // Setup indication to inform the application
                    /* SetMlmeScheduleUplinkIndication( ); */
                    /*ST_WORKAROUND_END */
                }
                break;
 800fea4:	e17f      	b.n	80101a6 <ProcessMacCommands+0x99e>
 800fea6:	bf00      	nop
 800fea8:	200008f4 	.word	0x200008f4
 800feac:	20000e14 	.word	0x20000e14
 800feb0:	0801f44c 	.word	0x0801f44c
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                // The mote time can be updated only when the time is received in classA
                // receive windows only.
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 800feb4:	2009      	movs	r0, #9
 800feb6:	f003 fbe9 	bl	801368c <LoRaMacConfirmQueueIsCmdActive>
 800feba:	4603      	mov	r3, r0
 800febc:	2b00      	cmp	r3, #0
 800febe:	f000 8084 	beq.w	800ffca <ProcessMacCommands+0x7c2>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 800fec2:	2109      	movs	r1, #9
 800fec4:	2000      	movs	r0, #0
 800fec6:	f003 fb55 	bl	8013574 <LoRaMacConfirmQueueSetStatus>

                    SysTime_t gpsEpochTime = { 0 };
 800feca:	f107 0318 	add.w	r3, r7, #24
 800fece:	2200      	movs	r2, #0
 800fed0:	601a      	str	r2, [r3, #0]
 800fed2:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 800fed4:	f107 0310 	add.w	r3, r7, #16
 800fed8:	2200      	movs	r2, #0
 800feda:	601a      	str	r2, [r3, #0]
 800fedc:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 800fede:	f107 0308 	add.w	r3, r7, #8
 800fee2:	2200      	movs	r2, #0
 800fee4:	601a      	str	r2, [r3, #0]
 800fee6:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 800fee8:	78fb      	ldrb	r3, [r7, #3]
 800feea:	1c5a      	adds	r2, r3, #1
 800feec:	70fa      	strb	r2, [r7, #3]
 800feee:	461a      	mov	r2, r3
 800fef0:	687b      	ldr	r3, [r7, #4]
 800fef2:	4413      	add	r3, r2
 800fef4:	781b      	ldrb	r3, [r3, #0]
 800fef6:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 800fef8:	78fb      	ldrb	r3, [r7, #3]
 800fefa:	1c5a      	adds	r2, r3, #1
 800fefc:	70fa      	strb	r2, [r7, #3]
 800fefe:	461a      	mov	r2, r3
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	4413      	add	r3, r2
 800ff04:	781b      	ldrb	r3, [r3, #0]
 800ff06:	021a      	lsls	r2, r3, #8
 800ff08:	69bb      	ldr	r3, [r7, #24]
 800ff0a:	4313      	orrs	r3, r2
 800ff0c:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 800ff0e:	78fb      	ldrb	r3, [r7, #3]
 800ff10:	1c5a      	adds	r2, r3, #1
 800ff12:	70fa      	strb	r2, [r7, #3]
 800ff14:	461a      	mov	r2, r3
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	4413      	add	r3, r2
 800ff1a:	781b      	ldrb	r3, [r3, #0]
 800ff1c:	041a      	lsls	r2, r3, #16
 800ff1e:	69bb      	ldr	r3, [r7, #24]
 800ff20:	4313      	orrs	r3, r2
 800ff22:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 800ff24:	78fb      	ldrb	r3, [r7, #3]
 800ff26:	1c5a      	adds	r2, r3, #1
 800ff28:	70fa      	strb	r2, [r7, #3]
 800ff2a:	461a      	mov	r2, r3
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	4413      	add	r3, r2
 800ff30:	781b      	ldrb	r3, [r3, #0]
 800ff32:	061a      	lsls	r2, r3, #24
 800ff34:	69bb      	ldr	r3, [r7, #24]
 800ff36:	4313      	orrs	r3, r2
 800ff38:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 800ff3a:	78fb      	ldrb	r3, [r7, #3]
 800ff3c:	1c5a      	adds	r2, r3, #1
 800ff3e:	70fa      	strb	r2, [r7, #3]
 800ff40:	461a      	mov	r2, r3
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	4413      	add	r3, r2
 800ff46:	781b      	ldrb	r3, [r3, #0]
 800ff48:	b21b      	sxth	r3, r3
 800ff4a:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 800ff4c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800ff50:	461a      	mov	r2, r3
 800ff52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800ff56:	fb02 f303 	mul.w	r3, r2, r3
 800ff5a:	121b      	asrs	r3, r3, #8
 800ff5c:	b21b      	sxth	r3, r3
 800ff5e:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 800ff60:	f107 0310 	add.w	r3, r7, #16
 800ff64:	f107 0218 	add.w	r2, r7, #24
 800ff68:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ff6c:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epoch offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 800ff70:	693a      	ldr	r2, [r7, #16]
 800ff72:	4b96      	ldr	r3, [pc, #600]	@ (80101cc <ProcessMacCommands+0x9c4>)
 800ff74:	4413      	add	r3, r2
 800ff76:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 800ff78:	f107 0308 	add.w	r3, r7, #8
 800ff7c:	4618      	mov	r0, r3
 800ff7e:	f00a fc53 	bl	801a828 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 800ff82:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 800ff86:	4b92      	ldr	r3, [pc, #584]	@ (80101d0 <ProcessMacCommands+0x9c8>)
 800ff88:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 800ff8c:	9200      	str	r2, [sp, #0]
 800ff8e:	f8d3 3338 	ldr.w	r3, [r3, #824]	@ 0x338
 800ff92:	f107 0210 	add.w	r2, r7, #16
 800ff96:	ca06      	ldmia	r2, {r1, r2}
 800ff98:	f00a fbdf 	bl	801a75a <SysTimeSub>
 800ff9c:	f107 0010 	add.w	r0, r7, #16
 800ffa0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ffa2:	9300      	str	r3, [sp, #0]
 800ffa4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ffa6:	f107 0208 	add.w	r2, r7, #8
 800ffaa:	ca06      	ldmia	r2, {r1, r2}
 800ffac:	f00a fb9c 	bl	801a6e8 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 800ffb0:	f107 0310 	add.w	r3, r7, #16
 800ffb4:	e893 0003 	ldmia.w	r3, {r0, r1}
 800ffb8:	f00a fc08 	bl	801a7cc <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 800ffbc:	f002 fee8 	bl	8012d90 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 800ffc0:	4b83      	ldr	r3, [pc, #524]	@ (80101d0 <ProcessMacCommands+0x9c8>)
 800ffc2:	2201      	movs	r2, #1
 800ffc4:	f883 243c 	strb.w	r2, [r3, #1084]	@ 0x43c
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                    // In case of other receive windows the Device Time Answer is not received.
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
#endif /* LORAMAC_VERSION */
                }
                break;
 800ffc8:	e0f2      	b.n	80101b0 <ProcessMacCommands+0x9a8>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800ffca:	4b81      	ldr	r3, [pc, #516]	@ (80101d0 <ProcessMacCommands+0x9c8>)
 800ffcc:	2200      	movs	r2, #0
 800ffce:	f883 243c 	strb.w	r2, [r3, #1084]	@ 0x43c
                break;
 800ffd2:	e0ed      	b.n	80101b0 <ProcessMacCommands+0x9a8>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 800ffd4:	200c      	movs	r0, #12
 800ffd6:	f003 fb59 	bl	801368c <LoRaMacConfirmQueueIsCmdActive>
 800ffda:	4603      	mov	r3, r0
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	f000 80e4 	beq.w	80101aa <ProcessMacCommands+0x9a2>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 800ffe2:	210c      	movs	r1, #12
 800ffe4:	2000      	movs	r0, #0
 800ffe6:	f003 fac5 	bl	8013574 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 800ffea:	4b79      	ldr	r3, [pc, #484]	@ (80101d0 <ProcessMacCommands+0x9c8>)
 800ffec:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800fff0:	2b04      	cmp	r3, #4
 800fff2:	f000 80da 	beq.w	80101aa <ProcessMacCommands+0x9a2>
 800fff6:	4b76      	ldr	r3, [pc, #472]	@ (80101d0 <ProcessMacCommands+0x9c8>)
 800fff8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800fffc:	2b05      	cmp	r3, #5
 800fffe:	f000 80d4 	beq.w	80101aa <ProcessMacCommands+0x9a2>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 8010002:	f002 fea6 	bl	8012d52 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 8010006:	e0d0      	b.n	80101aa <ProcessMacCommands+0x9a2>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 8010008:	2303      	movs	r3, #3
 801000a:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                uint32_t frequency = 0;
 801000e:	2300      	movs	r3, #0
 8010010:	67bb      	str	r3, [r7, #120]	@ 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 8010012:	78fb      	ldrb	r3, [r7, #3]
 8010014:	1c5a      	adds	r2, r3, #1
 8010016:	70fa      	strb	r2, [r7, #3]
 8010018:	461a      	mov	r2, r3
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	4413      	add	r3, r2
 801001e:	781b      	ldrb	r3, [r3, #0]
 8010020:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8010022:	78fb      	ldrb	r3, [r7, #3]
 8010024:	1c5a      	adds	r2, r3, #1
 8010026:	70fa      	strb	r2, [r7, #3]
 8010028:	461a      	mov	r2, r3
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	4413      	add	r3, r2
 801002e:	781b      	ldrb	r3, [r3, #0]
 8010030:	021b      	lsls	r3, r3, #8
 8010032:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8010034:	4313      	orrs	r3, r2
 8010036:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8010038:	78fb      	ldrb	r3, [r7, #3]
 801003a:	1c5a      	adds	r2, r3, #1
 801003c:	70fa      	strb	r2, [r7, #3]
 801003e:	461a      	mov	r2, r3
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	4413      	add	r3, r2
 8010044:	781b      	ldrb	r3, [r3, #0]
 8010046:	041b      	lsls	r3, r3, #16
 8010048:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801004a:	4313      	orrs	r3, r2
 801004c:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency *= 100;
 801004e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010050:	2264      	movs	r2, #100	@ 0x64
 8010052:	fb02 f303 	mul.w	r3, r2, r3
 8010056:	67bb      	str	r3, [r7, #120]	@ 0x78
                datarate = payload[macIndex++] & 0x0F;
 8010058:	78fb      	ldrb	r3, [r7, #3]
 801005a:	1c5a      	adds	r2, r3, #1
 801005c:	70fa      	strb	r2, [r7, #3]
 801005e:	461a      	mov	r2, r3
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	4413      	add	r3, r2
 8010064:	781b      	ldrb	r3, [r3, #0]
 8010066:	f003 030f 	and.w	r3, r3, #15
 801006a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 801006e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8010072:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8010074:	4618      	mov	r0, r3
 8010076:	f002 fe72 	bl	8012d5e <LoRaMacClassBPingSlotChannelReq>
 801007a:	4603      	mov	r3, r0
 801007c:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                macCmdPayload[0] = status;
 8010080:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8010084:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_CHANNEL_ANS, macCmdPayload, 1 );
 8010088:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 801008c:	2201      	movs	r2, #1
 801008e:	4619      	mov	r1, r3
 8010090:	2011      	movs	r0, #17
 8010092:	f002 ffd3 	bl	801303c <LoRaMacCommandsAddCmd>
                /*ST_WORKAROUND_BEGIN: remove unnecessary mlme operation to prevent uplinks burst */
                // Setup indication to inform the application
                /* SetMlmeScheduleUplinkIndication( ); */
                /*ST_WORKAROUND_END */
#endif /* LORAMAC_VERSION */
                break;
 8010096:	e08b      	b.n	80101b0 <ProcessMacCommands+0x9a8>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8010098:	200d      	movs	r0, #13
 801009a:	f003 faf7 	bl	801368c <LoRaMacConfirmQueueIsCmdActive>
 801009e:	4603      	mov	r3, r0
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	f000 8084 	beq.w	80101ae <ProcessMacCommands+0x9a6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 80100a6:	210d      	movs	r1, #13
 80100a8:	2000      	movs	r0, #0
 80100aa:	f003 fa63 	bl	8013574 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 80100ae:	2300      	movs	r3, #0
 80100b0:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    uint8_t beaconTimingChannel = 0;
 80100b4:	2300      	movs	r3, #0
 80100b6:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 80100ba:	78fb      	ldrb	r3, [r7, #3]
 80100bc:	1c5a      	adds	r2, r3, #1
 80100be:	70fa      	strb	r2, [r7, #3]
 80100c0:	461a      	mov	r2, r3
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	4413      	add	r3, r2
 80100c6:	781b      	ldrb	r3, [r3, #0]
 80100c8:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 80100cc:	78fb      	ldrb	r3, [r7, #3]
 80100ce:	1c5a      	adds	r2, r3, #1
 80100d0:	70fa      	strb	r2, [r7, #3]
 80100d2:	461a      	mov	r2, r3
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	4413      	add	r3, r2
 80100d8:	781b      	ldrb	r3, [r3, #0]
 80100da:	021b      	lsls	r3, r3, #8
 80100dc:	b21a      	sxth	r2, r3
 80100de:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 80100e2:	4313      	orrs	r3, r2
 80100e4:	b21b      	sxth	r3, r3
 80100e6:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingChannel = payload[macIndex++];
 80100ea:	78fb      	ldrb	r3, [r7, #3]
 80100ec:	1c5a      	adds	r2, r3, #1
 80100ee:	70fa      	strb	r2, [r7, #3]
 80100f0:	461a      	mov	r2, r3
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	4413      	add	r3, r2
 80100f6:	781b      	ldrb	r3, [r3, #0]
 80100f8:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 80100fc:	4b35      	ldr	r3, [pc, #212]	@ (80101d4 <ProcessMacCommands+0x9cc>)
 80100fe:	681a      	ldr	r2, [r3, #0]
 8010100:	f897 107d 	ldrb.w	r1, [r7, #125]	@ 0x7d
 8010104:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8010108:	4618      	mov	r0, r3
 801010a:	f002 fe34 	bl	8012d76 <LoRaMacClassBBeaconTimingAns>
                }
                break;
 801010e:	e04e      	b.n	80101ae <ProcessMacCommands+0x9a6>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 8010110:	2300      	movs	r3, #0
 8010112:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 8010116:	78fb      	ldrb	r3, [r7, #3]
 8010118:	1c5a      	adds	r2, r3, #1
 801011a:	70fa      	strb	r2, [r7, #3]
 801011c:	461a      	mov	r2, r3
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	4413      	add	r3, r2
 8010122:	781b      	ldrb	r3, [r3, #0]
 8010124:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8010128:	78fb      	ldrb	r3, [r7, #3]
 801012a:	1c5a      	adds	r2, r3, #1
 801012c:	70fa      	strb	r2, [r7, #3]
 801012e:	461a      	mov	r2, r3
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	4413      	add	r3, r2
 8010134:	781b      	ldrb	r3, [r3, #0]
 8010136:	021b      	lsls	r3, r3, #8
 8010138:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801013c:	4313      	orrs	r3, r2
 801013e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8010142:	78fb      	ldrb	r3, [r7, #3]
 8010144:	1c5a      	adds	r2, r3, #1
 8010146:	70fa      	strb	r2, [r7, #3]
 8010148:	461a      	mov	r2, r3
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	4413      	add	r3, r2
 801014e:	781b      	ldrb	r3, [r3, #0]
 8010150:	041b      	lsls	r3, r3, #16
 8010152:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8010156:	4313      	orrs	r3, r2
 8010158:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency *= 100;
 801015c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010160:	2264      	movs	r2, #100	@ 0x64
 8010162:	fb02 f303 	mul.w	r3, r2, r3
 8010166:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 801016a:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 801016e:	f002 fe15 	bl	8012d9c <LoRaMacClassBBeaconFreqReq>
 8010172:	4603      	mov	r3, r0
 8010174:	2b00      	cmp	r3, #0
 8010176:	d003      	beq.n	8010180 <ProcessMacCommands+0x978>
                    {
                        macCmdPayload[0] = 1;
 8010178:	2301      	movs	r3, #1
 801017a:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
 801017e:	e002      	b.n	8010186 <ProcessMacCommands+0x97e>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 8010180:	2300      	movs	r3, #0
 8010182:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8010186:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 801018a:	2201      	movs	r2, #1
 801018c:	4619      	mov	r1, r3
 801018e:	2013      	movs	r0, #19
 8010190:	f002 ff54 	bl	801303c <LoRaMacCommandsAddCmd>
                }
                break;
 8010194:	e00c      	b.n	80101b0 <ProcessMacCommands+0x9a8>
                break;
 8010196:	bf00      	nop
 8010198:	e00a      	b.n	80101b0 <ProcessMacCommands+0x9a8>
                break;
 801019a:	bf00      	nop
 801019c:	e008      	b.n	80101b0 <ProcessMacCommands+0x9a8>
                break;
 801019e:	bf00      	nop
 80101a0:	e006      	b.n	80101b0 <ProcessMacCommands+0x9a8>
                break;
 80101a2:	bf00      	nop
 80101a4:	e004      	b.n	80101b0 <ProcessMacCommands+0x9a8>
                break;
 80101a6:	bf00      	nop
 80101a8:	e002      	b.n	80101b0 <ProcessMacCommands+0x9a8>
                break;
 80101aa:	bf00      	nop
 80101ac:	e000      	b.n	80101b0 <ProcessMacCommands+0x9a8>
                break;
 80101ae:	bf00      	nop
    while( macIndex < commandsSize )
 80101b0:	78fa      	ldrb	r2, [r7, #3]
 80101b2:	78bb      	ldrb	r3, [r7, #2]
 80101b4:	429a      	cmp	r2, r3
 80101b6:	f4ff ab49 	bcc.w	800f84c <ProcessMacCommands+0x44>
 80101ba:	e004      	b.n	80101c6 <ProcessMacCommands+0x9be>
        return;
 80101bc:	bf00      	nop
 80101be:	e002      	b.n	80101c6 <ProcessMacCommands+0x9be>
            return;
 80101c0:	bf00      	nop
 80101c2:	e000      	b.n	80101c6 <ProcessMacCommands+0x9be>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 80101c4:	bf00      	nop
        }
    }
}
 80101c6:	378c      	adds	r7, #140	@ 0x8c
 80101c8:	46bd      	mov	sp, r7
 80101ca:	bd90      	pop	{r4, r7, pc}
 80101cc:	12d53d80 	.word	0x12d53d80
 80101d0:	200008f4 	.word	0x200008f4
 80101d4:	200019a4 	.word	0x200019a4

080101d8 <Send>:

/* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 80101d8:	b580      	push	{r7, lr}
 80101da:	b08e      	sub	sp, #56	@ 0x38
 80101dc:	af02      	add	r7, sp, #8
 80101de:	60f8      	str	r0, [r7, #12]
 80101e0:	607a      	str	r2, [r7, #4]
 80101e2:	461a      	mov	r2, r3
 80101e4:	460b      	mov	r3, r1
 80101e6:	72fb      	strb	r3, [r7, #11]
 80101e8:	4613      	mov	r3, r2
 80101ea:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80101ec:	2303      	movs	r3, #3
 80101ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 80101f2:	4b66      	ldr	r3, [pc, #408]	@ (801038c <Send+0x1b4>)
 80101f4:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80101f8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 80101fc:	4b63      	ldr	r3, [pc, #396]	@ (801038c <Send+0x1b4>)
 80101fe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8010202:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8010206:	4b61      	ldr	r3, [pc, #388]	@ (801038c <Send+0x1b4>)
 8010208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801020a:	62bb      	str	r3, [r7, #40]	@ 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 801020c:	4b5f      	ldr	r3, [pc, #380]	@ (801038c <Send+0x1b4>)
 801020e:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8010212:	2b00      	cmp	r3, #0
 8010214:	d101      	bne.n	801021a <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 8010216:	2307      	movs	r3, #7
 8010218:	e0b4      	b.n	8010384 <Send+0x1ac>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 801021a:	4b5c      	ldr	r3, [pc, #368]	@ (801038c <Send+0x1b4>)
 801021c:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8010220:	2b00      	cmp	r3, #0
 8010222:	d102      	bne.n	801022a <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 8010224:	4b59      	ldr	r3, [pc, #356]	@ (801038c <Send+0x1b4>)
 8010226:	2200      	movs	r2, #0
 8010228:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    fCtrl.Value = 0;
 801022a:	2300      	movs	r3, #0
 801022c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 8010230:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010234:	f023 030f 	bic.w	r3, r3, #15
 8010238:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 801023c:	4b53      	ldr	r3, [pc, #332]	@ (801038c <Send+0x1b4>)
 801023e:	f893 2106 	ldrb.w	r2, [r3, #262]	@ 0x106
 8010242:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010246:	f362 13c7 	bfi	r3, r2, #7, #1
 801024a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801024e:	4b4f      	ldr	r3, [pc, #316]	@ (801038c <Send+0x1b4>)
 8010250:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8010254:	2b01      	cmp	r3, #1
 8010256:	d106      	bne.n	8010266 <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 8010258:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801025c:	f043 0310 	orr.w	r3, r3, #16
 8010260:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8010264:	e005      	b.n	8010272 <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 8010266:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801026a:	f023 0310 	bic.w	r3, r3, #16
 801026e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 8010272:	4b46      	ldr	r3, [pc, #280]	@ (801038c <Send+0x1b4>)
 8010274:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8010278:	2b00      	cmp	r3, #0
 801027a:	d005      	beq.n	8010288 <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 801027c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010280:	f043 0320 	orr.w	r3, r3, #32
 8010284:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    adrNext.Region = Nvm.MacGroup2.Region;

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
                                               &Nvm.MacGroup1.ChannelsTxPower, &adrAckCounter );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    adrNext.UpdateChanMask = true;
 8010288:	2301      	movs	r3, #1
 801028a:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 801028c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010290:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8010294:	b2db      	uxtb	r3, r3
 8010296:	2b00      	cmp	r3, #0
 8010298:	bf14      	ite	ne
 801029a:	2301      	movne	r3, #1
 801029c:	2300      	moveq	r3, #0
 801029e:	b2db      	uxtb	r3, r3
 80102a0:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 80102a2:	4b3a      	ldr	r3, [pc, #232]	@ (801038c <Send+0x1b4>)
 80102a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102a6:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 80102a8:	4b39      	ldr	r3, [pc, #228]	@ (8010390 <Send+0x1b8>)
 80102aa:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80102ae:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 80102b0:	4b37      	ldr	r3, [pc, #220]	@ (8010390 <Send+0x1b8>)
 80102b2:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 80102b6:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80102b8:	4b34      	ldr	r3, [pc, #208]	@ (801038c <Send+0x1b4>)
 80102ba:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80102be:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 80102c2:	4b32      	ldr	r3, [pc, #200]	@ (801038c <Send+0x1b4>)
 80102c4:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80102c8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    adrNext.NbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 80102cc:	4b2f      	ldr	r3, [pc, #188]	@ (801038c <Send+0x1b4>)
 80102ce:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 80102d2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    adrNext.UplinkDwellTime =  Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80102d6:	4b2d      	ldr	r3, [pc, #180]	@ (801038c <Send+0x1b4>)
 80102d8:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80102dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 80102e0:	4b2a      	ldr	r3, [pc, #168]	@ (801038c <Send+0x1b4>)
 80102e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80102e6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 80102ea:	f107 0014 	add.w	r0, r7, #20
 80102ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80102f2:	9300      	str	r3, [sp, #0]
 80102f4:	4b27      	ldr	r3, [pc, #156]	@ (8010394 <Send+0x1bc>)
 80102f6:	4a28      	ldr	r2, [pc, #160]	@ (8010398 <Send+0x1c0>)
 80102f8:	4928      	ldr	r1, [pc, #160]	@ (801039c <Send+0x1c4>)
 80102fa:	f002 fbc9 	bl	8012a90 <LoRaMacAdrCalcNext>
 80102fe:	4603      	mov	r3, r0
 8010300:	461a      	mov	r2, r3
 8010302:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010306:	f362 1386 	bfi	r3, r2, #6, #1
 801030a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower,
                                               &Nvm.MacGroup2.MacParams.ChannelsNbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 801030e:	7afa      	ldrb	r2, [r7, #11]
 8010310:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8010314:	893b      	ldrh	r3, [r7, #8]
 8010316:	9300      	str	r3, [sp, #0]
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	68f8      	ldr	r0, [r7, #12]
 801031c:	f000 fc42 	bl	8010ba4 <PrepareFrame>
 8010320:	4603      	mov	r3, r0
 8010322:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 8010326:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801032a:	2b00      	cmp	r3, #0
 801032c:	d003      	beq.n	8010336 <Send+0x15e>
 801032e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010332:	2b0a      	cmp	r3, #10
 8010334:	d107      	bne.n	8010346 <Send+0x16e>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx ); /* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
 8010336:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 801033a:	4618      	mov	r0, r3
 801033c:	f000 f96e 	bl	801061c <ScheduleTx>
 8010340:	4603      	mov	r3, r0
 8010342:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 8010346:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801034a:	2b00      	cmp	r3, #0
 801034c:	d00a      	beq.n	8010364 <Send+0x18c>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 801034e:	4a0f      	ldr	r2, [pc, #60]	@ (801038c <Send+0x1b4>)
 8010350:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010354:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 8010358:	4a0c      	ldr	r2, [pc, #48]	@ (801038c <Send+0x1b4>)
 801035a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 801035e:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
 8010362:	e00d      	b.n	8010380 <Send+0x1a8>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 8010364:	4b09      	ldr	r3, [pc, #36]	@ (801038c <Send+0x1b4>)
 8010366:	2200      	movs	r2, #0
 8010368:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 801036c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801036e:	4a07      	ldr	r2, [pc, #28]	@ (801038c <Send+0x1b4>)
 8010370:	6293      	str	r3, [r2, #40]	@ 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 8010372:	f002 fedb 	bl	801312c <LoRaMacCommandsRemoveNoneStickyCmds>
 8010376:	4603      	mov	r3, r0
 8010378:	2b00      	cmp	r3, #0
 801037a:	d001      	beq.n	8010380 <Send+0x1a8>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801037c:	2313      	movs	r3, #19
 801037e:	e001      	b.n	8010384 <Send+0x1ac>
        }
    }
    return status;
 8010380:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8010384:	4618      	mov	r0, r3
 8010386:	3730      	adds	r7, #48	@ 0x30
 8010388:	46bd      	mov	sp, r7
 801038a:	bd80      	pop	{r7, pc}
 801038c:	20000e14 	.word	0x20000e14
 8010390:	200008f4 	.word	0x200008f4
 8010394:	20000e74 	.word	0x20000e74
 8010398:	20000e4c 	.word	0x20000e4c
 801039c:	20000e4d 	.word	0x20000e4d

080103a0 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 80103a0:	b580      	push	{r7, lr}
 80103a2:	b084      	sub	sp, #16
 80103a4:	af00      	add	r7, sp, #0
 80103a6:	4603      	mov	r3, r0
 80103a8:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80103aa:	2300      	movs	r3, #0
 80103ac:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 80103ae:	2300      	movs	r3, #0
 80103b0:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 80103b2:	2301      	movs	r3, #1
 80103b4:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 80103b6:	79fb      	ldrb	r3, [r7, #7]
 80103b8:	2bff      	cmp	r3, #255	@ 0xff
 80103ba:	d129      	bne.n	8010410 <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 80103bc:	2000      	movs	r0, #0
 80103be:	f7ff f901 	bl	800f5c4 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 80103c2:	4b1a      	ldr	r3, [pc, #104]	@ (801042c <SendReJoinReq+0x8c>)
 80103c4:	2200      	movs	r2, #0
 80103c6:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 80103ca:	4b18      	ldr	r3, [pc, #96]	@ (801042c <SendReJoinReq+0x8c>)
 80103cc:	4a18      	ldr	r2, [pc, #96]	@ (8010430 <SendReJoinReq+0x90>)
 80103ce:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 80103d2:	4b16      	ldr	r3, [pc, #88]	@ (801042c <SendReJoinReq+0x8c>)
 80103d4:	22ff      	movs	r2, #255	@ 0xff
 80103d6:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 80103da:	7b3b      	ldrb	r3, [r7, #12]
 80103dc:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80103e0:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 80103e2:	7b3a      	ldrb	r2, [r7, #12]
 80103e4:	4b11      	ldr	r3, [pc, #68]	@ (801042c <SendReJoinReq+0x8c>)
 80103e6:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 80103ea:	f7fc f869 	bl	800c4c0 <SecureElementGetJoinEui>
 80103ee:	4603      	mov	r3, r0
 80103f0:	2208      	movs	r2, #8
 80103f2:	4619      	mov	r1, r3
 80103f4:	480f      	ldr	r0, [pc, #60]	@ (8010434 <SendReJoinReq+0x94>)
 80103f6:	f006 fe30 	bl	801705a <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 80103fa:	f7fc f83f 	bl	800c47c <SecureElementGetDevEui>
 80103fe:	4603      	mov	r3, r0
 8010400:	2208      	movs	r2, #8
 8010402:	4619      	mov	r1, r3
 8010404:	480c      	ldr	r0, [pc, #48]	@ (8010438 <SendReJoinReq+0x98>)
 8010406:	f006 fe28 	bl	801705a <memcpy1>

            allowDelayedTx = false;
 801040a:	2300      	movs	r3, #0
 801040c:	73fb      	strb	r3, [r7, #15]

            break;
 801040e:	e002      	b.n	8010416 <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010410:	2302      	movs	r3, #2
 8010412:	73bb      	strb	r3, [r7, #14]
            break;
 8010414:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 8010416:	7bfb      	ldrb	r3, [r7, #15]
 8010418:	4618      	mov	r0, r3
 801041a:	f000 f8ff 	bl	801061c <ScheduleTx>
 801041e:	4603      	mov	r3, r0
 8010420:	73bb      	strb	r3, [r7, #14]
    return status;
 8010422:	7bbb      	ldrb	r3, [r7, #14]
}
 8010424:	4618      	mov	r0, r3
 8010426:	3710      	adds	r7, #16
 8010428:	46bd      	mov	sp, r7
 801042a:	bd80      	pop	{r7, pc}
 801042c:	200008f4 	.word	0x200008f4
 8010430:	200008f6 	.word	0x200008f6
 8010434:	20000a02 	.word	0x20000a02
 8010438:	20000a0a 	.word	0x20000a0a

0801043c <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 801043c:	b580      	push	{r7, lr}
 801043e:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8010440:	f002 fc36 	bl	8012cb0 <LoRaMacClassBIsBeaconExpected>
 8010444:	4603      	mov	r3, r0
 8010446:	2b00      	cmp	r3, #0
 8010448:	d001      	beq.n	801044e <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 801044a:	230e      	movs	r3, #14
 801044c:	e013      	b.n	8010476 <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801044e:	4b0b      	ldr	r3, [pc, #44]	@ (801047c <CheckForClassBCollision+0x40>)
 8010450:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8010454:	2b01      	cmp	r3, #1
 8010456:	d10d      	bne.n	8010474 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8010458:	f002 fc31 	bl	8012cbe <LoRaMacClassBIsPingExpected>
 801045c:	4603      	mov	r3, r0
 801045e:	2b00      	cmp	r3, #0
 8010460:	d001      	beq.n	8010466 <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8010462:	230f      	movs	r3, #15
 8010464:	e007      	b.n	8010476 <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8010466:	f002 fc31 	bl	8012ccc <LoRaMacClassBIsMulticastExpected>
 801046a:	4603      	mov	r3, r0
 801046c:	2b00      	cmp	r3, #0
 801046e:	d001      	beq.n	8010474 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8010470:	230f      	movs	r3, #15
 8010472:	e000      	b.n	8010476 <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 8010474:	2300      	movs	r3, #0
}
 8010476:	4618      	mov	r0, r3
 8010478:	bd80      	pop	{r7, pc}
 801047a:	bf00      	nop
 801047c:	20000e14 	.word	0x20000e14

08010480 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 8010480:	b590      	push	{r4, r7, lr}
 8010482:	b083      	sub	sp, #12
 8010484:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010486:	4b2d      	ldr	r3, [pc, #180]	@ (801053c <ComputeRxWindowParameters+0xbc>)
 8010488:	f893 4040 	ldrb.w	r4, [r3, #64]	@ 0x40
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 801048c:	4b2b      	ldr	r3, [pc, #172]	@ (801053c <ComputeRxWindowParameters+0xbc>)
 801048e:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
 8010492:	4b2a      	ldr	r3, [pc, #168]	@ (801053c <ComputeRxWindowParameters+0xbc>)
 8010494:	f893 1075 	ldrb.w	r1, [r3, #117]	@ 0x75
 8010498:	4b28      	ldr	r3, [pc, #160]	@ (801053c <ComputeRxWindowParameters+0xbc>)
 801049a:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 801049e:	4b27      	ldr	r3, [pc, #156]	@ (801053c <ComputeRxWindowParameters+0xbc>)
 80104a0:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 80104a4:	b25b      	sxtb	r3, r3
 80104a6:	f004 fc8c 	bl	8014dc2 <RegionApplyDrOffset>
 80104aa:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80104ac:	b259      	sxtb	r1, r3
 80104ae:	4b23      	ldr	r3, [pc, #140]	@ (801053c <ComputeRxWindowParameters+0xbc>)
 80104b0:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 80104b4:	4b21      	ldr	r3, [pc, #132]	@ (801053c <ComputeRxWindowParameters+0xbc>)
 80104b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80104b8:	4821      	ldr	r0, [pc, #132]	@ (8010540 <ComputeRxWindowParameters+0xc0>)
 80104ba:	9000      	str	r0, [sp, #0]
 80104bc:	4620      	mov	r0, r4
 80104be:	f004 fba2 	bl	8014c06 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80104c2:	4b1e      	ldr	r3, [pc, #120]	@ (801053c <ComputeRxWindowParameters+0xbc>)
 80104c4:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 80104c8:	4b1c      	ldr	r3, [pc, #112]	@ (801053c <ComputeRxWindowParameters+0xbc>)
 80104ca:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80104ce:	b259      	sxtb	r1, r3
 80104d0:	4b1a      	ldr	r3, [pc, #104]	@ (801053c <ComputeRxWindowParameters+0xbc>)
 80104d2:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 80104d6:	4b19      	ldr	r3, [pc, #100]	@ (801053c <ComputeRxWindowParameters+0xbc>)
 80104d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80104da:	4c1a      	ldr	r4, [pc, #104]	@ (8010544 <ComputeRxWindowParameters+0xc4>)
 80104dc:	9400      	str	r4, [sp, #0]
 80104de:	f004 fb92 	bl	8014c06 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 80104e2:	4b16      	ldr	r3, [pc, #88]	@ (801053c <ComputeRxWindowParameters+0xbc>)
 80104e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80104e6:	4a18      	ldr	r2, [pc, #96]	@ (8010548 <ComputeRxWindowParameters+0xc8>)
 80104e8:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 80104ec:	4413      	add	r3, r2
 80104ee:	4a16      	ldr	r2, [pc, #88]	@ (8010548 <ComputeRxWindowParameters+0xc8>)
 80104f0:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 80104f4:	4b11      	ldr	r3, [pc, #68]	@ (801053c <ComputeRxWindowParameters+0xbc>)
 80104f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80104f8:	4a13      	ldr	r2, [pc, #76]	@ (8010548 <ComputeRxWindowParameters+0xc8>)
 80104fa:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 80104fe:	4413      	add	r3, r2
 8010500:	4a11      	ldr	r2, [pc, #68]	@ (8010548 <ComputeRxWindowParameters+0xc8>)
 8010502:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4

    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8010506:	4b0d      	ldr	r3, [pc, #52]	@ (801053c <ComputeRxWindowParameters+0xbc>)
 8010508:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 801050c:	2b00      	cmp	r3, #0
 801050e:	d111      	bne.n	8010534 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8010510:	4b0a      	ldr	r3, [pc, #40]	@ (801053c <ComputeRxWindowParameters+0xbc>)
 8010512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010514:	4a0c      	ldr	r2, [pc, #48]	@ (8010548 <ComputeRxWindowParameters+0xc8>)
 8010516:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 801051a:	4413      	add	r3, r2
 801051c:	4a0a      	ldr	r2, [pc, #40]	@ (8010548 <ComputeRxWindowParameters+0xc8>)
 801051e:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8010522:	4b06      	ldr	r3, [pc, #24]	@ (801053c <ComputeRxWindowParameters+0xbc>)
 8010524:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010526:	4a08      	ldr	r2, [pc, #32]	@ (8010548 <ComputeRxWindowParameters+0xc8>)
 8010528:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 801052c:	4413      	add	r3, r2
 801052e:	4a06      	ldr	r2, [pc, #24]	@ (8010548 <ComputeRxWindowParameters+0xc8>)
 8010530:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4
    }
}
 8010534:	bf00      	nop
 8010536:	3704      	adds	r7, #4
 8010538:	46bd      	mov	sp, r7
 801053a:	bd90      	pop	{r4, r7, pc}
 801053c:	20000e14 	.word	0x20000e14
 8010540:	20000cac 	.word	0x20000cac
 8010544:	20000cc4 	.word	0x20000cc4
 8010548:	200008f4 	.word	0x200008f4

0801054c <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 801054c:	b580      	push	{r7, lr}
 801054e:	b082      	sub	sp, #8
 8010550:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 8010552:	2300      	movs	r3, #0
 8010554:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 8010556:	4b13      	ldr	r3, [pc, #76]	@ (80105a4 <VerifyTxFrame+0x58>)
 8010558:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 801055c:	2b00      	cmp	r3, #0
 801055e:	d01b      	beq.n	8010598 <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8010560:	1d3b      	adds	r3, r7, #4
 8010562:	4618      	mov	r0, r3
 8010564:	f002 fe28 	bl	80131b8 <LoRaMacCommandsGetSizeSerializedCmds>
 8010568:	4603      	mov	r3, r0
 801056a:	2b00      	cmp	r3, #0
 801056c:	d001      	beq.n	8010572 <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801056e:	2313      	movs	r3, #19
 8010570:	e013      	b.n	801059a <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 8010572:	4b0d      	ldr	r3, [pc, #52]	@ (80105a8 <VerifyTxFrame+0x5c>)
 8010574:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8010578:	4a0a      	ldr	r2, [pc, #40]	@ (80105a4 <VerifyTxFrame+0x58>)
 801057a:	f992 1039 	ldrsb.w	r1, [r2, #57]	@ 0x39
 801057e:	687a      	ldr	r2, [r7, #4]
 8010580:	b2d2      	uxtb	r2, r2
 8010582:	4618      	mov	r0, r3
 8010584:	f7ff f918 	bl	800f7b8 <ValidatePayloadLength>
 8010588:	4603      	mov	r3, r0
 801058a:	f083 0301 	eor.w	r3, r3, #1
 801058e:	b2db      	uxtb	r3, r3
 8010590:	2b00      	cmp	r3, #0
 8010592:	d001      	beq.n	8010598 <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 8010594:	2308      	movs	r3, #8
 8010596:	e000      	b.n	801059a <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 8010598:	2300      	movs	r3, #0
}
 801059a:	4618      	mov	r0, r3
 801059c:	3708      	adds	r7, #8
 801059e:	46bd      	mov	sp, r7
 80105a0:	bd80      	pop	{r7, pc}
 80105a2:	bf00      	nop
 80105a4:	20000e14 	.word	0x20000e14
 80105a8:	200008f4 	.word	0x200008f4

080105ac <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 80105ac:	b580      	push	{r7, lr}
 80105ae:	b082      	sub	sp, #8
 80105b0:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 80105b2:	4b18      	ldr	r3, [pc, #96]	@ (8010614 <SerializeTxFrame+0x68>)
 80105b4:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80105b8:	2b00      	cmp	r3, #0
 80105ba:	d002      	beq.n	80105c2 <SerializeTxFrame+0x16>
 80105bc:	2b04      	cmp	r3, #4
 80105be:	d011      	beq.n	80105e4 <SerializeTxFrame+0x38>
 80105c0:	e021      	b.n	8010606 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 80105c2:	4815      	ldr	r0, [pc, #84]	@ (8010618 <SerializeTxFrame+0x6c>)
 80105c4:	f004 f921 	bl	801480a <LoRaMacSerializerJoinRequest>
 80105c8:	4603      	mov	r3, r0
 80105ca:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 80105cc:	79fb      	ldrb	r3, [r7, #7]
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d001      	beq.n	80105d6 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80105d2:	2311      	movs	r3, #17
 80105d4:	e01a      	b.n	801060c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 80105d6:	4b0f      	ldr	r3, [pc, #60]	@ (8010614 <SerializeTxFrame+0x68>)
 80105d8:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 80105dc:	461a      	mov	r2, r3
 80105de:	4b0d      	ldr	r3, [pc, #52]	@ (8010614 <SerializeTxFrame+0x68>)
 80105e0:	801a      	strh	r2, [r3, #0]
            break;
 80105e2:	e012      	b.n	801060a <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 80105e4:	480c      	ldr	r0, [pc, #48]	@ (8010618 <SerializeTxFrame+0x6c>)
 80105e6:	f004 f992 	bl	801490e <LoRaMacSerializerData>
 80105ea:	4603      	mov	r3, r0
 80105ec:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 80105ee:	79fb      	ldrb	r3, [r7, #7]
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d001      	beq.n	80105f8 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80105f4:	2311      	movs	r3, #17
 80105f6:	e009      	b.n	801060c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 80105f8:	4b06      	ldr	r3, [pc, #24]	@ (8010614 <SerializeTxFrame+0x68>)
 80105fa:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 80105fe:	461a      	mov	r2, r3
 8010600:	4b04      	ldr	r3, [pc, #16]	@ (8010614 <SerializeTxFrame+0x68>)
 8010602:	801a      	strh	r2, [r3, #0]
            break;
 8010604:	e001      	b.n	801060a <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8010606:	2303      	movs	r3, #3
 8010608:	e000      	b.n	801060c <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 801060a:	2300      	movs	r3, #0
}
 801060c:	4618      	mov	r0, r3
 801060e:	3708      	adds	r7, #8
 8010610:	46bd      	mov	sp, r7
 8010612:	bd80      	pop	{r7, pc}
 8010614:	200008f4 	.word	0x200008f4
 8010618:	200009fc 	.word	0x200009fc

0801061c <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 801061c:	b580      	push	{r7, lr}
 801061e:	b090      	sub	sp, #64	@ 0x40
 8010620:	af02      	add	r7, sp, #8
 8010622:	4603      	mov	r3, r0
 8010624:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010626:	2303      	movs	r3, #3
 8010628:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 801062c:	f7ff ff06 	bl	801043c <CheckForClassBCollision>
 8010630:	4603      	mov	r3, r0
 8010632:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8010636:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801063a:	2b00      	cmp	r3, #0
 801063c:	d002      	beq.n	8010644 <ScheduleTx+0x28>
    {
        return status;
 801063e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010642:	e08f      	b.n	8010764 <ScheduleTx+0x148>
    }

    // Update back-off
    CalculateBackOff( );
 8010644:	f000 f8f4 	bl	8010830 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 8010648:	f7ff ffb0 	bl	80105ac <SerializeTxFrame>
 801064c:	4603      	mov	r3, r0
 801064e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8010652:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010656:	2b00      	cmp	r3, #0
 8010658:	d002      	beq.n	8010660 <ScheduleTx+0x44>
    {
        return status;
 801065a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801065e:	e081      	b.n	8010764 <ScheduleTx+0x148>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 8010660:	4b42      	ldr	r3, [pc, #264]	@ (801076c <ScheduleTx+0x150>)
 8010662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010664:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010666:	4b41      	ldr	r3, [pc, #260]	@ (801076c <ScheduleTx+0x150>)
 8010668:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 801066c:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 801066e:	4b3f      	ldr	r3, [pc, #252]	@ (801076c <ScheduleTx+0x150>)
 8010670:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 8010674:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 8010676:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801067a:	4618      	mov	r0, r3
 801067c:	f00a f90c 	bl	801a898 <SysTimeGetMcuTime>
 8010680:	4638      	mov	r0, r7
 8010682:	4b3a      	ldr	r3, [pc, #232]	@ (801076c <ScheduleTx+0x150>)
 8010684:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 8010688:	9200      	str	r2, [sp, #0]
 801068a:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 801068e:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8010692:	ca06      	ldmia	r2, {r1, r2}
 8010694:	f00a f861 	bl	801a75a <SysTimeSub>
 8010698:	f107 0320 	add.w	r3, r7, #32
 801069c:	463a      	mov	r2, r7
 801069e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80106a2:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 80106a6:	4b31      	ldr	r3, [pc, #196]	@ (801076c <ScheduleTx+0x150>)
 80106a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106aa:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 80106ac:	2300      	movs	r3, #0
 80106ae:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    nextChan.Joined = true;
 80106b2:	2301      	movs	r3, #1
 80106b4:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 80106b6:	4b2e      	ldr	r3, [pc, #184]	@ (8010770 <ScheduleTx+0x154>)
 80106b8:	881b      	ldrh	r3, [r3, #0]
 80106ba:	857b      	strh	r3, [r7, #42]	@ 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 80106bc:	4b2b      	ldr	r3, [pc, #172]	@ (801076c <ScheduleTx+0x150>)
 80106be:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d104      	bne.n	80106d0 <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 80106c6:	2301      	movs	r3, #1
 80106c8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        nextChan.Joined = false;
 80106cc:	2300      	movs	r3, #0
 80106ce:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 80106d0:	4b26      	ldr	r3, [pc, #152]	@ (801076c <ScheduleTx+0x150>)
 80106d2:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
 80106d6:	f107 0114 	add.w	r1, r7, #20
 80106da:	4b26      	ldr	r3, [pc, #152]	@ (8010774 <ScheduleTx+0x158>)
 80106dc:	9300      	str	r3, [sp, #0]
 80106de:	4b26      	ldr	r3, [pc, #152]	@ (8010778 <ScheduleTx+0x15c>)
 80106e0:	4a26      	ldr	r2, [pc, #152]	@ (801077c <ScheduleTx+0x160>)
 80106e2:	f004 fb56 	bl	8014d92 <RegionNextChannel>
 80106e6:	4603      	mov	r3, r0
 80106e8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( status != LORAMAC_STATUS_OK )
 80106ec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d022      	beq.n	801073a <ScheduleTx+0x11e>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 80106f4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80106f8:	2b0b      	cmp	r3, #11
 80106fa:	d11b      	bne.n	8010734 <ScheduleTx+0x118>
 80106fc:	7bfb      	ldrb	r3, [r7, #15]
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d018      	beq.n	8010734 <ScheduleTx+0x118>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 8010702:	4b1b      	ldr	r3, [pc, #108]	@ (8010770 <ScheduleTx+0x154>)
 8010704:	f8d3 3498 	ldr.w	r3, [r3, #1176]	@ 0x498
 8010708:	2b00      	cmp	r3, #0
 801070a:	d011      	beq.n	8010730 <ScheduleTx+0x114>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 801070c:	4b18      	ldr	r3, [pc, #96]	@ (8010770 <ScheduleTx+0x154>)
 801070e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010712:	f043 0320 	orr.w	r3, r3, #32
 8010716:	4a16      	ldr	r2, [pc, #88]	@ (8010770 <ScheduleTx+0x154>)
 8010718:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 801071c:	4b14      	ldr	r3, [pc, #80]	@ (8010770 <ScheduleTx+0x154>)
 801071e:	f8d3 3498 	ldr.w	r3, [r3, #1176]	@ 0x498
 8010722:	4619      	mov	r1, r3
 8010724:	4816      	ldr	r0, [pc, #88]	@ (8010780 <ScheduleTx+0x164>)
 8010726:	f00a fe55 	bl	801b3d4 <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 801072a:	4815      	ldr	r0, [pc, #84]	@ (8010780 <ScheduleTx+0x164>)
 801072c:	f00a fd74 	bl	801b218 <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 8010730:	2300      	movs	r3, #0
 8010732:	e017      	b.n	8010764 <ScheduleTx+0x148>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 8010734:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010738:	e014      	b.n	8010764 <ScheduleTx+0x148>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 801073a:	f7ff fea1 	bl	8010480 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 801073e:	f7ff ff05 	bl	801054c <VerifyTxFrame>
 8010742:	4603      	mov	r3, r0
 8010744:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8010748:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801074c:	2b00      	cmp	r3, #0
 801074e:	d002      	beq.n	8010756 <ScheduleTx+0x13a>
    {
        return status;
 8010750:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010754:	e006      	b.n	8010764 <ScheduleTx+0x148>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 8010756:	4b06      	ldr	r3, [pc, #24]	@ (8010770 <ScheduleTx+0x154>)
 8010758:	f893 341f 	ldrb.w	r3, [r3, #1055]	@ 0x41f
 801075c:	4618      	mov	r0, r3
 801075e:	f000 fb3b 	bl	8010dd8 <SendFrameOnChannel>
 8010762:	4603      	mov	r3, r0
}
 8010764:	4618      	mov	r0, r3
 8010766:	3738      	adds	r7, #56	@ 0x38
 8010768:	46bd      	mov	sp, r7
 801076a:	bd80      	pop	{r7, pc}
 801076c:	20000e14 	.word	0x20000e14
 8010770:	200008f4 	.word	0x200008f4
 8010774:	20000e44 	.word	0x20000e44
 8010778:	20000d8c 	.word	0x20000d8c
 801077c:	20000d13 	.word	0x20000d13
 8010780:	20000c5c 	.word	0x20000c5c

08010784 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 8010784:	b580      	push	{r7, lr}
 8010786:	b084      	sub	sp, #16
 8010788:	af00      	add	r7, sp, #0
 801078a:	4603      	mov	r3, r0
 801078c:	460a      	mov	r2, r1
 801078e:	71fb      	strb	r3, [r7, #7]
 8010790:	4613      	mov	r3, r2
 8010792:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 8010794:	2312      	movs	r3, #18
 8010796:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 8010798:	2300      	movs	r3, #0
 801079a:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 801079c:	4b22      	ldr	r3, [pc, #136]	@ (8010828 <SecureFrame+0xa4>)
 801079e:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d002      	beq.n	80107ac <SecureFrame+0x28>
 80107a6:	2b04      	cmp	r3, #4
 80107a8:	d011      	beq.n	80107ce <SecureFrame+0x4a>
 80107aa:	e036      	b.n	801081a <SecureFrame+0x96>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 80107ac:	481f      	ldr	r0, [pc, #124]	@ (801082c <SecureFrame+0xa8>)
 80107ae:	f003 fc03 	bl	8013fb8 <LoRaMacCryptoPrepareJoinRequest>
 80107b2:	4603      	mov	r3, r0
 80107b4:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 80107b6:	7bfb      	ldrb	r3, [r7, #15]
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d001      	beq.n	80107c0 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80107bc:	2311      	movs	r3, #17
 80107be:	e02f      	b.n	8010820 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 80107c0:	4b19      	ldr	r3, [pc, #100]	@ (8010828 <SecureFrame+0xa4>)
 80107c2:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 80107c6:	461a      	mov	r2, r3
 80107c8:	4b17      	ldr	r3, [pc, #92]	@ (8010828 <SecureFrame+0xa4>)
 80107ca:	801a      	strh	r2, [r3, #0]
            break;
 80107cc:	e027      	b.n	801081e <SecureFrame+0x9a>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 80107ce:	f107 0308 	add.w	r3, r7, #8
 80107d2:	4618      	mov	r0, r3
 80107d4:	f003 fb34 	bl	8013e40 <LoRaMacCryptoGetFCntUp>
 80107d8:	4603      	mov	r3, r0
 80107da:	2b00      	cmp	r3, #0
 80107dc:	d001      	beq.n	80107e2 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 80107de:	2312      	movs	r3, #18
 80107e0:	e01e      	b.n	8010820 <SecureFrame+0x9c>
            }

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            if( MacCtx.ChannelsNbTransCounter >= 1 )
 80107e2:	4b11      	ldr	r3, [pc, #68]	@ (8010828 <SecureFrame+0xa4>)
 80107e4:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d002      	beq.n	80107f2 <SecureFrame+0x6e>
#endif /* LORAMAC_VERSION */
            {
                fCntUp -= 1;
 80107ec:	68bb      	ldr	r3, [r7, #8]
 80107ee:	3b01      	subs	r3, #1
 80107f0:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 80107f2:	68b8      	ldr	r0, [r7, #8]
 80107f4:	79ba      	ldrb	r2, [r7, #6]
 80107f6:	79f9      	ldrb	r1, [r7, #7]
 80107f8:	4b0c      	ldr	r3, [pc, #48]	@ (801082c <SecureFrame+0xa8>)
 80107fa:	f003 fced 	bl	80141d8 <LoRaMacCryptoSecureMessage>
 80107fe:	4603      	mov	r3, r0
 8010800:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8010802:	7bfb      	ldrb	r3, [r7, #15]
 8010804:	2b00      	cmp	r3, #0
 8010806:	d001      	beq.n	801080c <SecureFrame+0x88>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010808:	2311      	movs	r3, #17
 801080a:	e009      	b.n	8010820 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 801080c:	4b06      	ldr	r3, [pc, #24]	@ (8010828 <SecureFrame+0xa4>)
 801080e:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8010812:	461a      	mov	r2, r3
 8010814:	4b04      	ldr	r3, [pc, #16]	@ (8010828 <SecureFrame+0xa4>)
 8010816:	801a      	strh	r2, [r3, #0]
            break;
 8010818:	e001      	b.n	801081e <SecureFrame+0x9a>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 801081a:	2303      	movs	r3, #3
 801081c:	e000      	b.n	8010820 <SecureFrame+0x9c>
    }
    return LORAMAC_STATUS_OK;
 801081e:	2300      	movs	r3, #0
}
 8010820:	4618      	mov	r0, r3
 8010822:	3710      	adds	r7, #16
 8010824:	46bd      	mov	sp, r7
 8010826:	bd80      	pop	{r7, pc}
 8010828:	200008f4 	.word	0x200008f4
 801082c:	200009fc 	.word	0x200009fc

08010830 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 8010830:	b480      	push	{r7}
 8010832:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 8010834:	4b09      	ldr	r3, [pc, #36]	@ (801085c <CalculateBackOff+0x2c>)
 8010836:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010838:	2b00      	cmp	r3, #0
 801083a:	d10a      	bne.n	8010852 <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 801083c:	4b07      	ldr	r3, [pc, #28]	@ (801085c <CalculateBackOff+0x2c>)
 801083e:	f8b3 310c 	ldrh.w	r3, [r3, #268]	@ 0x10c
 8010842:	3b01      	subs	r3, #1
 8010844:	4a06      	ldr	r2, [pc, #24]	@ (8010860 <CalculateBackOff+0x30>)
 8010846:	f8d2 2420 	ldr.w	r2, [r2, #1056]	@ 0x420
 801084a:	fb02 f303 	mul.w	r3, r2, r3
 801084e:	4a03      	ldr	r2, [pc, #12]	@ (801085c <CalculateBackOff+0x2c>)
 8010850:	6313      	str	r3, [r2, #48]	@ 0x30
    }
}
 8010852:	bf00      	nop
 8010854:	46bd      	mov	sp, r7
 8010856:	bc80      	pop	{r7}
 8010858:	4770      	bx	lr
 801085a:	bf00      	nop
 801085c:	20000e14 	.word	0x20000e14
 8010860:	200008f4 	.word	0x200008f4

08010864 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 8010864:	b580      	push	{r7, lr}
 8010866:	b082      	sub	sp, #8
 8010868:	af00      	add	r7, sp, #0
 801086a:	4603      	mov	r3, r0
 801086c:	7139      	strb	r1, [r7, #4]
 801086e:	71fb      	strb	r3, [r7, #7]
 8010870:	4613      	mov	r3, r2
 8010872:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8010874:	79fb      	ldrb	r3, [r7, #7]
 8010876:	2b00      	cmp	r3, #0
 8010878:	d002      	beq.n	8010880 <RemoveMacCommands+0x1c>
 801087a:	79fb      	ldrb	r3, [r7, #7]
 801087c:	2b01      	cmp	r3, #1
 801087e:	d10d      	bne.n	801089c <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 8010880:	79bb      	ldrb	r3, [r7, #6]
 8010882:	2b01      	cmp	r3, #1
 8010884:	d108      	bne.n	8010898 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 8010886:	793b      	ldrb	r3, [r7, #4]
 8010888:	f003 0320 	and.w	r3, r3, #32
 801088c:	b2db      	uxtb	r3, r3
 801088e:	2b00      	cmp	r3, #0
 8010890:	d004      	beq.n	801089c <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 8010892:	f002 fc6f 	bl	8013174 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 8010896:	e001      	b.n	801089c <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 8010898:	f002 fc6c 	bl	8013174 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 801089c:	bf00      	nop
 801089e:	3708      	adds	r7, #8
 80108a0:	46bd      	mov	sp, r7
 80108a2:	bd80      	pop	{r7, pc}

080108a4 <ResetMacParameters>:

static void ResetMacParameters( void )
{
 80108a4:	b5b0      	push	{r4, r5, r7, lr}
 80108a6:	b090      	sub	sp, #64	@ 0x40
 80108a8:	af00      	add	r7, sp, #0
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 80108aa:	4b70      	ldr	r3, [pc, #448]	@ (8010a6c <ResetMacParameters+0x1c8>)
 80108ac:	2200      	movs	r2, #0
 80108ae:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 80108b2:	4b6e      	ldr	r3, [pc, #440]	@ (8010a6c <ResetMacParameters+0x1c8>)
 80108b4:	2200      	movs	r2, #0
 80108b6:	629a      	str	r2, [r3, #40]	@ 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 80108b8:	4b6d      	ldr	r3, [pc, #436]	@ (8010a70 <ResetMacParameters+0x1cc>)
 80108ba:	2200      	movs	r2, #0
 80108bc:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetries = 1;
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetry = false;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RetransmitTimeoutRetry = false;
 80108c0:	4b6b      	ldr	r3, [pc, #428]	@ (8010a70 <ResetMacParameters+0x1cc>)
 80108c2:	2200      	movs	r2, #0
 80108c4:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
    MacCtx.ResponseTimeoutStartTime = 0;
 80108c8:	4b69      	ldr	r3, [pc, #420]	@ (8010a70 <ResetMacParameters+0x1cc>)
 80108ca:	2200      	movs	r2, #0
 80108cc:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.MaxDCycle = 0;
 80108d0:	4b66      	ldr	r3, [pc, #408]	@ (8010a6c <ResetMacParameters+0x1c8>)
 80108d2:	2200      	movs	r2, #0
 80108d4:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    Nvm.MacGroup2.AggregatedDCycle = 1;
 80108d8:	4b64      	ldr	r3, [pc, #400]	@ (8010a6c <ResetMacParameters+0x1c8>)
 80108da:	2201      	movs	r2, #1
 80108dc:	f8a3 210c 	strh.w	r2, [r3, #268]	@ 0x10c

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 80108e0:	4b62      	ldr	r3, [pc, #392]	@ (8010a6c <ResetMacParameters+0x1c8>)
 80108e2:	f993 20cc 	ldrsb.w	r2, [r3, #204]	@ 0xcc
 80108e6:	4b61      	ldr	r3, [pc, #388]	@ (8010a6c <ResetMacParameters+0x1c8>)
 80108e8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 80108ec:	4b5f      	ldr	r3, [pc, #380]	@ (8010a6c <ResetMacParameters+0x1c8>)
 80108ee:	f993 20cd 	ldrsb.w	r2, [r3, #205]	@ 0xcd
 80108f2:	4b5e      	ldr	r3, [pc, #376]	@ (8010a6c <ResetMacParameters+0x1c8>)
 80108f4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 80108f8:	4b5c      	ldr	r3, [pc, #368]	@ (8010a6c <ResetMacParameters+0x1c8>)
 80108fa:	f893 20a5 	ldrb.w	r2, [r3, #165]	@ 0xa5
 80108fe:	4b5b      	ldr	r3, [pc, #364]	@ (8010a6c <ResetMacParameters+0x1c8>)
 8010900:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8010904:	4b59      	ldr	r3, [pc, #356]	@ (8010a6c <ResetMacParameters+0x1c8>)
 8010906:	4a59      	ldr	r2, [pc, #356]	@ (8010a6c <ResetMacParameters+0x1c8>)
 8010908:	3364      	adds	r3, #100	@ 0x64
 801090a:	32a8      	adds	r2, #168	@ 0xa8
 801090c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010910:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8010914:	4b55      	ldr	r3, [pc, #340]	@ (8010a6c <ResetMacParameters+0x1c8>)
 8010916:	4a55      	ldr	r2, [pc, #340]	@ (8010a6c <ResetMacParameters+0x1c8>)
 8010918:	336c      	adds	r3, #108	@ 0x6c
 801091a:	32b0      	adds	r2, #176	@ 0xb0
 801091c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010920:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 8010924:	4b51      	ldr	r3, [pc, #324]	@ (8010a6c <ResetMacParameters+0x1c8>)
 8010926:	f893 20b8 	ldrb.w	r2, [r3, #184]	@ 0xb8
 801092a:	4b50      	ldr	r3, [pc, #320]	@ (8010a6c <ResetMacParameters+0x1c8>)
 801092c:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 8010930:	4b4e      	ldr	r3, [pc, #312]	@ (8010a6c <ResetMacParameters+0x1c8>)
 8010932:	f893 20b9 	ldrb.w	r2, [r3, #185]	@ 0xb9
 8010936:	4b4d      	ldr	r3, [pc, #308]	@ (8010a6c <ResetMacParameters+0x1c8>)
 8010938:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 801093c:	4b4b      	ldr	r3, [pc, #300]	@ (8010a6c <ResetMacParameters+0x1c8>)
 801093e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8010942:	4a4a      	ldr	r2, [pc, #296]	@ (8010a6c <ResetMacParameters+0x1c8>)
 8010944:	6793      	str	r3, [r2, #120]	@ 0x78
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8010946:	4b49      	ldr	r3, [pc, #292]	@ (8010a6c <ResetMacParameters+0x1c8>)
 8010948:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 801094c:	4a47      	ldr	r2, [pc, #284]	@ (8010a6c <ResetMacParameters+0x1c8>)
 801094e:	67d3      	str	r3, [r2, #124]	@ 0x7c

    MacCtx.NodeAckRequested = false;
 8010950:	4b47      	ldr	r3, [pc, #284]	@ (8010a70 <ResetMacParameters+0x1cc>)
 8010952:	2200      	movs	r2, #0
 8010954:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
    Nvm.MacGroup1.SrvAckRequested = false;
 8010958:	4b44      	ldr	r3, [pc, #272]	@ (8010a6c <ResetMacParameters+0x1c8>)
 801095a:	2200      	movs	r2, #0
 801095c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8010960:	4b42      	ldr	r3, [pc, #264]	@ (8010a6c <ResetMacParameters+0x1c8>)
 8010962:	2200      	movs	r2, #0
 8010964:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
    Nvm.MacGroup2.DownlinkReceived = false;
 8010968:	4b40      	ldr	r3, [pc, #256]	@ (8010a6c <ResetMacParameters+0x1c8>)
 801096a:	2200      	movs	r2, #0
 801096c:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
#endif /* LORAMAC_VERSION */

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 8010970:	2301      	movs	r3, #1
 8010972:	743b      	strb	r3, [r7, #16]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8010974:	4b3f      	ldr	r3, [pc, #252]	@ (8010a74 <ResetMacParameters+0x1d0>)
 8010976:	607b      	str	r3, [r7, #4]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8010978:	4b3f      	ldr	r3, [pc, #252]	@ (8010a78 <ResetMacParameters+0x1d4>)
 801097a:	60bb      	str	r3, [r7, #8]
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    params.Bands = &RegionBands;
 801097c:	4b3f      	ldr	r3, [pc, #252]	@ (8010a7c <ResetMacParameters+0x1d8>)
 801097e:	60fb      	str	r3, [r7, #12]
#endif /* LORAMAC_VERSION */
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8010980:	4b3a      	ldr	r3, [pc, #232]	@ (8010a6c <ResetMacParameters+0x1c8>)
 8010982:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8010986:	1d3a      	adds	r2, r7, #4
 8010988:	4611      	mov	r1, r2
 801098a:	4618      	mov	r0, r3
 801098c:	f004 f8ed 	bl	8014b6a <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 8010990:	4b37      	ldr	r3, [pc, #220]	@ (8010a70 <ResetMacParameters+0x1cc>)
 8010992:	2200      	movs	r2, #0
 8010994:	f883 241f 	strb.w	r2, [r3, #1055]	@ 0x41f

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8010998:	4b35      	ldr	r3, [pc, #212]	@ (8010a70 <ResetMacParameters+0x1cc>)
 801099a:	f893 241f 	ldrb.w	r2, [r3, #1055]	@ 0x41f
 801099e:	4b34      	ldr	r3, [pc, #208]	@ (8010a70 <ResetMacParameters+0x1cc>)
 80109a0:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 80109a4:	4b31      	ldr	r3, [pc, #196]	@ (8010a6c <ResetMacParameters+0x1c8>)
 80109a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80109a8:	4a31      	ldr	r2, [pc, #196]	@ (8010a70 <ResetMacParameters+0x1cc>)
 80109aa:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80109ae:	4b2f      	ldr	r3, [pc, #188]	@ (8010a6c <ResetMacParameters+0x1c8>)
 80109b0:	f893 2075 	ldrb.w	r2, [r3, #117]	@ 0x75
 80109b4:	4b2e      	ldr	r3, [pc, #184]	@ (8010a70 <ResetMacParameters+0x1cc>)
 80109b6:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport; /* ST_WORKAROUND: Keep repeater feature */
 80109ba:	4b2c      	ldr	r3, [pc, #176]	@ (8010a6c <ResetMacParameters+0x1c8>)
 80109bc:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 80109c0:	4b2b      	ldr	r3, [pc, #172]	@ (8010a70 <ResetMacParameters+0x1cc>)
 80109c2:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 80109c6:	4b2a      	ldr	r3, [pc, #168]	@ (8010a70 <ResetMacParameters+0x1cc>)
 80109c8:	2200      	movs	r2, #0
 80109ca:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 80109ce:	4b28      	ldr	r3, [pc, #160]	@ (8010a70 <ResetMacParameters+0x1cc>)
 80109d0:	2201      	movs	r2, #1
 80109d2:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80109d6:	4b25      	ldr	r3, [pc, #148]	@ (8010a6c <ResetMacParameters+0x1c8>)
 80109d8:	f893 211c 	ldrb.w	r2, [r3, #284]	@ 0x11c
 80109dc:	4b24      	ldr	r3, [pc, #144]	@ (8010a70 <ResetMacParameters+0x1cc>)
 80109de:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 80109e2:	4a23      	ldr	r2, [pc, #140]	@ (8010a70 <ResetMacParameters+0x1cc>)
 80109e4:	4b22      	ldr	r3, [pc, #136]	@ (8010a70 <ResetMacParameters+0x1cc>)
 80109e6:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 80109ea:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 80109ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80109f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80109f2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80109f6:	e884 0003 	stmia.w	r4, {r0, r1}
    MacCtx.RxWindowCConfig.RxContinuous = true;
 80109fa:	4b1d      	ldr	r3, [pc, #116]	@ (8010a70 <ResetMacParameters+0x1cc>)
 80109fc:	2201      	movs	r2, #1
 80109fe:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8010a02:	4b1b      	ldr	r3, [pc, #108]	@ (8010a70 <ResetMacParameters+0x1cc>)
 8010a04:	2202      	movs	r2, #2
 8010a06:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 8010a0a:	2300      	movs	r3, #0
 8010a0c:	63bb      	str	r3, [r7, #56]	@ 0x38
    classBCallbacks.MacProcessNotify = NULL;
 8010a0e:	2300      	movs	r3, #0
 8010a10:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if( MacCtx.MacCallbacks != NULL )
 8010a12:	4b17      	ldr	r3, [pc, #92]	@ (8010a70 <ResetMacParameters+0x1cc>)
 8010a14:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d009      	beq.n	8010a30 <ResetMacParameters+0x18c>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 8010a1c:	4b14      	ldr	r3, [pc, #80]	@ (8010a70 <ResetMacParameters+0x1cc>)
 8010a1e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010a22:	685b      	ldr	r3, [r3, #4]
 8010a24:	63bb      	str	r3, [r7, #56]	@ 0x38
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 8010a26:	4b12      	ldr	r3, [pc, #72]	@ (8010a70 <ResetMacParameters+0x1cc>)
 8010a28:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010a2c:	691b      	ldr	r3, [r3, #16]
 8010a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 8010a30:	4b13      	ldr	r3, [pc, #76]	@ (8010a80 <ResetMacParameters+0x1dc>)
 8010a32:	617b      	str	r3, [r7, #20]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 8010a34:	4b13      	ldr	r3, [pc, #76]	@ (8010a84 <ResetMacParameters+0x1e0>)
 8010a36:	61bb      	str	r3, [r7, #24]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 8010a38:	4b13      	ldr	r3, [pc, #76]	@ (8010a88 <ResetMacParameters+0x1e4>)
 8010a3a:	61fb      	str	r3, [r7, #28]
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 8010a3c:	4b13      	ldr	r3, [pc, #76]	@ (8010a8c <ResetMacParameters+0x1e8>)
 8010a3e:	623b      	str	r3, [r7, #32]
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 8010a40:	4b13      	ldr	r3, [pc, #76]	@ (8010a90 <ResetMacParameters+0x1ec>)
 8010a42:	627b      	str	r3, [r7, #36]	@ 0x24
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 8010a44:	4b13      	ldr	r3, [pc, #76]	@ (8010a94 <ResetMacParameters+0x1f0>)
 8010a46:	62bb      	str	r3, [r7, #40]	@ 0x28
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 8010a48:	4b13      	ldr	r3, [pc, #76]	@ (8010a98 <ResetMacParameters+0x1f4>)
 8010a4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 8010a4c:	4b13      	ldr	r3, [pc, #76]	@ (8010a9c <ResetMacParameters+0x1f8>)
 8010a4e:	633b      	str	r3, [r7, #48]	@ 0x30
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    classBParams.NetworkActivation = &Nvm.MacGroup2.NetworkActivation;
 8010a50:	4b13      	ldr	r3, [pc, #76]	@ (8010aa0 <ResetMacParameters+0x1fc>)
 8010a52:	637b      	str	r3, [r7, #52]	@ 0x34
#endif /* LORAMAC_VERSION */

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 8010a54:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8010a58:	f107 0314 	add.w	r3, r7, #20
 8010a5c:	4a11      	ldr	r2, [pc, #68]	@ (8010aa4 <ResetMacParameters+0x200>)
 8010a5e:	4618      	mov	r0, r3
 8010a60:	f002 f8cf 	bl	8012c02 <LoRaMacClassBInit>
}
 8010a64:	bf00      	nop
 8010a66:	3740      	adds	r7, #64	@ 0x40
 8010a68:	46bd      	mov	sp, r7
 8010a6a:	bdb0      	pop	{r4, r5, r7, pc}
 8010a6c:	20000e14 	.word	0x20000e14
 8010a70:	200008f4 	.word	0x200008f4
 8010a74:	20000ff8 	.word	0x20000ff8
 8010a78:	20000ffc 	.word	0x20000ffc
 8010a7c:	2000190c 	.word	0x2000190c
 8010a80:	20000d60 	.word	0x20000d60
 8010a84:	20000d18 	.word	0x20000d18
 8010a88:	20000d4c 	.word	0x20000d4c
 8010a8c:	20000d89 	.word	0x20000d89
 8010a90:	20000ee8 	.word	0x20000ee8
 8010a94:	20000e54 	.word	0x20000e54
 8010a98:	20000e58 	.word	0x20000e58
 8010a9c:	20000eec 	.word	0x20000eec
 8010aa0:	20000f30 	.word	0x20000f30
 8010aa4:	20001378 	.word	0x20001378

08010aa8 <RxWindowSetup>:
 *
 * \param [in] rxTimer  Window timer to be topped.
 * \param [in] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 8010aa8:	b580      	push	{r7, lr}
 8010aaa:	b082      	sub	sp, #8
 8010aac:	af00      	add	r7, sp, #0
 8010aae:	6078      	str	r0, [r7, #4]
 8010ab0:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 8010ab2:	6878      	ldr	r0, [r7, #4]
 8010ab4:	f00a fc1e 	bl	801b2f4 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 8010ab8:	4b11      	ldr	r3, [pc, #68]	@ (8010b00 <RxWindowSetup+0x58>)
 8010aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010abc:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8010abe:	4b11      	ldr	r3, [pc, #68]	@ (8010b04 <RxWindowSetup+0x5c>)
 8010ac0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8010ac4:	4a10      	ldr	r2, [pc, #64]	@ (8010b08 <RxWindowSetup+0x60>)
 8010ac6:	6839      	ldr	r1, [r7, #0]
 8010ac8:	4618      	mov	r0, r3
 8010aca:	f004 f8b6 	bl	8014c3a <RegionRxConfig>
 8010ace:	4603      	mov	r3, r0
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	d010      	beq.n	8010af6 <RxWindowSetup+0x4e>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 8010ad4:	4b0d      	ldr	r3, [pc, #52]	@ (8010b0c <RxWindowSetup+0x64>)
 8010ad6:	f893 2428 	ldrb.w	r2, [r3, #1064]	@ 0x428
 8010ada:	4b0c      	ldr	r3, [pc, #48]	@ (8010b0c <RxWindowSetup+0x64>)
 8010adc:	f883 246e 	strb.w	r2, [r3, #1134]	@ 0x46e
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 8010ae0:	4b07      	ldr	r3, [pc, #28]	@ (8010b00 <RxWindowSetup+0x58>)
 8010ae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010ae4:	4a07      	ldr	r2, [pc, #28]	@ (8010b04 <RxWindowSetup+0x5c>)
 8010ae6:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8010ae8:	4610      	mov	r0, r2
 8010aea:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 8010aec:	683b      	ldr	r3, [r7, #0]
 8010aee:	7cda      	ldrb	r2, [r3, #19]
 8010af0:	4b06      	ldr	r3, [pc, #24]	@ (8010b0c <RxWindowSetup+0x64>)
 8010af2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
    }
}
 8010af6:	bf00      	nop
 8010af8:	3708      	adds	r7, #8
 8010afa:	46bd      	mov	sp, r7
 8010afc:	bd80      	pop	{r7, pc}
 8010afe:	bf00      	nop
 8010b00:	0801f51c 	.word	0x0801f51c
 8010b04:	20000e14 	.word	0x20000e14
 8010b08:	20000d1c 	.word	0x20000d1c
 8010b0c:	200008f4 	.word	0x200008f4

08010b10 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 8010b10:	b590      	push	{r4, r7, lr}
 8010b12:	b083      	sub	sp, #12
 8010b14:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010b16:	4b1e      	ldr	r3, [pc, #120]	@ (8010b90 <OpenContinuousRxCWindow+0x80>)
 8010b18:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 8010b1c:	4b1c      	ldr	r3, [pc, #112]	@ (8010b90 <OpenContinuousRxCWindow+0x80>)
 8010b1e:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010b22:	b259      	sxtb	r1, r3
 8010b24:	4b1a      	ldr	r3, [pc, #104]	@ (8010b90 <OpenContinuousRxCWindow+0x80>)
 8010b26:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8010b2a:	4b19      	ldr	r3, [pc, #100]	@ (8010b90 <OpenContinuousRxCWindow+0x80>)
 8010b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010b2e:	4c19      	ldr	r4, [pc, #100]	@ (8010b94 <OpenContinuousRxCWindow+0x84>)
 8010b30:	9400      	str	r4, [sp, #0]
 8010b32:	f004 f868 	bl	8014c06 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8010b36:	4b18      	ldr	r3, [pc, #96]	@ (8010b98 <OpenContinuousRxCWindow+0x88>)
 8010b38:	2202      	movs	r2, #2
 8010b3a:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RxWindowCConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8010b3e:	4b14      	ldr	r3, [pc, #80]	@ (8010b90 <OpenContinuousRxCWindow+0x80>)
 8010b40:	f893 211c 	ldrb.w	r2, [r3, #284]	@ 0x11c
 8010b44:	4b14      	ldr	r3, [pc, #80]	@ (8010b98 <OpenContinuousRxCWindow+0x88>)
 8010b46:	f883 23fc 	strb.w	r2, [r3, #1020]	@ 0x3fc
#endif /* LORAMAC_VERSION */
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8010b4a:	4b13      	ldr	r3, [pc, #76]	@ (8010b98 <OpenContinuousRxCWindow+0x88>)
 8010b4c:	2201      	movs	r2, #1
 8010b4e:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8010b52:	4b0f      	ldr	r3, [pc, #60]	@ (8010b90 <OpenContinuousRxCWindow+0x80>)
 8010b54:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8010b58:	4a10      	ldr	r2, [pc, #64]	@ (8010b9c <OpenContinuousRxCWindow+0x8c>)
 8010b5a:	490e      	ldr	r1, [pc, #56]	@ (8010b94 <OpenContinuousRxCWindow+0x84>)
 8010b5c:	4618      	mov	r0, r3
 8010b5e:	f004 f86c 	bl	8014c3a <RegionRxConfig>
 8010b62:	4603      	mov	r3, r0
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d00f      	beq.n	8010b88 <OpenContinuousRxCWindow+0x78>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 8010b68:	4b0b      	ldr	r3, [pc, #44]	@ (8010b98 <OpenContinuousRxCWindow+0x88>)
 8010b6a:	f893 2428 	ldrb.w	r2, [r3, #1064]	@ 0x428
 8010b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8010b98 <OpenContinuousRxCWindow+0x88>)
 8010b70:	f883 246e 	strb.w	r2, [r3, #1134]	@ 0x46e
        Radio.Rx( 0 ); // Continuous mode
 8010b74:	4b0a      	ldr	r3, [pc, #40]	@ (8010ba0 <OpenContinuousRxCWindow+0x90>)
 8010b76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010b78:	2000      	movs	r0, #0
 8010b7a:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8010b7c:	4b06      	ldr	r3, [pc, #24]	@ (8010b98 <OpenContinuousRxCWindow+0x88>)
 8010b7e:	f893 23fb 	ldrb.w	r2, [r3, #1019]	@ 0x3fb
 8010b82:	4b05      	ldr	r3, [pc, #20]	@ (8010b98 <OpenContinuousRxCWindow+0x88>)
 8010b84:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
    }
}
 8010b88:	bf00      	nop
 8010b8a:	3704      	adds	r7, #4
 8010b8c:	46bd      	mov	sp, r7
 8010b8e:	bd90      	pop	{r4, r7, pc}
 8010b90:	20000e14 	.word	0x20000e14
 8010b94:	20000cdc 	.word	0x20000cdc
 8010b98:	200008f4 	.word	0x200008f4
 8010b9c:	20000d1c 	.word	0x20000d1c
 8010ba0:	0801f51c 	.word	0x0801f51c

08010ba4 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 8010ba4:	b580      	push	{r7, lr}
 8010ba6:	b088      	sub	sp, #32
 8010ba8:	af00      	add	r7, sp, #0
 8010baa:	60f8      	str	r0, [r7, #12]
 8010bac:	60b9      	str	r1, [r7, #8]
 8010bae:	603b      	str	r3, [r7, #0]
 8010bb0:	4613      	mov	r3, r2
 8010bb2:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 8010bb4:	4b81      	ldr	r3, [pc, #516]	@ (8010dbc <PrepareFrame+0x218>)
 8010bb6:	2200      	movs	r2, #0
 8010bb8:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 8010bba:	4b80      	ldr	r3, [pc, #512]	@ (8010dbc <PrepareFrame+0x218>)
 8010bbc:	2200      	movs	r2, #0
 8010bbe:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
    uint32_t fCntUp = 0;
 8010bc2:	2300      	movs	r3, #0
 8010bc4:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 8010bc6:	2300      	movs	r3, #0
 8010bc8:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 8010bca:	2300      	movs	r3, #0
 8010bcc:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 8010bce:	683b      	ldr	r3, [r7, #0]
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d101      	bne.n	8010bd8 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 8010bd4:	2300      	movs	r3, #0
 8010bd6:	853b      	strh	r3, [r7, #40]	@ 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 8010bd8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010bda:	461a      	mov	r2, r3
 8010bdc:	6839      	ldr	r1, [r7, #0]
 8010bde:	4878      	ldr	r0, [pc, #480]	@ (8010dc0 <PrepareFrame+0x21c>)
 8010be0:	f006 fa3b 	bl	801705a <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 8010be4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010be6:	b2da      	uxtb	r2, r3
 8010be8:	4b74      	ldr	r3, [pc, #464]	@ (8010dbc <PrepareFrame+0x218>)
 8010bea:	f883 2237 	strb.w	r2, [r3, #567]	@ 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	781a      	ldrb	r2, [r3, #0]
 8010bf2:	4b72      	ldr	r3, [pc, #456]	@ (8010dbc <PrepareFrame+0x218>)
 8010bf4:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 8010bf6:	68fb      	ldr	r3, [r7, #12]
 8010bf8:	781b      	ldrb	r3, [r3, #0]
 8010bfa:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8010bfe:	b2db      	uxtb	r3, r3
 8010c00:	2b07      	cmp	r3, #7
 8010c02:	f000 80b9 	beq.w	8010d78 <PrepareFrame+0x1d4>
 8010c06:	2b07      	cmp	r3, #7
 8010c08:	f300 80ce 	bgt.w	8010da8 <PrepareFrame+0x204>
 8010c0c:	2b02      	cmp	r3, #2
 8010c0e:	d006      	beq.n	8010c1e <PrepareFrame+0x7a>
 8010c10:	2b04      	cmp	r3, #4
 8010c12:	f040 80c9 	bne.w	8010da8 <PrepareFrame+0x204>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 8010c16:	4b69      	ldr	r3, [pc, #420]	@ (8010dbc <PrepareFrame+0x218>)
 8010c18:	2201      	movs	r2, #1
 8010c1a:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8010c1e:	4b67      	ldr	r3, [pc, #412]	@ (8010dbc <PrepareFrame+0x218>)
 8010c20:	2204      	movs	r2, #4
 8010c22:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 8010c26:	4b65      	ldr	r3, [pc, #404]	@ (8010dbc <PrepareFrame+0x218>)
 8010c28:	4a66      	ldr	r2, [pc, #408]	@ (8010dc4 <PrepareFrame+0x220>)
 8010c2a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8010c2e:	4b63      	ldr	r3, [pc, #396]	@ (8010dbc <PrepareFrame+0x218>)
 8010c30:	22ff      	movs	r2, #255	@ 0xff
 8010c32:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 8010c36:	68fb      	ldr	r3, [r7, #12]
 8010c38:	781a      	ldrb	r2, [r3, #0]
 8010c3a:	4b60      	ldr	r3, [pc, #384]	@ (8010dbc <PrepareFrame+0x218>)
 8010c3c:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8010c40:	4a5e      	ldr	r2, [pc, #376]	@ (8010dbc <PrepareFrame+0x218>)
 8010c42:	79fb      	ldrb	r3, [r7, #7]
 8010c44:	f882 3128 	strb.w	r3, [r2, #296]	@ 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 8010c48:	4b5f      	ldr	r3, [pc, #380]	@ (8010dc8 <PrepareFrame+0x224>)
 8010c4a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8010c4e:	4a5b      	ldr	r2, [pc, #364]	@ (8010dbc <PrepareFrame+0x218>)
 8010c50:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8010c54:	68bb      	ldr	r3, [r7, #8]
 8010c56:	781a      	ldrb	r2, [r3, #0]
 8010c58:	4b58      	ldr	r3, [pc, #352]	@ (8010dbc <PrepareFrame+0x218>)
 8010c5a:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8010c5e:	4b57      	ldr	r3, [pc, #348]	@ (8010dbc <PrepareFrame+0x218>)
 8010c60:	f893 2237 	ldrb.w	r2, [r3, #567]	@ 0x237
 8010c64:	4b55      	ldr	r3, [pc, #340]	@ (8010dbc <PrepareFrame+0x218>)
 8010c66:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 8010c6a:	4b54      	ldr	r3, [pc, #336]	@ (8010dbc <PrepareFrame+0x218>)
 8010c6c:	4a54      	ldr	r2, [pc, #336]	@ (8010dc0 <PrepareFrame+0x21c>)
 8010c6e:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8010c72:	f107 0318 	add.w	r3, r7, #24
 8010c76:	4618      	mov	r0, r3
 8010c78:	f003 f8e2 	bl	8013e40 <LoRaMacCryptoGetFCntUp>
 8010c7c:	4603      	mov	r3, r0
 8010c7e:	2b00      	cmp	r3, #0
 8010c80:	d001      	beq.n	8010c86 <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8010c82:	2312      	movs	r3, #18
 8010c84:	e096      	b.n	8010db4 <PrepareFrame+0x210>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 8010c86:	69bb      	ldr	r3, [r7, #24]
 8010c88:	b29a      	uxth	r2, r3
 8010c8a:	4b4c      	ldr	r3, [pc, #304]	@ (8010dbc <PrepareFrame+0x218>)
 8010c8c:	f8a3 2116 	strh.w	r2, [r3, #278]	@ 0x116

            // Reset confirm parameters
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = 0;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            MacCtx.McpsConfirm.NbTrans = 0;
 8010c90:	4b4a      	ldr	r3, [pc, #296]	@ (8010dbc <PrepareFrame+0x218>)
 8010c92:	2200      	movs	r2, #0
 8010c94:	f883 2449 	strb.w	r2, [r3, #1097]	@ 0x449
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.AckReceived = false;
 8010c98:	4b48      	ldr	r3, [pc, #288]	@ (8010dbc <PrepareFrame+0x218>)
 8010c9a:	2200      	movs	r2, #0
 8010c9c:	f883 2448 	strb.w	r2, [r3, #1096]	@ 0x448
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 8010ca0:	69bb      	ldr	r3, [r7, #24]
 8010ca2:	4a46      	ldr	r2, [pc, #280]	@ (8010dbc <PrepareFrame+0x218>)
 8010ca4:	f8c2 3450 	str.w	r3, [r2, #1104]	@ 0x450

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8010ca8:	f107 0314 	add.w	r3, r7, #20
 8010cac:	4618      	mov	r0, r3
 8010cae:	f002 fa83 	bl	80131b8 <LoRaMacCommandsGetSizeSerializedCmds>
 8010cb2:	4603      	mov	r3, r0
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	d001      	beq.n	8010cbc <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010cb8:	2313      	movs	r3, #19
 8010cba:	e07b      	b.n	8010db4 <PrepareFrame+0x210>
            }

            if( macCmdsSize > 0 )
 8010cbc:	697b      	ldr	r3, [r7, #20]
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d074      	beq.n	8010dac <PrepareFrame+0x208>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 8010cc2:	4b41      	ldr	r3, [pc, #260]	@ (8010dc8 <PrepareFrame+0x224>)
 8010cc4:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010cc8:	4618      	mov	r0, r3
 8010cca:	f7fe fd4d 	bl	800f768 <GetMaxAppPayloadWithoutFOptsLength>
 8010cce:	4603      	mov	r3, r0
 8010cd0:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8010cd2:	4b3a      	ldr	r3, [pc, #232]	@ (8010dbc <PrepareFrame+0x218>)
 8010cd4:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	d01d      	beq.n	8010d18 <PrepareFrame+0x174>
 8010cdc:	697b      	ldr	r3, [r7, #20]
 8010cde:	2b0f      	cmp	r3, #15
 8010ce0:	d81a      	bhi.n	8010d18 <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 8010ce2:	f107 0314 	add.w	r3, r7, #20
 8010ce6:	4a39      	ldr	r2, [pc, #228]	@ (8010dcc <PrepareFrame+0x228>)
 8010ce8:	4619      	mov	r1, r3
 8010cea:	200f      	movs	r0, #15
 8010cec:	f002 fa7a 	bl	80131e4 <LoRaMacCommandsSerializeCmds>
 8010cf0:	4603      	mov	r3, r0
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d001      	beq.n	8010cfa <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010cf6:	2313      	movs	r3, #19
 8010cf8:	e05c      	b.n	8010db4 <PrepareFrame+0x210>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 8010cfa:	697b      	ldr	r3, [r7, #20]
 8010cfc:	f003 030f 	and.w	r3, r3, #15
 8010d00:	b2d9      	uxtb	r1, r3
 8010d02:	68ba      	ldr	r2, [r7, #8]
 8010d04:	7813      	ldrb	r3, [r2, #0]
 8010d06:	f361 0303 	bfi	r3, r1, #0, #4
 8010d0a:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8010d0c:	68bb      	ldr	r3, [r7, #8]
 8010d0e:	781a      	ldrb	r2, [r3, #0]
 8010d10:	4b2a      	ldr	r3, [pc, #168]	@ (8010dbc <PrepareFrame+0x218>)
 8010d12:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 8010d16:	e049      	b.n	8010dac <PrepareFrame+0x208>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8010d18:	4b28      	ldr	r3, [pc, #160]	@ (8010dbc <PrepareFrame+0x218>)
 8010d1a:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d010      	beq.n	8010d44 <PrepareFrame+0x1a0>
 8010d22:	697b      	ldr	r3, [r7, #20]
 8010d24:	2b0f      	cmp	r3, #15
 8010d26:	d90d      	bls.n	8010d44 <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8010d28:	7ffb      	ldrb	r3, [r7, #31]
 8010d2a:	f107 0114 	add.w	r1, r7, #20
 8010d2e:	4a28      	ldr	r2, [pc, #160]	@ (8010dd0 <PrepareFrame+0x22c>)
 8010d30:	4618      	mov	r0, r3
 8010d32:	f002 fa57 	bl	80131e4 <LoRaMacCommandsSerializeCmds>
 8010d36:	4603      	mov	r3, r0
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d001      	beq.n	8010d40 <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010d3c:	2313      	movs	r3, #19
 8010d3e:	e039      	b.n	8010db4 <PrepareFrame+0x210>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8010d40:	230a      	movs	r3, #10
 8010d42:	e037      	b.n	8010db4 <PrepareFrame+0x210>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8010d44:	7ffb      	ldrb	r3, [r7, #31]
 8010d46:	f107 0114 	add.w	r1, r7, #20
 8010d4a:	4a21      	ldr	r2, [pc, #132]	@ (8010dd0 <PrepareFrame+0x22c>)
 8010d4c:	4618      	mov	r0, r3
 8010d4e:	f002 fa49 	bl	80131e4 <LoRaMacCommandsSerializeCmds>
 8010d52:	4603      	mov	r3, r0
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	d001      	beq.n	8010d5c <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010d58:	2313      	movs	r3, #19
 8010d5a:	e02b      	b.n	8010db4 <PrepareFrame+0x210>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8010d5c:	4b17      	ldr	r3, [pc, #92]	@ (8010dbc <PrepareFrame+0x218>)
 8010d5e:	2200      	movs	r2, #0
 8010d60:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 8010d64:	4b15      	ldr	r3, [pc, #84]	@ (8010dbc <PrepareFrame+0x218>)
 8010d66:	4a1a      	ldr	r2, [pc, #104]	@ (8010dd0 <PrepareFrame+0x22c>)
 8010d68:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8010d6c:	697b      	ldr	r3, [r7, #20]
 8010d6e:	b2da      	uxtb	r2, r3
 8010d70:	4b12      	ldr	r3, [pc, #72]	@ (8010dbc <PrepareFrame+0x218>)
 8010d72:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            break;
 8010d76:	e019      	b.n	8010dac <PrepareFrame+0x208>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 8010d78:	683b      	ldr	r3, [r7, #0]
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d018      	beq.n	8010db0 <PrepareFrame+0x20c>
 8010d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8010dbc <PrepareFrame+0x218>)
 8010d80:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d013      	beq.n	8010db0 <PrepareFrame+0x20c>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 8010d88:	4812      	ldr	r0, [pc, #72]	@ (8010dd4 <PrepareFrame+0x230>)
 8010d8a:	4b0c      	ldr	r3, [pc, #48]	@ (8010dbc <PrepareFrame+0x218>)
 8010d8c:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8010d90:	461a      	mov	r2, r3
 8010d92:	6839      	ldr	r1, [r7, #0]
 8010d94:	f006 f961 	bl	801705a <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 8010d98:	4b08      	ldr	r3, [pc, #32]	@ (8010dbc <PrepareFrame+0x218>)
 8010d9a:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8010d9e:	3301      	adds	r3, #1
 8010da0:	b29a      	uxth	r2, r3
 8010da2:	4b06      	ldr	r3, [pc, #24]	@ (8010dbc <PrepareFrame+0x218>)
 8010da4:	801a      	strh	r2, [r3, #0]
            }
            break;
 8010da6:	e003      	b.n	8010db0 <PrepareFrame+0x20c>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010da8:	2302      	movs	r3, #2
 8010daa:	e003      	b.n	8010db4 <PrepareFrame+0x210>
            break;
 8010dac:	bf00      	nop
 8010dae:	e000      	b.n	8010db2 <PrepareFrame+0x20e>
            break;
 8010db0:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 8010db2:	2300      	movs	r3, #0
}
 8010db4:	4618      	mov	r0, r3
 8010db6:	3720      	adds	r7, #32
 8010db8:	46bd      	mov	sp, r7
 8010dba:	bd80      	pop	{r7, pc}
 8010dbc:	200008f4 	.word	0x200008f4
 8010dc0:	20000a2c 	.word	0x20000a2c
 8010dc4:	200008f6 	.word	0x200008f6
 8010dc8:	20000e14 	.word	0x20000e14
 8010dcc:	20000a0c 	.word	0x20000a0c
 8010dd0:	20000d94 	.word	0x20000d94
 8010dd4:	200008f7 	.word	0x200008f7

08010dd8 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 8010dd8:	b580      	push	{r7, lr}
 8010dda:	b08a      	sub	sp, #40	@ 0x28
 8010ddc:	af00      	add	r7, sp, #0
 8010dde:	4603      	mov	r3, r0
 8010de0:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010de2:	2303      	movs	r3, #3
 8010de4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 8010de8:	2300      	movs	r3, #0
 8010dea:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 8010dec:	79fb      	ldrb	r3, [r7, #7]
 8010dee:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010df0:	4b4a      	ldr	r3, [pc, #296]	@ (8010f1c <SendFrameOnChannel+0x144>)
 8010df2:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010df6:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8010df8:	4b48      	ldr	r3, [pc, #288]	@ (8010f1c <SendFrameOnChannel+0x144>)
 8010dfa:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8010dfe:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 8010e00:	4b46      	ldr	r3, [pc, #280]	@ (8010f1c <SendFrameOnChannel+0x144>)
 8010e02:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010e04:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8010e06:	4b45      	ldr	r3, [pc, #276]	@ (8010f1c <SendFrameOnChannel+0x144>)
 8010e08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010e0a:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8010e0c:	4b44      	ldr	r3, [pc, #272]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010e0e:	881b      	ldrh	r3, [r3, #0]
 8010e10:	83bb      	strh	r3, [r7, #28]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    txConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8010e12:	4b42      	ldr	r3, [pc, #264]	@ (8010f1c <SendFrameOnChannel+0x144>)
 8010e14:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8010e18:	77bb      	strb	r3, [r7, #30]
#endif /* LORAMAC_VERSION */

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8010e1a:	4b40      	ldr	r3, [pc, #256]	@ (8010f1c <SendFrameOnChannel+0x144>)
 8010e1c:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
 8010e20:	f107 020f 	add.w	r2, r7, #15
 8010e24:	f107 0110 	add.w	r1, r7, #16
 8010e28:	4b3e      	ldr	r3, [pc, #248]	@ (8010f24 <SendFrameOnChannel+0x14c>)
 8010e2a:	f003 ff1b 	bl	8014c64 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8010e2e:	4b3c      	ldr	r3, [pc, #240]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010e30:	2201      	movs	r2, #1
 8010e32:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010e36:	4b39      	ldr	r3, [pc, #228]	@ (8010f1c <SendFrameOnChannel+0x144>)
 8010e38:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010e3c:	b2da      	uxtb	r2, r3
 8010e3e:	4b38      	ldr	r3, [pc, #224]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010e40:	f883 2446 	strb.w	r2, [r3, #1094]	@ 0x446
    MacCtx.McpsConfirm.TxPower = txPower;
 8010e44:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8010e48:	4b35      	ldr	r3, [pc, #212]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010e4a:	f883 2447 	strb.w	r2, [r3, #1095]	@ 0x447
    MacCtx.McpsConfirm.Channel = channel;
 8010e4e:	79fb      	ldrb	r3, [r7, #7]
 8010e50:	4a33      	ldr	r2, [pc, #204]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010e52:	f8c2 3454 	str.w	r3, [r2, #1108]	@ 0x454

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8010e56:	4b32      	ldr	r3, [pc, #200]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010e58:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 8010e5c:	4a30      	ldr	r2, [pc, #192]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010e5e:	f8c2 344c 	str.w	r3, [r2, #1100]	@ 0x44c
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8010e62:	4b2f      	ldr	r3, [pc, #188]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010e64:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 8010e68:	4a2d      	ldr	r2, [pc, #180]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010e6a:	f8c2 345c 	str.w	r3, [r2, #1116]	@ 0x45c

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8010e6e:	f001 ff34 	bl	8012cda <LoRaMacClassBIsBeaconModeActive>
 8010e72:	4603      	mov	r3, r0
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	d00b      	beq.n	8010e90 <SendFrameOnChannel+0xb8>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8010e78:	4b29      	ldr	r3, [pc, #164]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010e7a:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 8010e7e:	4618      	mov	r0, r3
 8010e80:	f001 ff96 	bl	8012db0 <LoRaMacClassBIsUplinkCollision>
 8010e84:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8010e86:	6a3b      	ldr	r3, [r7, #32]
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d001      	beq.n	8010e90 <SendFrameOnChannel+0xb8>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8010e8c:	2310      	movs	r3, #16
 8010e8e:	e040      	b.n	8010f12 <SendFrameOnChannel+0x13a>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8010e90:	4b22      	ldr	r3, [pc, #136]	@ (8010f1c <SendFrameOnChannel+0x144>)
 8010e92:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8010e96:	2b01      	cmp	r3, #1
 8010e98:	d101      	bne.n	8010e9e <SendFrameOnChannel+0xc6>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 8010e9a:	f001 ff93 	bl	8012dc4 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 8010e9e:	f001 ff2d 	bl	8012cfc <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 8010ea2:	4b1e      	ldr	r3, [pc, #120]	@ (8010f1c <SendFrameOnChannel+0x144>)
 8010ea4:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010ea8:	b2db      	uxtb	r3, r3
 8010eaa:	4a1d      	ldr	r2, [pc, #116]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010eac:	f892 241f 	ldrb.w	r2, [r2, #1055]	@ 0x41f
 8010eb0:	4611      	mov	r1, r2
 8010eb2:	4618      	mov	r0, r3
 8010eb4:	f7ff fc66 	bl	8010784 <SecureFrame>
 8010eb8:	4603      	mov	r3, r0
 8010eba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( status != LORAMAC_STATUS_OK )
 8010ebe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d002      	beq.n	8010ecc <SendFrameOnChannel+0xf4>
    {
        return status;
 8010ec6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010eca:	e022      	b.n	8010f12 <SendFrameOnChannel+0x13a>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8010ecc:	4b14      	ldr	r3, [pc, #80]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010ece:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010ed2:	f043 0302 	orr.w	r3, r3, #2
 8010ed6:	4a12      	ldr	r2, [pc, #72]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010ed8:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.ChannelsNbTransCounter++;
    }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.ChannelsNbTransCounter++;
 8010edc:	4b10      	ldr	r3, [pc, #64]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010ede:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8010ee2:	3301      	adds	r3, #1
 8010ee4:	b2da      	uxtb	r2, r3
 8010ee6:	4b0e      	ldr	r3, [pc, #56]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010ee8:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 8010eec:	4b0c      	ldr	r3, [pc, #48]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010eee:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8010ef2:	4b0b      	ldr	r3, [pc, #44]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010ef4:	f883 2449 	strb.w	r2, [r3, #1097]	@ 0x449
    MacCtx.ResponseTimeoutStartTime = 0;
 8010ef8:	4b09      	ldr	r3, [pc, #36]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010efa:	2200      	movs	r2, #0
 8010efc:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c
#endif /* LORAMAC_VERSION */

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 8010f00:	4b09      	ldr	r3, [pc, #36]	@ (8010f28 <SendFrameOnChannel+0x150>)
 8010f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f04:	4a06      	ldr	r2, [pc, #24]	@ (8010f20 <SendFrameOnChannel+0x148>)
 8010f06:	8812      	ldrh	r2, [r2, #0]
 8010f08:	b2d2      	uxtb	r2, r2
 8010f0a:	4611      	mov	r1, r2
 8010f0c:	4807      	ldr	r0, [pc, #28]	@ (8010f2c <SendFrameOnChannel+0x154>)
 8010f0e:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 8010f10:	2300      	movs	r3, #0
}
 8010f12:	4618      	mov	r0, r3
 8010f14:	3728      	adds	r7, #40	@ 0x28
 8010f16:	46bd      	mov	sp, r7
 8010f18:	bd80      	pop	{r7, pc}
 8010f1a:	bf00      	nop
 8010f1c:	20000e14 	.word	0x20000e14
 8010f20:	200008f4 	.word	0x200008f4
 8010f24:	20000d14 	.word	0x20000d14
 8010f28:	0801f51c 	.word	0x0801f51c
 8010f2c:	200008f6 	.word	0x200008f6

08010f30 <SetTxContinuousWave>:

    return LORAMAC_STATUS_OK;
}
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 8010f30:	b580      	push	{r7, lr}
 8010f32:	b082      	sub	sp, #8
 8010f34:	af00      	add	r7, sp, #0
 8010f36:	4603      	mov	r3, r0
 8010f38:	6039      	str	r1, [r7, #0]
 8010f3a:	80fb      	strh	r3, [r7, #6]
 8010f3c:	4613      	mov	r3, r2
 8010f3e:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8010f40:	4b09      	ldr	r3, [pc, #36]	@ (8010f68 <SetTxContinuousWave+0x38>)
 8010f42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010f44:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8010f48:	88fa      	ldrh	r2, [r7, #6]
 8010f4a:	6838      	ldr	r0, [r7, #0]
 8010f4c:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8010f4e:	4b07      	ldr	r3, [pc, #28]	@ (8010f6c <SetTxContinuousWave+0x3c>)
 8010f50:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010f54:	f043 0302 	orr.w	r3, r3, #2
 8010f58:	4a04      	ldr	r2, [pc, #16]	@ (8010f6c <SetTxContinuousWave+0x3c>)
 8010f5a:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8010f5e:	2300      	movs	r3, #0
}
 8010f60:	4618      	mov	r0, r3
 8010f62:	3708      	adds	r7, #8
 8010f64:	46bd      	mov	sp, r7
 8010f66:	bd80      	pop	{r7, pc}
 8010f68:	0801f51c 	.word	0x0801f51c
 8010f6c:	200008f4 	.word	0x200008f4

08010f70 <RestoreNvmData>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t RestoreNvmData( void )
{
 8010f70:	b580      	push	{r7, lr}
 8010f72:	b082      	sub	sp, #8
 8010f74:	af00      	add	r7, sp, #0
    uint32_t crc = 0;
 8010f76:	2300      	movs	r3, #0
 8010f78:	607b      	str	r3, [r7, #4]

    // Status and parameter validation
    if( MacCtx.MacState != LORAMAC_STOPPED )
 8010f7a:	4b3e      	ldr	r3, [pc, #248]	@ (8011074 <RestoreNvmData+0x104>)
 8010f7c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010f80:	2b01      	cmp	r3, #1
 8010f82:	d001      	beq.n	8010f88 <RestoreNvmData+0x18>
    {
        return LORAMAC_STATUS_BUSY;
 8010f84:	2301      	movs	r3, #1
 8010f86:	e071      	b.n	801106c <RestoreNvmData+0xfc>
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &(NvmBackup.Crypto), sizeof( NvmBackup.Crypto ) -
 8010f88:	2124      	movs	r1, #36	@ 0x24
 8010f8a:	483b      	ldr	r0, [pc, #236]	@ (8011078 <RestoreNvmData+0x108>)
 8010f8c:	f006 f8ba 	bl	8017104 <Crc32>
 8010f90:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.Crypto.Crc32 ) );
    if( crc != NvmBackup.Crypto.Crc32 )
 8010f92:	4b39      	ldr	r3, [pc, #228]	@ (8011078 <RestoreNvmData+0x108>)
 8010f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010f96:	687a      	ldr	r2, [r7, #4]
 8010f98:	429a      	cmp	r2, r3
 8010f9a:	d001      	beq.n	8010fa0 <RestoreNvmData+0x30>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8010f9c:	2317      	movs	r3, #23
 8010f9e:	e065      	b.n	801106c <RestoreNvmData+0xfc>
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup1), sizeof( NvmBackup.MacGroup1 ) -
 8010fa0:	2114      	movs	r1, #20
 8010fa2:	4836      	ldr	r0, [pc, #216]	@ (801107c <RestoreNvmData+0x10c>)
 8010fa4:	f006 f8ae 	bl	8017104 <Crc32>
 8010fa8:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup1.Crc32 ) );
    if( crc != NvmBackup.MacGroup1.Crc32 )
 8010faa:	4b33      	ldr	r3, [pc, #204]	@ (8011078 <RestoreNvmData+0x108>)
 8010fac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010fae:	687a      	ldr	r2, [r7, #4]
 8010fb0:	429a      	cmp	r2, r3
 8010fb2:	d001      	beq.n	8010fb8 <RestoreNvmData+0x48>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8010fb4:	2317      	movs	r3, #23
 8010fb6:	e059      	b.n	801106c <RestoreNvmData+0xfc>
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup2), sizeof( NvmBackup.MacGroup2 ) -
 8010fb8:	21e0      	movs	r1, #224	@ 0xe0
 8010fba:	4831      	ldr	r0, [pc, #196]	@ (8011080 <RestoreNvmData+0x110>)
 8010fbc:	f006 f8a2 	bl	8017104 <Crc32>
 8010fc0:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup2.Crc32 ) );
    if( crc != NvmBackup.MacGroup2.Crc32 )
 8010fc2:	4b2d      	ldr	r3, [pc, #180]	@ (8011078 <RestoreNvmData+0x108>)
 8010fc4:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8010fc8:	687a      	ldr	r2, [r7, #4]
 8010fca:	429a      	cmp	r2, r3
 8010fcc:	d001      	beq.n	8010fd2 <RestoreNvmData+0x62>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8010fce:	2317      	movs	r3, #23
 8010fd0:	e04c      	b.n	801106c <RestoreNvmData+0xfc>
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &(NvmBackup.SecureElement), sizeof( NvmBackup.SecureElement ) -
 8010fd2:	21bc      	movs	r1, #188	@ 0xbc
 8010fd4:	482b      	ldr	r0, [pc, #172]	@ (8011084 <RestoreNvmData+0x114>)
 8010fd6:	f006 f895 	bl	8017104 <Crc32>
 8010fda:	6078      	str	r0, [r7, #4]
                                                   sizeof( NvmBackup.SecureElement.Crc32 ) );
    if( crc != NvmBackup.SecureElement.Crc32 )
 8010fdc:	4b26      	ldr	r3, [pc, #152]	@ (8011078 <RestoreNvmData+0x108>)
 8010fde:	f8d3 31e0 	ldr.w	r3, [r3, #480]	@ 0x1e0
 8010fe2:	687a      	ldr	r2, [r7, #4]
 8010fe4:	429a      	cmp	r2, r3
 8010fe6:	d001      	beq.n	8010fec <RestoreNvmData+0x7c>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8010fe8:	2317      	movs	r3, #23
 8010fea:	e03f      	b.n	801106c <RestoreNvmData+0xfc>
    }

    // Region
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup1), sizeof( NvmBackup.RegionGroup1 ) -
 8010fec:	2100      	movs	r1, #0
 8010fee:	4826      	ldr	r0, [pc, #152]	@ (8011088 <RestoreNvmData+0x118>)
 8010ff0:	f006 f888 	bl	8017104 <Crc32>
 8010ff4:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup1.Crc32 ) );
    if( crc != NvmBackup.RegionGroup1.Crc32 )
 8010ff6:	4b20      	ldr	r3, [pc, #128]	@ (8011078 <RestoreNvmData+0x108>)
 8010ff8:	f8d3 31e4 	ldr.w	r3, [r3, #484]	@ 0x1e4
 8010ffc:	687a      	ldr	r2, [r7, #4]
 8010ffe:	429a      	cmp	r2, r3
 8011000:	d001      	beq.n	8011006 <RestoreNvmData+0x96>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011002:	2317      	movs	r3, #23
 8011004:	e032      	b.n	801106c <RestoreNvmData+0xfc>
    }

    crc = Crc32( ( uint8_t* ) &(NvmBackup.ClassB), sizeof( NvmBackup.ClassB ) -
 8011006:	2114      	movs	r1, #20
 8011008:	4820      	ldr	r0, [pc, #128]	@ (801108c <RestoreNvmData+0x11c>)
 801100a:	f006 f87b 	bl	8017104 <Crc32>
 801100e:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.ClassB.Crc32 ) );
    if( crc != NvmBackup.ClassB.Crc32 )
 8011010:	4b19      	ldr	r3, [pc, #100]	@ (8011078 <RestoreNvmData+0x108>)
 8011012:	f8d3 3578 	ldr.w	r3, [r3, #1400]	@ 0x578
 8011016:	687a      	ldr	r2, [r7, #4]
 8011018:	429a      	cmp	r2, r3
 801101a:	d001      	beq.n	8011020 <RestoreNvmData+0xb0>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 801101c:	2317      	movs	r3, #23
 801101e:	e025      	b.n	801106c <RestoreNvmData+0xfc>
    }

    memcpy1( ( uint8_t* ) &Nvm, ( uint8_t* ) &NvmBackup, sizeof( LoRaMacNvmData_t ) );
 8011020:	f240 527c 	movw	r2, #1404	@ 0x57c
 8011024:	4914      	ldr	r1, [pc, #80]	@ (8011078 <RestoreNvmData+0x108>)
 8011026:	481a      	ldr	r0, [pc, #104]	@ (8011090 <RestoreNvmData+0x120>)
 8011028:	f006 f817 	bl	801705a <memcpy1>
    memset1( ( uint8_t* ) &NvmBackup, 0, sizeof( LoRaMacNvmData_t ) );
 801102c:	f240 527c 	movw	r2, #1404	@ 0x57c
 8011030:	2100      	movs	r1, #0
 8011032:	4811      	ldr	r0, [pc, #68]	@ (8011078 <RestoreNvmData+0x108>)
 8011034:	f006 f84c 	bl	80170d0 <memset1>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8011038:	4b0e      	ldr	r3, [pc, #56]	@ (8011074 <RestoreNvmData+0x104>)
 801103a:	f893 241f 	ldrb.w	r2, [r3, #1055]	@ 0x41f
 801103e:	4b0d      	ldr	r3, [pc, #52]	@ (8011074 <RestoreNvmData+0x104>)
 8011040:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
    MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 8011044:	4b12      	ldr	r3, [pc, #72]	@ (8011090 <RestoreNvmData+0x120>)
 8011046:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011048:	4a0a      	ldr	r2, [pc, #40]	@ (8011074 <RestoreNvmData+0x104>)
 801104a:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
    MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 801104e:	4b10      	ldr	r3, [pc, #64]	@ (8011090 <RestoreNvmData+0x120>)
 8011050:	f893 2075 	ldrb.w	r2, [r3, #117]	@ 0x75
 8011054:	4b07      	ldr	r3, [pc, #28]	@ (8011074 <RestoreNvmData+0x104>)
 8011056:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
    MacCtx.RxWindowCConfig.RxContinuous = true;
 801105a:	4b06      	ldr	r3, [pc, #24]	@ (8011074 <RestoreNvmData+0x104>)
 801105c:	2201      	movs	r2, #1
 801105e:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011062:	4b04      	ldr	r3, [pc, #16]	@ (8011074 <RestoreNvmData+0x104>)
 8011064:	2202      	movs	r2, #2
 8011066:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    return LORAMAC_STATUS_OK;
 801106a:	2300      	movs	r3, #0
}
 801106c:	4618      	mov	r0, r3
 801106e:	3708      	adds	r7, #8
 8011070:	46bd      	mov	sp, r7
 8011072:	bd80      	pop	{r7, pc}
 8011074:	200008f4 	.word	0x200008f4
 8011078:	20001390 	.word	0x20001390
 801107c:	200013b8 	.word	0x200013b8
 8011080:	200013d0 	.word	0x200013d0
 8011084:	200014b4 	.word	0x200014b4
 8011088:	20001574 	.word	0x20001574
 801108c:	200018f4 	.word	0x200018f4
 8011090:	20000e14 	.word	0x20000e14

08011094 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 8011094:	b480      	push	{r7}
 8011096:	b083      	sub	sp, #12
 8011098:	af00      	add	r7, sp, #0
 801109a:	6078      	str	r0, [r7, #4]
 801109c:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	d002      	beq.n	80110aa <DetermineFrameType+0x16>
 80110a4:	683b      	ldr	r3, [r7, #0]
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	d101      	bne.n	80110ae <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80110aa:	2303      	movs	r3, #3
 80110ac:	e03b      	b.n	8011126 <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 80110ae:	687b      	ldr	r3, [r7, #4]
 80110b0:	7b1b      	ldrb	r3, [r3, #12]
 80110b2:	f003 030f 	and.w	r3, r3, #15
 80110b6:	b2db      	uxtb	r3, r3
 80110b8:	2b00      	cmp	r3, #0
 80110ba:	d008      	beq.n	80110ce <DetermineFrameType+0x3a>
 80110bc:	687b      	ldr	r3, [r7, #4]
 80110be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d003      	beq.n	80110ce <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 80110c6:	683b      	ldr	r3, [r7, #0]
 80110c8:	2200      	movs	r2, #0
 80110ca:	701a      	strb	r2, [r3, #0]
 80110cc:	e02a      	b.n	8011124 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d103      	bne.n	80110e0 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 80110d8:	683b      	ldr	r3, [r7, #0]
 80110da:	2201      	movs	r2, #1
 80110dc:	701a      	strb	r2, [r3, #0]
 80110de:	e021      	b.n	8011124 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	7b1b      	ldrb	r3, [r3, #12]
 80110e4:	f003 030f 	and.w	r3, r3, #15
 80110e8:	b2db      	uxtb	r3, r3
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	d108      	bne.n	8011100 <DetermineFrameType+0x6c>
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d103      	bne.n	8011100 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 80110f8:	683b      	ldr	r3, [r7, #0]
 80110fa:	2202      	movs	r2, #2
 80110fc:	701a      	strb	r2, [r3, #0]
 80110fe:	e011      	b.n	8011124 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	7b1b      	ldrb	r3, [r3, #12]
 8011104:	f003 030f 	and.w	r3, r3, #15
 8011108:	b2db      	uxtb	r3, r3
 801110a:	2b00      	cmp	r3, #0
 801110c:	d108      	bne.n	8011120 <DetermineFrameType+0x8c>
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011114:	2b00      	cmp	r3, #0
 8011116:	d003      	beq.n	8011120 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 8011118:	683b      	ldr	r3, [r7, #0]
 801111a:	2203      	movs	r2, #3
 801111c:	701a      	strb	r2, [r3, #0]
 801111e:	e001      	b.n	8011124 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 8011120:	2318      	movs	r3, #24
 8011122:	e000      	b.n	8011126 <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 8011124:	2300      	movs	r3, #0
}
 8011126:	4618      	mov	r0, r3
 8011128:	370c      	adds	r7, #12
 801112a:	46bd      	mov	sp, r7
 801112c:	bc80      	pop	{r7}
 801112e:	4770      	bx	lr

08011130 <CheckRetrans>:
    }
    return false;
}
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
static bool CheckRetrans( uint8_t counter, uint8_t limit )
{
 8011130:	b480      	push	{r7}
 8011132:	b083      	sub	sp, #12
 8011134:	af00      	add	r7, sp, #0
 8011136:	4603      	mov	r3, r0
 8011138:	460a      	mov	r2, r1
 801113a:	71fb      	strb	r3, [r7, #7]
 801113c:	4613      	mov	r3, r2
 801113e:	71bb      	strb	r3, [r7, #6]
    if( counter >= limit )
 8011140:	79fa      	ldrb	r2, [r7, #7]
 8011142:	79bb      	ldrb	r3, [r7, #6]
 8011144:	429a      	cmp	r2, r3
 8011146:	d301      	bcc.n	801114c <CheckRetrans+0x1c>
    {
        return true;
 8011148:	2301      	movs	r3, #1
 801114a:	e000      	b.n	801114e <CheckRetrans+0x1e>
    }
    return false;
 801114c:	2300      	movs	r3, #0
}
 801114e:	4618      	mov	r0, r3
 8011150:	370c      	adds	r7, #12
 8011152:	46bd      	mov	sp, r7
 8011154:	bc80      	pop	{r7}
 8011156:	4770      	bx	lr

08011158 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 8011158:	b580      	push	{r7, lr}
 801115a:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 801115c:	4b12      	ldr	r3, [pc, #72]	@ (80111a8 <CheckRetransUnconfirmedUplink+0x50>)
 801115e:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8011162:	4a12      	ldr	r2, [pc, #72]	@ (80111ac <CheckRetransUnconfirmedUplink+0x54>)
 8011164:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8011168:	4611      	mov	r1, r2
 801116a:	4618      	mov	r0, r3
 801116c:	f7ff ffe0 	bl	8011130 <CheckRetrans>
 8011170:	4603      	mov	r3, r0
 8011172:	2b00      	cmp	r3, #0
 8011174:	d001      	beq.n	801117a <CheckRetransUnconfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 8011176:	2301      	movs	r3, #1
 8011178:	e014      	b.n	80111a4 <CheckRetransUnconfirmedUplink+0x4c>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 801117a:	4b0b      	ldr	r3, [pc, #44]	@ (80111a8 <CheckRetransUnconfirmedUplink+0x50>)
 801117c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8011180:	f003 0302 	and.w	r3, r3, #2
 8011184:	b2db      	uxtb	r3, r3
 8011186:	2b00      	cmp	r3, #0
 8011188:	d00b      	beq.n	80111a2 <CheckRetransUnconfirmedUplink+0x4a>
    {
        // Stop the retransmissions, if a valid downlink is received
        // a class A RX window. This holds also for class B and C.
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 801118a:	4b07      	ldr	r3, [pc, #28]	@ (80111a8 <CheckRetransUnconfirmedUplink+0x50>)
 801118c:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
 8011190:	2b00      	cmp	r3, #0
 8011192:	d004      	beq.n	801119e <CheckRetransUnconfirmedUplink+0x46>
            ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 8011194:	4b04      	ldr	r3, [pc, #16]	@ (80111a8 <CheckRetransUnconfirmedUplink+0x50>)
 8011196:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 801119a:	2b01      	cmp	r3, #1
 801119c:	d101      	bne.n	80111a2 <CheckRetransUnconfirmedUplink+0x4a>
        {
            return true;
 801119e:	2301      	movs	r3, #1
 80111a0:	e000      	b.n	80111a4 <CheckRetransUnconfirmedUplink+0x4c>
        }
    }
    return false;
 80111a2:	2300      	movs	r3, #0
}
 80111a4:	4618      	mov	r0, r3
 80111a6:	bd80      	pop	{r7, pc}
 80111a8:	200008f4 	.word	0x200008f4
 80111ac:	20000e14 	.word	0x20000e14

080111b0 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 80111b0:	b580      	push	{r7, lr}
 80111b2:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 80111b4:	4b10      	ldr	r3, [pc, #64]	@ (80111f8 <CheckRetransConfirmedUplink+0x48>)
 80111b6:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80111ba:	4a10      	ldr	r2, [pc, #64]	@ (80111fc <CheckRetransConfirmedUplink+0x4c>)
 80111bc:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 80111c0:	4611      	mov	r1, r2
 80111c2:	4618      	mov	r0, r3
 80111c4:	f7ff ffb4 	bl	8011130 <CheckRetrans>
 80111c8:	4603      	mov	r3, r0
 80111ca:	2b00      	cmp	r3, #0
 80111cc:	d001      	beq.n	80111d2 <CheckRetransConfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 80111ce:	2301      	movs	r3, #1
 80111d0:	e00f      	b.n	80111f2 <CheckRetransConfirmedUplink+0x42>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 80111d2:	4b09      	ldr	r3, [pc, #36]	@ (80111f8 <CheckRetransConfirmedUplink+0x48>)
 80111d4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80111d8:	f003 0302 	and.w	r3, r3, #2
 80111dc:	b2db      	uxtb	r3, r3
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d006      	beq.n	80111f0 <CheckRetransConfirmedUplink+0x40>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 80111e2:	4b05      	ldr	r3, [pc, #20]	@ (80111f8 <CheckRetransConfirmedUplink+0x48>)
 80111e4:	f893 3448 	ldrb.w	r3, [r3, #1096]	@ 0x448
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d001      	beq.n	80111f0 <CheckRetransConfirmedUplink+0x40>
        {
            return true;
 80111ec:	2301      	movs	r3, #1
 80111ee:	e000      	b.n	80111f2 <CheckRetransConfirmedUplink+0x42>
        }
    }
    return false;
 80111f0:	2300      	movs	r3, #0
}
 80111f2:	4618      	mov	r0, r3
 80111f4:	bd80      	pop	{r7, pc}
 80111f6:	bf00      	nop
 80111f8:	200008f4 	.word	0x200008f4
 80111fc:	20000e14 	.word	0x20000e14

08011200 <IncreaseAdrAckCounter>:

static uint32_t IncreaseAdrAckCounter( uint32_t counter )
{
 8011200:	b480      	push	{r7}
 8011202:	b083      	sub	sp, #12
 8011204:	af00      	add	r7, sp, #0
 8011206:	6078      	str	r0, [r7, #4]
    if( counter < ADR_ACK_COUNTER_MAX )
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801120e:	d002      	beq.n	8011216 <IncreaseAdrAckCounter+0x16>
    {
        counter++;
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	3301      	adds	r3, #1
 8011214:	607b      	str	r3, [r7, #4]
    }
    return counter;
 8011216:	687b      	ldr	r3, [r7, #4]
}
 8011218:	4618      	mov	r0, r3
 801121a:	370c      	adds	r7, #12
 801121c:	46bd      	mov	sp, r7
 801121e:	bc80      	pop	{r7}
 8011220:	4770      	bx	lr
	...

08011224 <StopRetransmission>:
#endif /* LORAMAC_VERSION */

static bool StopRetransmission( void )
{
 8011224:	b580      	push	{r7, lr}
 8011226:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8011228:	4b1a      	ldr	r3, [pc, #104]	@ (8011294 <StopRetransmission+0x70>)
 801122a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 801122e:	f003 0302 	and.w	r3, r3, #2
 8011232:	b2db      	uxtb	r3, r3
 8011234:	2b00      	cmp	r3, #0
 8011236:	d009      	beq.n	801124c <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 8011238:	4b16      	ldr	r3, [pc, #88]	@ (8011294 <StopRetransmission+0x70>)
 801123a:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 801123e:	2b00      	cmp	r3, #0
 8011240:	d011      	beq.n	8011266 <StopRetransmission+0x42>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 8011242:	4b14      	ldr	r3, [pc, #80]	@ (8011294 <StopRetransmission+0x70>)
 8011244:	f893 3493 	ldrb.w	r3, [r3, #1171]	@ 0x493
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 8011248:	2b01      	cmp	r3, #1
 801124a:	d00c      	beq.n	8011266 <StopRetransmission+0x42>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 801124c:	4b12      	ldr	r3, [pc, #72]	@ (8011298 <StopRetransmission+0x74>)
 801124e:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8011252:	2b00      	cmp	r3, #0
 8011254:	d007      	beq.n	8011266 <StopRetransmission+0x42>
        {
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Nvm.MacGroup1.AdrAckCounter++;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            Nvm.MacGroup1.AdrAckCounter = IncreaseAdrAckCounter( Nvm.MacGroup1.AdrAckCounter );
 8011256:	4b10      	ldr	r3, [pc, #64]	@ (8011298 <StopRetransmission+0x74>)
 8011258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801125a:	4618      	mov	r0, r3
 801125c:	f7ff ffd0 	bl	8011200 <IncreaseAdrAckCounter>
 8011260:	4603      	mov	r3, r0
 8011262:	4a0d      	ldr	r2, [pc, #52]	@ (8011298 <StopRetransmission+0x74>)
 8011264:	6293      	str	r3, [r2, #40]	@ 0x28
#endif /* LORAMAC_VERSION */
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 8011266:	4b0b      	ldr	r3, [pc, #44]	@ (8011294 <StopRetransmission+0x70>)
 8011268:	2200      	movs	r2, #0
 801126a:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    MacCtx.NodeAckRequested = false;
 801126e:	4b09      	ldr	r3, [pc, #36]	@ (8011294 <StopRetransmission+0x70>)
 8011270:	2200      	movs	r2, #0
 8011272:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetry = false;
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    MacCtx.RetransmitTimeoutRetry = false;
 8011276:	4b07      	ldr	r3, [pc, #28]	@ (8011294 <StopRetransmission+0x70>)
 8011278:	2200      	movs	r2, #0
 801127a:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
#endif /* LORAMAC_VERSION */
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 801127e:	4b05      	ldr	r3, [pc, #20]	@ (8011294 <StopRetransmission+0x70>)
 8011280:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011284:	f023 0302 	bic.w	r3, r3, #2
 8011288:	4a02      	ldr	r2, [pc, #8]	@ (8011294 <StopRetransmission+0x70>)
 801128a:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return true;
 801128e:	2301      	movs	r3, #1
}
 8011290:	4618      	mov	r0, r3
 8011292:	bd80      	pop	{r7, pc}
 8011294:	200008f4 	.word	0x200008f4
 8011298:	20000e14 	.word	0x20000e14

0801129c <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 801129c:	b580      	push	{r7, lr}
 801129e:	b082      	sub	sp, #8
 80112a0:	af00      	add	r7, sp, #0
 80112a2:	4603      	mov	r3, r0
 80112a4:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) &&
 80112a6:	4b0b      	ldr	r3, [pc, #44]	@ (80112d4 <CallNvmDataChangeCallback+0x38>)
 80112a8:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	d00c      	beq.n	80112ca <CallNvmDataChangeCallback+0x2e>
        ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 80112b0:	4b08      	ldr	r3, [pc, #32]	@ (80112d4 <CallNvmDataChangeCallback+0x38>)
 80112b2:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80112b6:	68db      	ldr	r3, [r3, #12]
    if( ( MacCtx.MacCallbacks != NULL ) &&
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d006      	beq.n	80112ca <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 80112bc:	4b05      	ldr	r3, [pc, #20]	@ (80112d4 <CallNvmDataChangeCallback+0x38>)
 80112be:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80112c2:	68db      	ldr	r3, [r3, #12]
 80112c4:	88fa      	ldrh	r2, [r7, #6]
 80112c6:	4610      	mov	r0, r2
 80112c8:	4798      	blx	r3
    }
}
 80112ca:	bf00      	nop
 80112cc:	3708      	adds	r7, #8
 80112ce:	46bd      	mov	sp, r7
 80112d0:	bd80      	pop	{r7, pc}
 80112d2:	bf00      	nop
 80112d4:	200008f4 	.word	0x200008f4

080112d8 <IsRequestPending>:
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
}
#endif /* LORAMAC_VERSION */

static uint8_t IsRequestPending( void )
{
 80112d8:	b480      	push	{r7}
 80112da:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 80112dc:	4b0b      	ldr	r3, [pc, #44]	@ (801130c <IsRequestPending+0x34>)
 80112de:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80112e2:	f003 0304 	and.w	r3, r3, #4
 80112e6:	b2db      	uxtb	r3, r3
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d107      	bne.n	80112fc <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 80112ec:	4b07      	ldr	r3, [pc, #28]	@ (801130c <IsRequestPending+0x34>)
 80112ee:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80112f2:	f003 0301 	and.w	r3, r3, #1
 80112f6:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 80112f8:	2b00      	cmp	r3, #0
 80112fa:	d001      	beq.n	8011300 <IsRequestPending+0x28>
    {
        return 1;
 80112fc:	2301      	movs	r3, #1
 80112fe:	e000      	b.n	8011302 <IsRequestPending+0x2a>
    }
    return 0;
 8011300:	2300      	movs	r3, #0
}
 8011302:	4618      	mov	r0, r3
 8011304:	46bd      	mov	sp, r7
 8011306:	bc80      	pop	{r7}
 8011308:	4770      	bx	lr
 801130a:	bf00      	nop
 801130c:	200008f4 	.word	0x200008f4

08011310 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 8011310:	b590      	push	{r4, r7, lr}
 8011312:	b091      	sub	sp, #68	@ 0x44
 8011314:	af02      	add	r7, sp, #8
 8011316:	6178      	str	r0, [r7, #20]
 8011318:	6139      	str	r1, [r7, #16]
 801131a:	4613      	mov	r3, r2
 801131c:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 801131e:	697b      	ldr	r3, [r7, #20]
 8011320:	2b00      	cmp	r3, #0
 8011322:	d002      	beq.n	801132a <LoRaMacInitialization+0x1a>
 8011324:	693b      	ldr	r3, [r7, #16]
 8011326:	2b00      	cmp	r3, #0
 8011328:	d101      	bne.n	801132e <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801132a:	2303      	movs	r3, #3
 801132c:	e27c      	b.n	8011828 <LoRaMacInitialization+0x518>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 801132e:	697b      	ldr	r3, [r7, #20]
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	2b00      	cmp	r3, #0
 8011334:	d00b      	beq.n	801134e <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 8011336:	697b      	ldr	r3, [r7, #20]
 8011338:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 801133a:	2b00      	cmp	r3, #0
 801133c:	d007      	beq.n	801134e <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 801133e:	697b      	ldr	r3, [r7, #20]
 8011340:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 8011342:	2b00      	cmp	r3, #0
 8011344:	d003      	beq.n	801134e <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 8011346:	697b      	ldr	r3, [r7, #20]
 8011348:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 801134a:	2b00      	cmp	r3, #0
 801134c:	d101      	bne.n	8011352 <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801134e:	2303      	movs	r3, #3
 8011350:	e26a      	b.n	8011828 <LoRaMacInitialization+0x518>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 8011352:	7bfb      	ldrb	r3, [r7, #15]
 8011354:	4618      	mov	r0, r3
 8011356:	f003 fbcf 	bl	8014af8 <RegionIsActive>
 801135a:	4603      	mov	r3, r0
 801135c:	f083 0301 	eor.w	r3, r3, #1
 8011360:	b2db      	uxtb	r3, r3
 8011362:	2b00      	cmp	r3, #0
 8011364:	d001      	beq.n	801136a <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8011366:	2309      	movs	r3, #9
 8011368:	e25e      	b.n	8011828 <LoRaMacInitialization+0x518>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 801136a:	6978      	ldr	r0, [r7, #20]
 801136c:	f002 f884 	bl	8013478 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 8011370:	f240 527c 	movw	r2, #1404	@ 0x57c
 8011374:	2100      	movs	r1, #0
 8011376:	48c7      	ldr	r0, [pc, #796]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011378:	f005 feaa 	bl	80170d0 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 801137c:	f44f 62a4 	mov.w	r2, #1312	@ 0x520
 8011380:	2100      	movs	r1, #0
 8011382:	48c5      	ldr	r0, [pc, #788]	@ (8011698 <LoRaMacInitialization+0x388>)
 8011384:	f005 fea4 	bl	80170d0 <memset1>
    // Set non zero variables to its default value
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetries = 1;
#endif /* LORAMAC_VERSION */
    Nvm.MacGroup2.Region = region;
 8011388:	4ac2      	ldr	r2, [pc, #776]	@ (8011694 <LoRaMacInitialization+0x384>)
 801138a:	7bfb      	ldrb	r3, [r7, #15]
 801138c:	f882 3040 	strb.w	r3, [r2, #64]	@ 0x40
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 8011390:	4bc0      	ldr	r3, [pc, #768]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011392:	2200      	movs	r2, #0
 8011394:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    Nvm.MacGroup2.MacParams.RepeaterSupport = false; /* ST_WORKAROUND: Keep repeater feature */
 8011398:	4bbe      	ldr	r3, [pc, #760]	@ (8011694 <LoRaMacInitialization+0x384>)
 801139a:	2200      	movs	r2, #0
 801139c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 80113a0:	4bbc      	ldr	r3, [pc, #752]	@ (8011694 <LoRaMacInitialization+0x384>)
 80113a2:	4abe      	ldr	r2, [pc, #760]	@ (801169c <LoRaMacInitialization+0x38c>)
 80113a4:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 80113a8:	2300      	movs	r3, #0
 80113aa:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    params.NvmGroup1 = &Nvm.RegionGroup1;
 80113ae:	4bbc      	ldr	r3, [pc, #752]	@ (80116a0 <LoRaMacInitialization+0x390>)
 80113b0:	61fb      	str	r3, [r7, #28]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 80113b2:	4bbc      	ldr	r3, [pc, #752]	@ (80116a4 <LoRaMacInitialization+0x394>)
 80113b4:	623b      	str	r3, [r7, #32]
    params.Bands = &RegionBands;
 80113b6:	4bbc      	ldr	r3, [pc, #752]	@ (80116a8 <LoRaMacInitialization+0x398>)
 80113b8:	627b      	str	r3, [r7, #36]	@ 0x24
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 80113ba:	4bb6      	ldr	r3, [pc, #728]	@ (8011694 <LoRaMacInitialization+0x384>)
 80113bc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80113c0:	f107 021c 	add.w	r2, r7, #28
 80113c4:	4611      	mov	r1, r2
 80113c6:	4618      	mov	r0, r3
 80113c8:	f003 fbcf 	bl	8014b6a <RegionInitDefaults>
#endif /* LORAMAC_VERSION */

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 80113cc:	230f      	movs	r3, #15
 80113ce:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80113d2:	4bb0      	ldr	r3, [pc, #704]	@ (8011694 <LoRaMacInitialization+0x384>)
 80113d4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80113d8:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80113dc:	4611      	mov	r1, r2
 80113de:	4618      	mov	r0, r3
 80113e0:	f003 fb9a 	bl	8014b18 <RegionGetPhyParam>
 80113e4:	4603      	mov	r3, r0
 80113e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 80113e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80113ea:	2b00      	cmp	r3, #0
 80113ec:	bf14      	ite	ne
 80113ee:	2301      	movne	r3, #1
 80113f0:	2300      	moveq	r3, #0
 80113f2:	b2da      	uxtb	r2, r3
 80113f4:	4ba7      	ldr	r3, [pc, #668]	@ (8011694 <LoRaMacInitialization+0x384>)
 80113f6:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108

    getPhy.Attribute = PHY_DEF_TX_POWER;
 80113fa:	230a      	movs	r3, #10
 80113fc:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011400:	4ba4      	ldr	r3, [pc, #656]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011402:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011406:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 801140a:	4611      	mov	r1, r2
 801140c:	4618      	mov	r0, r3
 801140e:	f003 fb83 	bl	8014b18 <RegionGetPhyParam>
 8011412:	4603      	mov	r3, r0
 8011414:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 8011416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011418:	b25a      	sxtb	r2, r3
 801141a:	4b9e      	ldr	r3, [pc, #632]	@ (8011694 <LoRaMacInitialization+0x384>)
 801141c:	f883 20cc 	strb.w	r2, [r3, #204]	@ 0xcc

    getPhy.Attribute = PHY_DEF_TX_DR;
 8011420:	2306      	movs	r3, #6
 8011422:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011426:	4b9b      	ldr	r3, [pc, #620]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011428:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801142c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011430:	4611      	mov	r1, r2
 8011432:	4618      	mov	r0, r3
 8011434:	f003 fb70 	bl	8014b18 <RegionGetPhyParam>
 8011438:	4603      	mov	r3, r0
 801143a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 801143c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801143e:	b25a      	sxtb	r2, r3
 8011440:	4b94      	ldr	r3, [pc, #592]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011442:	f883 20cd 	strb.w	r2, [r3, #205]	@ 0xcd

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 8011446:	2310      	movs	r3, #16
 8011448:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801144c:	4b91      	ldr	r3, [pc, #580]	@ (8011694 <LoRaMacInitialization+0x384>)
 801144e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011452:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011456:	4611      	mov	r1, r2
 8011458:	4618      	mov	r0, r3
 801145a:	f003 fb5d 	bl	8014b18 <RegionGetPhyParam>
 801145e:	4603      	mov	r3, r0
 8011460:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 8011462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011464:	4a8b      	ldr	r2, [pc, #556]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011466:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 801146a:	2311      	movs	r3, #17
 801146c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011470:	4b88      	ldr	r3, [pc, #544]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011472:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011476:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 801147a:	4611      	mov	r1, r2
 801147c:	4618      	mov	r0, r3
 801147e:	f003 fb4b 	bl	8014b18 <RegionGetPhyParam>
 8011482:	4603      	mov	r3, r0
 8011484:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 8011486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011488:	4a82      	ldr	r2, [pc, #520]	@ (8011694 <LoRaMacInitialization+0x384>)
 801148a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 801148e:	2312      	movs	r3, #18
 8011490:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011494:	4b7f      	ldr	r3, [pc, #508]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011496:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801149a:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 801149e:	4611      	mov	r1, r2
 80114a0:	4618      	mov	r0, r3
 80114a2:	f003 fb39 	bl	8014b18 <RegionGetPhyParam>
 80114a6:	4603      	mov	r3, r0
 80114a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 80114aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114ac:	4a79      	ldr	r2, [pc, #484]	@ (8011694 <LoRaMacInitialization+0x384>)
 80114ae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 80114b2:	2313      	movs	r3, #19
 80114b4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80114b8:	4b76      	ldr	r3, [pc, #472]	@ (8011694 <LoRaMacInitialization+0x384>)
 80114ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80114be:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80114c2:	4611      	mov	r1, r2
 80114c4:	4618      	mov	r0, r3
 80114c6:	f003 fb27 	bl	8014b18 <RegionGetPhyParam>
 80114ca:	4603      	mov	r3, r0
 80114cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 80114ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114d0:	4a70      	ldr	r2, [pc, #448]	@ (8011694 <LoRaMacInitialization+0x384>)
 80114d2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 80114d6:	2314      	movs	r3, #20
 80114d8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80114dc:	4b6d      	ldr	r3, [pc, #436]	@ (8011694 <LoRaMacInitialization+0x384>)
 80114de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80114e2:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80114e6:	4611      	mov	r1, r2
 80114e8:	4618      	mov	r0, r3
 80114ea:	f003 fb15 	bl	8014b18 <RegionGetPhyParam>
 80114ee:	4603      	mov	r3, r0
 80114f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 80114f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114f4:	4a67      	ldr	r2, [pc, #412]	@ (8011694 <LoRaMacInitialization+0x384>)
 80114f6:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 80114fa:	2316      	movs	r3, #22
 80114fc:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011500:	4b64      	ldr	r3, [pc, #400]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011502:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011506:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 801150a:	4611      	mov	r1, r2
 801150c:	4618      	mov	r0, r3
 801150e:	f003 fb03 	bl	8014b18 <RegionGetPhyParam>
 8011512:	4603      	mov	r3, r0
 8011514:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 8011516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011518:	b2da      	uxtb	r2, r3
 801151a:	4b5e      	ldr	r3, [pc, #376]	@ (8011694 <LoRaMacInitialization+0x384>)
 801151c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 8011520:	2317      	movs	r3, #23
 8011522:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011526:	4b5b      	ldr	r3, [pc, #364]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011528:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801152c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011530:	4611      	mov	r1, r2
 8011532:	4618      	mov	r0, r3
 8011534:	f003 faf0 	bl	8014b18 <RegionGetPhyParam>
 8011538:	4603      	mov	r3, r0
 801153a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 801153c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801153e:	4a55      	ldr	r2, [pc, #340]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011540:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 8011544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011546:	4a53      	ldr	r2, [pc, #332]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011548:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

    getPhy.Attribute = PHY_DEF_RX2_DR;
 801154c:	2318      	movs	r3, #24
 801154e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011552:	4b50      	ldr	r3, [pc, #320]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011554:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011558:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 801155c:	4611      	mov	r1, r2
 801155e:	4618      	mov	r0, r3
 8011560:	f003 fada 	bl	8014b18 <RegionGetPhyParam>
 8011564:	4603      	mov	r3, r0
 8011566:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 8011568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801156a:	b2da      	uxtb	r2, r3
 801156c:	4b49      	ldr	r3, [pc, #292]	@ (8011694 <LoRaMacInitialization+0x384>)
 801156e:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 8011572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011574:	b2da      	uxtb	r2, r3
 8011576:	4b47      	ldr	r3, [pc, #284]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011578:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 801157c:	231d      	movs	r3, #29
 801157e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011582:	4b44      	ldr	r3, [pc, #272]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011584:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011588:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 801158c:	4611      	mov	r1, r2
 801158e:	4618      	mov	r0, r3
 8011590:	f003 fac2 	bl	8014b18 <RegionGetPhyParam>
 8011594:	4603      	mov	r3, r0
 8011596:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 8011598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801159a:	b2da      	uxtb	r2, r3
 801159c:	4b3d      	ldr	r3, [pc, #244]	@ (8011694 <LoRaMacInitialization+0x384>)
 801159e:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 80115a2:	231e      	movs	r3, #30
 80115a4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80115a8:	4b3a      	ldr	r3, [pc, #232]	@ (8011694 <LoRaMacInitialization+0x384>)
 80115aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80115ae:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80115b2:	4611      	mov	r1, r2
 80115b4:	4618      	mov	r0, r3
 80115b6:	f003 faaf 	bl	8014b18 <RegionGetPhyParam>
 80115ba:	4603      	mov	r3, r0
 80115bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 80115be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115c0:	b2da      	uxtb	r2, r3
 80115c2:	4b34      	ldr	r3, [pc, #208]	@ (8011694 <LoRaMacInitialization+0x384>)
 80115c4:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 80115c8:	231f      	movs	r3, #31
 80115ca:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80115ce:	4b31      	ldr	r3, [pc, #196]	@ (8011694 <LoRaMacInitialization+0x384>)
 80115d0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80115d4:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80115d8:	4611      	mov	r1, r2
 80115da:	4618      	mov	r0, r3
 80115dc:	f003 fa9c 	bl	8014b18 <RegionGetPhyParam>
 80115e0:	4603      	mov	r3, r0
 80115e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 80115e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115e6:	4a2b      	ldr	r2, [pc, #172]	@ (8011694 <LoRaMacInitialization+0x384>)
 80115e8:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 80115ec:	2320      	movs	r3, #32
 80115ee:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80115f2:	4b28      	ldr	r3, [pc, #160]	@ (8011694 <LoRaMacInitialization+0x384>)
 80115f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80115f8:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80115fc:	4611      	mov	r1, r2
 80115fe:	4618      	mov	r0, r3
 8011600:	f003 fa8a 	bl	8014b18 <RegionGetPhyParam>
 8011604:	4603      	mov	r3, r0
 8011606:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 8011608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801160a:	4a22      	ldr	r2, [pc, #136]	@ (8011694 <LoRaMacInitialization+0x384>)
 801160c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8011610:	230b      	movs	r3, #11
 8011612:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011616:	4b1f      	ldr	r3, [pc, #124]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011618:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801161c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011620:	4611      	mov	r1, r2
 8011622:	4618      	mov	r0, r3
 8011624:	f003 fa78 	bl	8014b18 <RegionGetPhyParam>
 8011628:	4603      	mov	r3, r0
 801162a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    MacCtx.AdrAckLimit = phyParam.Value;
 801162c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801162e:	b29a      	uxth	r2, r3
 8011630:	4b19      	ldr	r3, [pc, #100]	@ (8011698 <LoRaMacInitialization+0x388>)
 8011632:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 8011636:	230c      	movs	r3, #12
 8011638:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801163c:	4b15      	ldr	r3, [pc, #84]	@ (8011694 <LoRaMacInitialization+0x384>)
 801163e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011642:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011646:	4611      	mov	r1, r2
 8011648:	4618      	mov	r0, r3
 801164a:	f003 fa65 	bl	8014b18 <RegionGetPhyParam>
 801164e:	4603      	mov	r3, r0
 8011650:	62fb      	str	r3, [r7, #44]	@ 0x2c
    MacCtx.AdrAckDelay = phyParam.Value;
 8011652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011654:	b29a      	uxth	r2, r3
 8011656:	4b10      	ldr	r3, [pc, #64]	@ (8011698 <LoRaMacInitialization+0x388>)
 8011658:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 801165c:	4b0d      	ldr	r3, [pc, #52]	@ (8011694 <LoRaMacInitialization+0x384>)
 801165e:	2201      	movs	r2, #1
 8011660:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 8011664:	4b0b      	ldr	r3, [pc, #44]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011666:	220a      	movs	r2, #10
 8011668:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 801166c:	4b09      	ldr	r3, [pc, #36]	@ (8011694 <LoRaMacInitialization+0x384>)
 801166e:	2206      	movs	r2, #6
 8011670:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 8011674:	4b07      	ldr	r3, [pc, #28]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801167a:	4a06      	ldr	r2, [pc, #24]	@ (8011694 <LoRaMacInitialization+0x384>)
 801167c:	6453      	str	r3, [r2, #68]	@ 0x44
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 801167e:	4b05      	ldr	r3, [pc, #20]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011680:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8011684:	4b03      	ldr	r3, [pc, #12]	@ (8011694 <LoRaMacInitialization+0x384>)
 8011686:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 801168a:	4b02      	ldr	r3, [pc, #8]	@ (8011694 <LoRaMacInitialization+0x384>)
 801168c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011690:	e00c      	b.n	80116ac <LoRaMacInitialization+0x39c>
 8011692:	bf00      	nop
 8011694:	20000e14 	.word	0x20000e14
 8011698:	200008f4 	.word	0x200008f4
 801169c:	01000400 	.word	0x01000400
 80116a0:	20000ff8 	.word	0x20000ff8
 80116a4:	20000ffc 	.word	0x20000ffc
 80116a8:	2000190c 	.word	0x2000190c
 80116ac:	4a60      	ldr	r2, [pc, #384]	@ (8011830 <LoRaMacInitialization+0x520>)
 80116ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 80116b0:	4b5f      	ldr	r3, [pc, #380]	@ (8011830 <LoRaMacInitialization+0x520>)
 80116b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80116b6:	4a5e      	ldr	r2, [pc, #376]	@ (8011830 <LoRaMacInitialization+0x520>)
 80116b8:	6513      	str	r3, [r2, #80]	@ 0x50
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 80116ba:	4b5d      	ldr	r3, [pc, #372]	@ (8011830 <LoRaMacInitialization+0x520>)
 80116bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80116c0:	4a5b      	ldr	r2, [pc, #364]	@ (8011830 <LoRaMacInitialization+0x520>)
 80116c2:	6553      	str	r3, [r2, #84]	@ 0x54
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 80116c4:	4b5a      	ldr	r3, [pc, #360]	@ (8011830 <LoRaMacInitialization+0x520>)
 80116c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80116ca:	4a59      	ldr	r2, [pc, #356]	@ (8011830 <LoRaMacInitialization+0x520>)
 80116cc:	6593      	str	r3, [r2, #88]	@ 0x58
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 80116ce:	4b58      	ldr	r3, [pc, #352]	@ (8011830 <LoRaMacInitialization+0x520>)
 80116d0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80116d4:	4a56      	ldr	r2, [pc, #344]	@ (8011830 <LoRaMacInitialization+0x520>)
 80116d6:	65d3      	str	r3, [r2, #92]	@ 0x5c
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 80116d8:	4b55      	ldr	r3, [pc, #340]	@ (8011830 <LoRaMacInitialization+0x520>)
 80116da:	f893 20a4 	ldrb.w	r2, [r3, #164]	@ 0xa4
 80116de:	4b54      	ldr	r3, [pc, #336]	@ (8011830 <LoRaMacInitialization+0x520>)
 80116e0:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
    params.NvmGroup1 = &Nvm.RegionGroup1;
    params.NvmGroup2 = &Nvm.RegionGroup2;
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // FPort 224 is enabled by default.
    Nvm.MacGroup2.IsCertPortOn = true;
 80116e4:	4b52      	ldr	r3, [pc, #328]	@ (8011830 <LoRaMacInitialization+0x520>)
 80116e6:	2201      	movs	r2, #1
 80116e8:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
#endif /* LORAMAC_VERSION */

    MacCtx.MacCallbacks = callbacks;
 80116ec:	4a51      	ldr	r2, [pc, #324]	@ (8011834 <LoRaMacInitialization+0x524>)
 80116ee:	693b      	ldr	r3, [r7, #16]
 80116f0:	f8c2 3348 	str.w	r3, [r2, #840]	@ 0x348
    ResetMacParameters( );
 80116f4:	f7ff f8d6 	bl	80108a4 <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 80116f8:	4b4d      	ldr	r3, [pc, #308]	@ (8011830 <LoRaMacInitialization+0x520>)
 80116fa:	2201      	movs	r2, #1
 80116fc:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105

    MacCtx.MacPrimitives = primitives;
 8011700:	4a4c      	ldr	r2, [pc, #304]	@ (8011834 <LoRaMacInitialization+0x524>)
 8011702:	697b      	ldr	r3, [r7, #20]
 8011704:	f8c2 3344 	str.w	r3, [r2, #836]	@ 0x344
    MacCtx.MacFlags.Value = 0;
 8011708:	4b4a      	ldr	r3, [pc, #296]	@ (8011834 <LoRaMacInitialization+0x524>)
 801170a:	2200      	movs	r2, #0
 801170c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    MacCtx.MacState = LORAMAC_STOPPED;
 8011710:	4b48      	ldr	r3, [pc, #288]	@ (8011834 <LoRaMacInitialization+0x524>)
 8011712:	2201      	movs	r2, #1
 8011714:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 8011718:	4b45      	ldr	r3, [pc, #276]	@ (8011830 <LoRaMacInitialization+0x520>)
 801171a:	2200      	movs	r2, #0
 801171c:	62da      	str	r2, [r3, #44]	@ 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 801171e:	4b44      	ldr	r3, [pc, #272]	@ (8011830 <LoRaMacInitialization+0x520>)
 8011720:	2200      	movs	r2, #0
 8011722:	631a      	str	r2, [r3, #48]	@ 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 8011724:	2300      	movs	r3, #0
 8011726:	9300      	str	r3, [sp, #0]
 8011728:	4b43      	ldr	r3, [pc, #268]	@ (8011838 <LoRaMacInitialization+0x528>)
 801172a:	2200      	movs	r2, #0
 801172c:	f04f 31ff 	mov.w	r1, #4294967295
 8011730:	4842      	ldr	r0, [pc, #264]	@ (801183c <LoRaMacInitialization+0x52c>)
 8011732:	f009 fd3b 	bl	801b1ac <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 8011736:	2300      	movs	r3, #0
 8011738:	9300      	str	r3, [sp, #0]
 801173a:	4b41      	ldr	r3, [pc, #260]	@ (8011840 <LoRaMacInitialization+0x530>)
 801173c:	2200      	movs	r2, #0
 801173e:	f04f 31ff 	mov.w	r1, #4294967295
 8011742:	4840      	ldr	r0, [pc, #256]	@ (8011844 <LoRaMacInitialization+0x534>)
 8011744:	f009 fd32 	bl	801b1ac <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 8011748:	2300      	movs	r3, #0
 801174a:	9300      	str	r3, [sp, #0]
 801174c:	4b3e      	ldr	r3, [pc, #248]	@ (8011848 <LoRaMacInitialization+0x538>)
 801174e:	2200      	movs	r2, #0
 8011750:	f04f 31ff 	mov.w	r1, #4294967295
 8011754:	483d      	ldr	r0, [pc, #244]	@ (801184c <LoRaMacInitialization+0x53c>)
 8011756:	f009 fd29 	bl	801b1ac <UTIL_TIMER_Create>
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    TimerInit( &MacCtx.RetransmitTimeoutTimer, OnRetransmitTimeoutTimerEvent );
 801175a:	2300      	movs	r3, #0
 801175c:	9300      	str	r3, [sp, #0]
 801175e:	4b3c      	ldr	r3, [pc, #240]	@ (8011850 <LoRaMacInitialization+0x540>)
 8011760:	2200      	movs	r2, #0
 8011762:	f04f 31ff 	mov.w	r1, #4294967295
 8011766:	483b      	ldr	r0, [pc, #236]	@ (8011854 <LoRaMacInitialization+0x544>)
 8011768:	f009 fd20 	bl	801b1ac <UTIL_TIMER_Create>
#endif /* LORAMAC_VERSION */

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 801176c:	4c30      	ldr	r4, [pc, #192]	@ (8011830 <LoRaMacInitialization+0x520>)
 801176e:	463b      	mov	r3, r7
 8011770:	4618      	mov	r0, r3
 8011772:	f009 f891 	bl	801a898 <SysTimeGetMcuTime>
 8011776:	f504 7388 	add.w	r3, r4, #272	@ 0x110
 801177a:	463a      	mov	r2, r7
 801177c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011780:	e883 0003 	stmia.w	r3, {r0, r1}

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Initialize MAC radio events
    LoRaMacRadioEvents.Value = 0;
 8011784:	4b34      	ldr	r3, [pc, #208]	@ (8011858 <LoRaMacInitialization+0x548>)
 8011786:	2200      	movs	r2, #0
 8011788:	601a      	str	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 801178a:	4b2a      	ldr	r3, [pc, #168]	@ (8011834 <LoRaMacInitialization+0x524>)
 801178c:	4a33      	ldr	r2, [pc, #204]	@ (801185c <LoRaMacInitialization+0x54c>)
 801178e:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 8011792:	4b28      	ldr	r3, [pc, #160]	@ (8011834 <LoRaMacInitialization+0x524>)
 8011794:	4a32      	ldr	r2, [pc, #200]	@ (8011860 <LoRaMacInitialization+0x550>)
 8011796:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 801179a:	4b26      	ldr	r3, [pc, #152]	@ (8011834 <LoRaMacInitialization+0x524>)
 801179c:	4a31      	ldr	r2, [pc, #196]	@ (8011864 <LoRaMacInitialization+0x554>)
 801179e:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 80117a2:	4b24      	ldr	r3, [pc, #144]	@ (8011834 <LoRaMacInitialization+0x524>)
 80117a4:	4a30      	ldr	r2, [pc, #192]	@ (8011868 <LoRaMacInitialization+0x558>)
 80117a6:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 80117aa:	4b22      	ldr	r3, [pc, #136]	@ (8011834 <LoRaMacInitialization+0x524>)
 80117ac:	4a2f      	ldr	r2, [pc, #188]	@ (801186c <LoRaMacInitialization+0x55c>)
 80117ae:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
    Radio.Init( &MacCtx.RadioEvents );
 80117b2:	4b2f      	ldr	r3, [pc, #188]	@ (8011870 <LoRaMacInitialization+0x560>)
 80117b4:	681b      	ldr	r3, [r3, #0]
 80117b6:	482f      	ldr	r0, [pc, #188]	@ (8011874 <LoRaMacInitialization+0x564>)
 80117b8:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement, callbacks->GetUniqueId ) != SECURE_ELEMENT_SUCCESS ) /* ST_WORKAROUND: Add unique ID callback as input parameter */
 80117ba:	693b      	ldr	r3, [r7, #16]
 80117bc:	689b      	ldr	r3, [r3, #8]
 80117be:	4619      	mov	r1, r3
 80117c0:	482d      	ldr	r0, [pc, #180]	@ (8011878 <LoRaMacInitialization+0x568>)
 80117c2:	f7fa fb87 	bl	800bed4 <SecureElementInit>
 80117c6:	4603      	mov	r3, r0
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	d001      	beq.n	80117d0 <LoRaMacInitialization+0x4c0>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 80117cc:	2311      	movs	r3, #17
 80117ce:	e02b      	b.n	8011828 <LoRaMacInitialization+0x518>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 80117d0:	4817      	ldr	r0, [pc, #92]	@ (8011830 <LoRaMacInitialization+0x520>)
 80117d2:	f002 faf9 	bl	8013dc8 <LoRaMacCryptoInit>
 80117d6:	4603      	mov	r3, r0
 80117d8:	2b00      	cmp	r3, #0
 80117da:	d001      	beq.n	80117e0 <LoRaMacInitialization+0x4d0>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 80117dc:	2311      	movs	r3, #17
 80117de:	e023      	b.n	8011828 <LoRaMacInitialization+0x518>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 80117e0:	f001 fc1c 	bl	801301c <LoRaMacCommandsInit>
 80117e4:	4603      	mov	r3, r0
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	d001      	beq.n	80117ee <LoRaMacInitialization+0x4de>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80117ea:	2313      	movs	r3, #19
 80117ec:	e01c      	b.n	8011828 <LoRaMacInitialization+0x518>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 80117ee:	4823      	ldr	r0, [pc, #140]	@ (801187c <LoRaMacInitialization+0x56c>)
 80117f0:	f002 fb8a 	bl	8013f08 <LoRaMacCryptoSetMulticastReference>
 80117f4:	4603      	mov	r3, r0
 80117f6:	2b00      	cmp	r3, #0
 80117f8:	d001      	beq.n	80117fe <LoRaMacInitialization+0x4ee>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 80117fa:	2311      	movs	r3, #17
 80117fc:	e014      	b.n	8011828 <LoRaMacInitialization+0x518>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 80117fe:	4b1c      	ldr	r3, [pc, #112]	@ (8011870 <LoRaMacInitialization+0x560>)
 8011800:	695b      	ldr	r3, [r3, #20]
 8011802:	4798      	blx	r3
 8011804:	4603      	mov	r3, r0
 8011806:	4618      	mov	r0, r3
 8011808:	f005 fc02 	bl	8017010 <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 801180c:	4b18      	ldr	r3, [pc, #96]	@ (8011870 <LoRaMacInitialization+0x560>)
 801180e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011810:	4a07      	ldr	r2, [pc, #28]	@ (8011830 <LoRaMacInitialization+0x520>)
 8011812:	f892 2105 	ldrb.w	r2, [r2, #261]	@ 0x105
 8011816:	4610      	mov	r0, r2
 8011818:	4798      	blx	r3
    Radio.Sleep( );
 801181a:	4b15      	ldr	r3, [pc, #84]	@ (8011870 <LoRaMacInitialization+0x560>)
 801181c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801181e:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8011820:	2001      	movs	r0, #1
 8011822:	f7fd fac7 	bl	800edb4 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 8011826:	2300      	movs	r3, #0
}
 8011828:	4618      	mov	r0, r3
 801182a:	373c      	adds	r7, #60	@ 0x3c
 801182c:	46bd      	mov	sp, r7
 801182e:	bd90      	pop	{r4, r7, pc}
 8011830:	20000e14 	.word	0x20000e14
 8011834:	200008f4 	.word	0x200008f4
 8011838:	0800f369 	.word	0x0800f369
 801183c:	20000c5c 	.word	0x20000c5c
 8011840:	0800f3f9 	.word	0x0800f3f9
 8011844:	20000c74 	.word	0x20000c74
 8011848:	0800f471 	.word	0x0800f471
 801184c:	20000c8c 	.word	0x20000c8c
 8011850:	0800f4f1 	.word	0x0800f4f1
 8011854:	20000cf8 	.word	0x20000cf8
 8011858:	2000199c 	.word	0x2000199c
 801185c:	0800de69 	.word	0x0800de69
 8011860:	0800dee1 	.word	0x0800dee1
 8011864:	0800dfc1 	.word	0x0800dfc1
 8011868:	0800df75 	.word	0x0800df75
 801186c:	0800dffd 	.word	0x0800dffd
 8011870:	0801f51c 	.word	0x0801f51c
 8011874:	20000c40 	.word	0x20000c40
 8011878:	20000f38 	.word	0x20000f38
 801187c:	20000eec 	.word	0x20000eec

08011880 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 8011880:	b480      	push	{r7}
 8011882:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 8011884:	4b04      	ldr	r3, [pc, #16]	@ (8011898 <LoRaMacStart+0x18>)
 8011886:	2200      	movs	r2, #0
 8011888:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    return LORAMAC_STATUS_OK;
 801188c:	2300      	movs	r3, #0
}
 801188e:	4618      	mov	r0, r3
 8011890:	46bd      	mov	sp, r7
 8011892:	bc80      	pop	{r7}
 8011894:	4770      	bx	lr
 8011896:	bf00      	nop
 8011898:	200008f4 	.word	0x200008f4

0801189c <LoRaMacStop>:

LoRaMacStatus_t LoRaMacStop( void )
{
 801189c:	b580      	push	{r7, lr}
 801189e:	af00      	add	r7, sp, #0
    if( LoRaMacIsBusy( ) == false )
 80118a0:	f7fd fa68 	bl	800ed74 <LoRaMacIsBusy>
 80118a4:	4603      	mov	r3, r0
 80118a6:	f083 0301 	eor.w	r3, r3, #1
 80118aa:	b2db      	uxtb	r3, r3
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	d005      	beq.n	80118bc <LoRaMacStop+0x20>
    {
        MacCtx.MacState = LORAMAC_STOPPED;
 80118b0:	4b07      	ldr	r3, [pc, #28]	@ (80118d0 <LoRaMacStop+0x34>)
 80118b2:	2201      	movs	r2, #1
 80118b4:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
        return LORAMAC_STATUS_OK;
 80118b8:	2300      	movs	r3, #0
 80118ba:	e007      	b.n	80118cc <LoRaMacStop+0x30>
    }
    else if(  MacCtx.MacState == LORAMAC_STOPPED )
 80118bc:	4b04      	ldr	r3, [pc, #16]	@ (80118d0 <LoRaMacStop+0x34>)
 80118be:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80118c2:	2b01      	cmp	r3, #1
 80118c4:	d101      	bne.n	80118ca <LoRaMacStop+0x2e>
    {
        return LORAMAC_STATUS_OK;
 80118c6:	2300      	movs	r3, #0
 80118c8:	e000      	b.n	80118cc <LoRaMacStop+0x30>
    }
    return LORAMAC_STATUS_BUSY;
 80118ca:	2301      	movs	r3, #1
}
 80118cc:	4618      	mov	r0, r3
 80118ce:	bd80      	pop	{r7, pc}
 80118d0:	200008f4 	.word	0x200008f4

080118d4 <LoRaMacHalt>:

LoRaMacStatus_t LoRaMacHalt( void )
{
 80118d4:	b580      	push	{r7, lr}
 80118d6:	af00      	add	r7, sp, #0
    // Stop Timers
    TimerStop( &MacCtx.TxDelayedTimer );
 80118d8:	4812      	ldr	r0, [pc, #72]	@ (8011924 <LoRaMacHalt+0x50>)
 80118da:	f009 fd0b 	bl	801b2f4 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer1 );
 80118de:	4812      	ldr	r0, [pc, #72]	@ (8011928 <LoRaMacHalt+0x54>)
 80118e0:	f009 fd08 	bl	801b2f4 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer2 );
 80118e4:	4811      	ldr	r0, [pc, #68]	@ (801192c <LoRaMacHalt+0x58>)
 80118e6:	f009 fd05 	bl	801b2f4 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.AckTimeoutTimer );
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 80118ea:	4811      	ldr	r0, [pc, #68]	@ (8011930 <LoRaMacHalt+0x5c>)
 80118ec:	f009 fd02 	bl	801b2f4 <UTIL_TIMER_Stop>
#endif /* LORAMAC_VERSION */

    // Take care about class B
    LoRaMacClassBHaltBeaconing( );
 80118f0:	f001 fa04 	bl	8012cfc <LoRaMacClassBHaltBeaconing>

    // Switch off Radio
    Radio.Sleep( );
 80118f4:	4b0f      	ldr	r3, [pc, #60]	@ (8011934 <LoRaMacHalt+0x60>)
 80118f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80118f8:	4798      	blx	r3

    MacCtx.MacState = LORAMAC_IDLE;
 80118fa:	4b0f      	ldr	r3, [pc, #60]	@ (8011938 <LoRaMacHalt+0x64>)
 80118fc:	2200      	movs	r2, #0
 80118fe:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    LoRaMacHandleNvm( &Nvm );
 8011902:	480e      	ldr	r0, [pc, #56]	@ (801193c <LoRaMacHalt+0x68>)
 8011904:	f7fd fc0c 	bl	800f120 <LoRaMacHandleNvm>

    // Preserve the Nvm context if data retention
    memcpy1( ( uint8_t* ) &NvmBackup, ( uint8_t* ) &Nvm, sizeof( LoRaMacNvmData_t ) );
 8011908:	f240 527c 	movw	r2, #1404	@ 0x57c
 801190c:	490b      	ldr	r1, [pc, #44]	@ (801193c <LoRaMacHalt+0x68>)
 801190e:	480c      	ldr	r0, [pc, #48]	@ (8011940 <LoRaMacHalt+0x6c>)
 8011910:	f005 fba3 	bl	801705a <memcpy1>

    MacCtx.MacState = LORAMAC_STOPPED;
 8011914:	4b08      	ldr	r3, [pc, #32]	@ (8011938 <LoRaMacHalt+0x64>)
 8011916:	2201      	movs	r2, #1
 8011918:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 801191c:	2300      	movs	r3, #0
}
 801191e:	4618      	mov	r0, r3
 8011920:	bd80      	pop	{r7, pc}
 8011922:	bf00      	nop
 8011924:	20000c5c 	.word	0x20000c5c
 8011928:	20000c74 	.word	0x20000c74
 801192c:	20000c8c 	.word	0x20000c8c
 8011930:	20000cf8 	.word	0x20000cf8
 8011934:	0801f51c 	.word	0x0801f51c
 8011938:	200008f4 	.word	0x200008f4
 801193c:	20000e14 	.word	0x20000e14
 8011940:	20001390 	.word	0x20001390

08011944 <LoRaMacQueryTxPossible>:

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 8011944:	b590      	push	{r4, r7, lr}
 8011946:	b08d      	sub	sp, #52	@ 0x34
 8011948:	af02      	add	r7, sp, #8
 801194a:	4603      	mov	r3, r0
 801194c:	6039      	str	r1, [r7, #0]
 801194e:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8011950:	4b42      	ldr	r3, [pc, #264]	@ (8011a5c <LoRaMacQueryTxPossible+0x118>)
 8011952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011954:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8011956:	4b41      	ldr	r3, [pc, #260]	@ (8011a5c <LoRaMacQueryTxPossible+0x118>)
 8011958:	f993 30cd 	ldrsb.w	r3, [r3, #205]	@ 0xcd
 801195c:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 801195e:	4b3f      	ldr	r3, [pc, #252]	@ (8011a5c <LoRaMacQueryTxPossible+0x118>)
 8011960:	f993 30cc 	ldrsb.w	r3, [r3, #204]	@ 0xcc
 8011964:	73bb      	strb	r3, [r7, #14]
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    uint8_t nbTrans = MacCtx.ChannelsNbTransCounter;
 8011966:	4b3e      	ldr	r3, [pc, #248]	@ (8011a60 <LoRaMacQueryTxPossible+0x11c>)
 8011968:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 801196c:	737b      	strb	r3, [r7, #13]
#endif /* LORAMAC_VERSION */
    size_t macCmdsSize = 0;
 801196e:	2300      	movs	r3, #0
 8011970:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 8011972:	683b      	ldr	r3, [r7, #0]
 8011974:	2b00      	cmp	r3, #0
 8011976:	d101      	bne.n	801197c <LoRaMacQueryTxPossible+0x38>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011978:	2303      	movs	r3, #3
 801197a:	e06b      	b.n	8011a54 <LoRaMacQueryTxPossible+0x110>

    // Setup ADR request
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
#endif /* LORAMAC_VERSION */
    adrNext.UpdateChanMask = false;
 801197c:	2300      	movs	r3, #0
 801197e:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8011980:	4b36      	ldr	r3, [pc, #216]	@ (8011a5c <LoRaMacQueryTxPossible+0x118>)
 8011982:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8011986:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8011988:	4b34      	ldr	r3, [pc, #208]	@ (8011a5c <LoRaMacQueryTxPossible+0x118>)
 801198a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801198c:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 801198e:	4b34      	ldr	r3, [pc, #208]	@ (8011a60 <LoRaMacQueryTxPossible+0x11c>)
 8011990:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8011994:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 8011996:	4b32      	ldr	r3, [pc, #200]	@ (8011a60 <LoRaMacQueryTxPossible+0x11c>)
 8011998:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 801199c:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 801199e:	4b2f      	ldr	r3, [pc, #188]	@ (8011a5c <LoRaMacQueryTxPossible+0x118>)
 80119a0:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80119a4:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 80119a8:	4b2c      	ldr	r3, [pc, #176]	@ (8011a5c <LoRaMacQueryTxPossible+0x118>)
 80119aa:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80119ae:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    adrNext.NbTrans = MacCtx.ChannelsNbTransCounter;
 80119b2:	4b2b      	ldr	r3, [pc, #172]	@ (8011a60 <LoRaMacQueryTxPossible+0x11c>)
 80119b4:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80119b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80119bc:	4b27      	ldr	r3, [pc, #156]	@ (8011a5c <LoRaMacQueryTxPossible+0x118>)
 80119be:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80119c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 80119c6:	4b25      	ldr	r3, [pc, #148]	@ (8011a5c <LoRaMacQueryTxPossible+0x118>)
 80119c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80119cc:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &nbTrans, &adrAckCounter );
 80119d0:	f107 040d 	add.w	r4, r7, #13
 80119d4:	f107 020e 	add.w	r2, r7, #14
 80119d8:	f107 010f 	add.w	r1, r7, #15
 80119dc:	f107 0014 	add.w	r0, r7, #20
 80119e0:	f107 0310 	add.w	r3, r7, #16
 80119e4:	9300      	str	r3, [sp, #0]
 80119e6:	4623      	mov	r3, r4
 80119e8:	f001 f852 	bl	8012a90 <LoRaMacAdrCalcNext>
#endif /* LORAMAC_VERSION */

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 80119ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80119f0:	4618      	mov	r0, r3
 80119f2:	f7fd feb9 	bl	800f768 <GetMaxAppPayloadWithoutFOptsLength>
 80119f6:	4603      	mov	r3, r0
 80119f8:	461a      	mov	r2, r3
 80119fa:	683b      	ldr	r3, [r7, #0]
 80119fc:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 80119fe:	f107 0308 	add.w	r3, r7, #8
 8011a02:	4618      	mov	r0, r3
 8011a04:	f001 fbd8 	bl	80131b8 <LoRaMacCommandsGetSizeSerializedCmds>
 8011a08:	4603      	mov	r3, r0
 8011a0a:	2b00      	cmp	r3, #0
 8011a0c:	d001      	beq.n	8011a12 <LoRaMacQueryTxPossible+0xce>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011a0e:	2313      	movs	r3, #19
 8011a10:	e020      	b.n	8011a54 <LoRaMacQueryTxPossible+0x110>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 8011a12:	68bb      	ldr	r3, [r7, #8]
 8011a14:	2b0f      	cmp	r3, #15
 8011a16:	d819      	bhi.n	8011a4c <LoRaMacQueryTxPossible+0x108>
 8011a18:	683b      	ldr	r3, [r7, #0]
 8011a1a:	785b      	ldrb	r3, [r3, #1]
 8011a1c:	461a      	mov	r2, r3
 8011a1e:	68bb      	ldr	r3, [r7, #8]
 8011a20:	429a      	cmp	r2, r3
 8011a22:	d313      	bcc.n	8011a4c <LoRaMacQueryTxPossible+0x108>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8011a24:	683b      	ldr	r3, [r7, #0]
 8011a26:	785a      	ldrb	r2, [r3, #1]
 8011a28:	68bb      	ldr	r3, [r7, #8]
 8011a2a:	b2db      	uxtb	r3, r3
 8011a2c:	1ad3      	subs	r3, r2, r3
 8011a2e:	b2da      	uxtb	r2, r3
 8011a30:	683b      	ldr	r3, [r7, #0]
 8011a32:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8011a34:	683b      	ldr	r3, [r7, #0]
 8011a36:	785b      	ldrb	r3, [r3, #1]
 8011a38:	4619      	mov	r1, r3
 8011a3a:	79fa      	ldrb	r2, [r7, #7]
 8011a3c:	68bb      	ldr	r3, [r7, #8]
 8011a3e:	4413      	add	r3, r2
 8011a40:	4299      	cmp	r1, r3
 8011a42:	d301      	bcc.n	8011a48 <LoRaMacQueryTxPossible+0x104>
        {
            return LORAMAC_STATUS_OK;
 8011a44:	2300      	movs	r3, #0
 8011a46:	e005      	b.n	8011a54 <LoRaMacQueryTxPossible+0x110>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 8011a48:	2308      	movs	r3, #8
 8011a4a:	e003      	b.n	8011a54 <LoRaMacQueryTxPossible+0x110>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 8011a4c:	683b      	ldr	r3, [r7, #0]
 8011a4e:	2200      	movs	r2, #0
 8011a50:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 8011a52:	2308      	movs	r3, #8
    }
}
 8011a54:	4618      	mov	r0, r3
 8011a56:	372c      	adds	r7, #44	@ 0x2c
 8011a58:	46bd      	mov	sp, r7
 8011a5a:	bd90      	pop	{r4, r7, pc}
 8011a5c:	20000e14 	.word	0x20000e14
 8011a60:	200008f4 	.word	0x200008f4

08011a64 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 8011a64:	b590      	push	{r4, r7, lr}
 8011a66:	b087      	sub	sp, #28
 8011a68:	af00      	add	r7, sp, #0
 8011a6a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8011a6c:	2300      	movs	r3, #0
 8011a6e:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	d101      	bne.n	8011a7a <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011a76:	2303      	movs	r3, #3
 8011a78:	e191      	b.n	8011d9e <LoRaMacMibGetRequestConfirm+0x33a>
    }

    switch( mibGet->Type )
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	781b      	ldrb	r3, [r3, #0]
 8011a7e:	2b39      	cmp	r3, #57	@ 0x39
 8011a80:	f200 8186 	bhi.w	8011d90 <LoRaMacMibGetRequestConfirm+0x32c>
 8011a84:	a201      	add	r2, pc, #4	@ (adr r2, 8011a8c <LoRaMacMibGetRequestConfirm+0x28>)
 8011a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011a8a:	bf00      	nop
 8011a8c:	08011b75 	.word	0x08011b75
 8011a90:	08011b81 	.word	0x08011b81
 8011a94:	08011b8d 	.word	0x08011b8d
 8011a98:	08011b99 	.word	0x08011b99
 8011a9c:	08011ba5 	.word	0x08011ba5
 8011aa0:	08011bb1 	.word	0x08011bb1
 8011aa4:	08011bbd 	.word	0x08011bbd
 8011aa8:	08011d91 	.word	0x08011d91
 8011aac:	08011d91 	.word	0x08011d91
 8011ab0:	08011d91 	.word	0x08011d91
 8011ab4:	08011d91 	.word	0x08011d91
 8011ab8:	08011d91 	.word	0x08011d91
 8011abc:	08011d91 	.word	0x08011d91
 8011ac0:	08011d91 	.word	0x08011d91
 8011ac4:	08011d91 	.word	0x08011d91
 8011ac8:	08011bc9 	.word	0x08011bc9
 8011acc:	08011bd5 	.word	0x08011bd5
 8011ad0:	08011be1 	.word	0x08011be1
 8011ad4:	08011c03 	.word	0x08011c03
 8011ad8:	08011c15 	.word	0x08011c15
 8011adc:	08011c27 	.word	0x08011c27
 8011ae0:	08011c39 	.word	0x08011c39
 8011ae4:	08011c6d 	.word	0x08011c6d
 8011ae8:	08011c4b 	.word	0x08011c4b
 8011aec:	08011c8f 	.word	0x08011c8f
 8011af0:	08011c9b 	.word	0x08011c9b
 8011af4:	08011ca5 	.word	0x08011ca5
 8011af8:	08011caf 	.word	0x08011caf
 8011afc:	08011cb9 	.word	0x08011cb9
 8011b00:	08011cc3 	.word	0x08011cc3
 8011b04:	08011ccd 	.word	0x08011ccd
 8011b08:	08011cf9 	.word	0x08011cf9
 8011b0c:	08011d05 	.word	0x08011d05
 8011b10:	08011d1d 	.word	0x08011d1d
 8011b14:	08011d11 	.word	0x08011d11
 8011b18:	08011d29 	.word	0x08011d29
 8011b1c:	08011d33 	.word	0x08011d33
 8011b20:	08011d3f 	.word	0x08011d3f
 8011b24:	08011d59 	.word	0x08011d59
 8011b28:	08011d49 	.word	0x08011d49
 8011b2c:	08011d51 	.word	0x08011d51
 8011b30:	08011d91 	.word	0x08011d91
 8011b34:	08011d65 	.word	0x08011d65
 8011b38:	08011d91 	.word	0x08011d91
 8011b3c:	08011d91 	.word	0x08011d91
 8011b40:	08011d91 	.word	0x08011d91
 8011b44:	08011d91 	.word	0x08011d91
 8011b48:	08011d91 	.word	0x08011d91
 8011b4c:	08011d91 	.word	0x08011d91
 8011b50:	08011d91 	.word	0x08011d91
 8011b54:	08011d91 	.word	0x08011d91
 8011b58:	08011d91 	.word	0x08011d91
 8011b5c:	08011d91 	.word	0x08011d91
 8011b60:	08011d91 	.word	0x08011d91
 8011b64:	08011d91 	.word	0x08011d91
 8011b68:	08011d91 	.word	0x08011d91
 8011b6c:	08011d79 	.word	0x08011d79
 8011b70:	08011d85 	.word	0x08011d85
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 8011b74:	4b8c      	ldr	r3, [pc, #560]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011b76:	f893 2104 	ldrb.w	r2, [r3, #260]	@ 0x104
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	711a      	strb	r2, [r3, #4]
            break;
 8011b7e:	e10d      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8011b80:	4b89      	ldr	r3, [pc, #548]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011b82:	f893 211c 	ldrb.w	r2, [r3, #284]	@ 0x11c
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	711a      	strb	r2, [r3, #4]
            break;
 8011b8a:	e107      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 8011b8c:	f7fa fc76 	bl	800c47c <SecureElementGetDevEui>
 8011b90:	4602      	mov	r2, r0
 8011b92:	687b      	ldr	r3, [r7, #4]
 8011b94:	605a      	str	r2, [r3, #4]
            break;
 8011b96:	e101      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 8011b98:	f7fa fc92 	bl	800c4c0 <SecureElementGetJoinEui>
 8011b9c:	4602      	mov	r2, r0
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	605a      	str	r2, [r3, #4]
            break;
 8011ba2:	e0fb      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 8011ba4:	4b80      	ldr	r3, [pc, #512]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011ba6:	f893 2106 	ldrb.w	r2, [r3, #262]	@ 0x106
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	711a      	strb	r2, [r3, #4]
            break;
 8011bae:	e0f5      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 8011bb0:	4b7d      	ldr	r3, [pc, #500]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011bb2:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	605a      	str	r2, [r3, #4]
            break;
 8011bba:	e0ef      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = Nvm.MacGroup2.DevAddr;
 8011bbc:	4b7a      	ldr	r3, [pc, #488]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011bbe:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8011bc2:	687b      	ldr	r3, [r7, #4]
 8011bc4:	605a      	str	r2, [r3, #4]
            break;
 8011bc6:	e0e9      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 8011bc8:	4b77      	ldr	r3, [pc, #476]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011bca:	f893 2105 	ldrb.w	r2, [r3, #261]	@ 0x105
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	711a      	strb	r2, [r3, #4]
            break;
 8011bd2:	e0e3      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8011bd4:	4b74      	ldr	r3, [pc, #464]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011bd6:	f893 2080 	ldrb.w	r2, [r3, #128]	@ 0x80
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	711a      	strb	r2, [r3, #4]
            break;
 8011bde:	e0dd      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        /* ST_WORKAROUND_END */
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8011be0:	231c      	movs	r3, #28
 8011be2:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011be4:	4b70      	ldr	r3, [pc, #448]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011be6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011bea:	f107 0210 	add.w	r2, r7, #16
 8011bee:	4611      	mov	r1, r2
 8011bf0:	4618      	mov	r0, r3
 8011bf2:	f002 ff91 	bl	8014b18 <RegionGetPhyParam>
 8011bf6:	4603      	mov	r3, r0
 8011bf8:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 8011bfa:	68fa      	ldr	r2, [r7, #12]
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	605a      	str	r2, [r3, #4]
            break;
 8011c00:	e0cc      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 8011c02:	687b      	ldr	r3, [r7, #4]
 8011c04:	4a68      	ldr	r2, [pc, #416]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011c06:	3304      	adds	r3, #4
 8011c08:	3264      	adds	r2, #100	@ 0x64
 8011c0a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011c0e:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8011c12:	e0c3      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	4a64      	ldr	r2, [pc, #400]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011c18:	3304      	adds	r3, #4
 8011c1a:	32a8      	adds	r2, #168	@ 0xa8
 8011c1c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011c20:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8011c24:	e0ba      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	4a5f      	ldr	r2, [pc, #380]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011c2a:	3304      	adds	r3, #4
 8011c2c:	326c      	adds	r2, #108	@ 0x6c
 8011c2e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011c32:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8011c36:	e0b1      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	4a5b      	ldr	r2, [pc, #364]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011c3c:	3304      	adds	r3, #4
 8011c3e:	32b0      	adds	r2, #176	@ 0xb0
 8011c40:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011c44:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8011c48:	e0a8      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 8011c4a:	231a      	movs	r3, #26
 8011c4c:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011c4e:	4b56      	ldr	r3, [pc, #344]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011c50:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011c54:	f107 0210 	add.w	r2, r7, #16
 8011c58:	4611      	mov	r1, r2
 8011c5a:	4618      	mov	r0, r3
 8011c5c:	f002 ff5c 	bl	8014b18 <RegionGetPhyParam>
 8011c60:	4603      	mov	r3, r0
 8011c62:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 8011c64:	68fa      	ldr	r2, [r7, #12]
 8011c66:	687b      	ldr	r3, [r7, #4]
 8011c68:	605a      	str	r2, [r3, #4]
            break;
 8011c6a:	e097      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 8011c6c:	2319      	movs	r3, #25
 8011c6e:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011c70:	4b4d      	ldr	r3, [pc, #308]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011c72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011c76:	f107 0210 	add.w	r2, r7, #16
 8011c7a:	4611      	mov	r1, r2
 8011c7c:	4618      	mov	r0, r3
 8011c7e:	f002 ff4b 	bl	8014b18 <RegionGetPhyParam>
 8011c82:	4603      	mov	r3, r0
 8011c84:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 8011c86:	68fa      	ldr	r2, [r7, #12]
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	605a      	str	r2, [r3, #4]
            break;
 8011c8c:	e086      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8011c8e:	4b46      	ldr	r3, [pc, #280]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011c90:	f893 2060 	ldrb.w	r2, [r3, #96]	@ 0x60
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	711a      	strb	r2, [r3, #4]
            break;
 8011c98:	e080      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 8011c9a:	4b43      	ldr	r3, [pc, #268]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011c9c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	605a      	str	r2, [r3, #4]
            break;
 8011ca2:	e07b      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 8011ca4:	4b40      	ldr	r3, [pc, #256]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011ca6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	605a      	str	r2, [r3, #4]
            break;
 8011cac:	e076      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 8011cae:	4b3e      	ldr	r3, [pc, #248]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011cb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	605a      	str	r2, [r3, #4]
            break;
 8011cb6:	e071      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 8011cb8:	4b3b      	ldr	r3, [pc, #236]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011cba:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	605a      	str	r2, [r3, #4]
            break;
 8011cc0:	e06c      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 8011cc2:	4b39      	ldr	r3, [pc, #228]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011cc4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	605a      	str	r2, [r3, #4]
            break;
 8011cca:	e067      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MIB_CHANNELS_MIN_TX_DATARATE:
        {
            getPhy.Attribute = PHY_MIN_TX_DR;
 8011ccc:	2302      	movs	r3, #2
 8011cce:	743b      	strb	r3, [r7, #16]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8011cd0:	4b35      	ldr	r3, [pc, #212]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011cd2:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8011cd6:	74bb      	strb	r3, [r7, #18]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011cd8:	4b33      	ldr	r3, [pc, #204]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011cda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011cde:	f107 0210 	add.w	r2, r7, #16
 8011ce2:	4611      	mov	r1, r2
 8011ce4:	4618      	mov	r0, r3
 8011ce6:	f002 ff17 	bl	8014b18 <RegionGetPhyParam>
 8011cea:	4603      	mov	r3, r0
 8011cec:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMinTxDatarate = phyParam.Value;
 8011cee:	68fb      	ldr	r3, [r7, #12]
 8011cf0:	b25a      	sxtb	r2, r3
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	711a      	strb	r2, [r3, #4]
            break;
 8011cf6:	e051      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
#endif /* LORAMAC_VERSION */
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8011cf8:	4b2b      	ldr	r3, [pc, #172]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011cfa:	f993 20cd 	ldrsb.w	r2, [r3, #205]	@ 0xcd
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	711a      	strb	r2, [r3, #4]
            break;
 8011d02:	e04b      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8011d04:	4b28      	ldr	r3, [pc, #160]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011d06:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	711a      	strb	r2, [r3, #4]
            break;
 8011d0e:	e045      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8011d10:	4b25      	ldr	r3, [pc, #148]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011d12:	f993 20cc 	ldrsb.w	r2, [r3, #204]	@ 0xcc
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	711a      	strb	r2, [r3, #4]
            break;
 8011d1a:	e03f      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8011d1c:	4b22      	ldr	r3, [pc, #136]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011d1e:	f993 2038 	ldrsb.w	r2, [r3, #56]	@ 0x38
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	711a      	strb	r2, [r3, #4]
            break;
 8011d26:	e039      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 8011d28:	4b1f      	ldr	r3, [pc, #124]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011d2a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011d2c:	687b      	ldr	r3, [r7, #4]
 8011d2e:	605a      	str	r2, [r3, #4]
            break;
 8011d30:	e034      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 8011d32:	4b1d      	ldr	r3, [pc, #116]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011d34:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	711a      	strb	r2, [r3, #4]
            break;
 8011d3c:	e02e      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8011d3e:	4b1a      	ldr	r3, [pc, #104]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011d40:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	605a      	str	r2, [r3, #4]
            break;
 8011d46:	e029      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = &Nvm;
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	4a17      	ldr	r2, [pc, #92]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011d4c:	605a      	str	r2, [r3, #4]
            break;
 8011d4e:	e025      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_NVM_BKP_CTXS:
        {
            mibGet->Param.BackupContexts = &NvmBackup;
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	4a16      	ldr	r2, [pc, #88]	@ (8011dac <LoRaMacMibGetRequestConfirm+0x348>)
 8011d54:	605a      	str	r2, [r3, #4]
            break;
 8011d56:	e021      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8011d58:	4b13      	ldr	r3, [pc, #76]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011d5a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	605a      	str	r2, [r3, #4]
            break;
 8011d62:	e01b      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	4a10      	ldr	r2, [pc, #64]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011d68:	f8d2 2118 	ldr.w	r2, [r2, #280]	@ 0x118
 8011d6c:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 8011d6e:	687c      	ldr	r4, [r7, #4]
 8011d70:	f003 f848 	bl	8014e04 <RegionGetVersion>
 8011d74:	60a0      	str	r0, [r4, #8]
            break;
 8011d76:	e011      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
    case MIB_RXB_C_TIMEOUT:
        {
            mibGet->Param.RxBCTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 8011d78:	4b0b      	ldr	r3, [pc, #44]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011d7a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8011d7e:	687b      	ldr	r3, [r7, #4]
 8011d80:	605a      	str	r2, [r3, #4]
            break;
 8011d82:	e00b      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MIB_IS_CERT_FPORT_ON:
        {
            mibGet->Param.IsCertPortOn = Nvm.MacGroup2.IsCertPortOn;
 8011d84:	4b08      	ldr	r3, [pc, #32]	@ (8011da8 <LoRaMacMibGetRequestConfirm+0x344>)
 8011d86:	f893 210b 	ldrb.w	r2, [r3, #267]	@ 0x10b
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	711a      	strb	r2, [r3, #4]
            break;
 8011d8e:	e005      	b.n	8011d9c <LoRaMacMibGetRequestConfirm+0x338>
        }
#endif /* LORAMAC_VERSION */
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 8011d90:	6878      	ldr	r0, [r7, #4]
 8011d92:	f000 ffca 	bl	8012d2a <LoRaMacClassBMibGetRequestConfirm>
 8011d96:	4603      	mov	r3, r0
 8011d98:	75fb      	strb	r3, [r7, #23]
            break;
 8011d9a:	bf00      	nop
        }
    }
    return status;
 8011d9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8011d9e:	4618      	mov	r0, r3
 8011da0:	371c      	adds	r7, #28
 8011da2:	46bd      	mov	sp, r7
 8011da4:	bd90      	pop	{r4, r7, pc}
 8011da6:	bf00      	nop
 8011da8:	20000e14 	.word	0x20000e14
 8011dac:	20001390 	.word	0x20001390

08011db0 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8011db0:	b580      	push	{r7, lr}
 8011db2:	b086      	sub	sp, #24
 8011db4:	af00      	add	r7, sp, #0
 8011db6:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8011db8:	2300      	movs	r3, #0
 8011dba:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	2b00      	cmp	r3, #0
 8011dc0:	d101      	bne.n	8011dc6 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011dc2:	2303      	movs	r3, #3
 8011dc4:	e35c      	b.n	8012480 <LoRaMacMibSetRequestConfirm+0x6d0>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 8011dc6:	4bb9      	ldr	r3, [pc, #740]	@ (80120ac <LoRaMacMibSetRequestConfirm+0x2fc>)
 8011dc8:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011dcc:	f003 0302 	and.w	r3, r3, #2
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	d001      	beq.n	8011dd8 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8011dd4:	2301      	movs	r3, #1
 8011dd6:	e353      	b.n	8012480 <LoRaMacMibSetRequestConfirm+0x6d0>
    }

    switch( mibSet->Type )
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	781b      	ldrb	r3, [r3, #0]
 8011ddc:	2b39      	cmp	r3, #57	@ 0x39
 8011dde:	f200 8323 	bhi.w	8012428 <LoRaMacMibSetRequestConfirm+0x678>
 8011de2:	a201      	add	r2, pc, #4	@ (adr r2, 8011de8 <LoRaMacMibSetRequestConfirm+0x38>)
 8011de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011de8:	08011ed1 	.word	0x08011ed1
 8011dec:	08011ee1 	.word	0x08011ee1
 8011df0:	08011efb 	.word	0x08011efb
 8011df4:	08011f13 	.word	0x08011f13
 8011df8:	08011f2b 	.word	0x08011f2b
 8011dfc:	08011f37 	.word	0x08011f37
 8011e00:	08011f43 	.word	0x08011f43
 8011e04:	08011f4f 	.word	0x08011f4f
 8011e08:	08011f75 	.word	0x08011f75
 8011e0c:	08011f9b 	.word	0x08011f9b
 8011e10:	08011fc1 	.word	0x08011fc1
 8011e14:	08011fe7 	.word	0x08011fe7
 8011e18:	0801200d 	.word	0x0801200d
 8011e1c:	08012033 	.word	0x08012033
 8011e20:	08012059 	.word	0x08012059
 8011e24:	0801207f 	.word	0x0801207f
 8011e28:	0801209f 	.word	0x0801209f
 8011e2c:	08012429 	.word	0x08012429
 8011e30:	080120b9 	.word	0x080120b9
 8011e34:	08012129 	.word	0x08012129
 8011e38:	08012169 	.word	0x08012169
 8011e3c:	080121cb 	.word	0x080121cb
 8011e40:	0801223b 	.word	0x0801223b
 8011e44:	0801220b 	.word	0x0801220b
 8011e48:	0801226b 	.word	0x0801226b
 8011e4c:	0801228d 	.word	0x0801228d
 8011e50:	08012297 	.word	0x08012297
 8011e54:	080122a1 	.word	0x080122a1
 8011e58:	080122ab 	.word	0x080122ab
 8011e5c:	080122b5 	.word	0x080122b5
 8011e60:	08012429 	.word	0x08012429
 8011e64:	080122bf 	.word	0x080122bf
 8011e68:	080122f1 	.word	0x080122f1
 8011e6c:	0801235d 	.word	0x0801235d
 8011e70:	0801232b 	.word	0x0801232b
 8011e74:	08012399 	.word	0x08012399
 8011e78:	080123af 	.word	0x080123af
 8011e7c:	080123c7 	.word	0x080123c7
 8011e80:	080123d1 	.word	0x080123d1
 8011e84:	080123dd 	.word	0x080123dd
 8011e88:	08012429 	.word	0x08012429
 8011e8c:	080123e7 	.word	0x080123e7
 8011e90:	08012429 	.word	0x08012429
 8011e94:	08012429 	.word	0x08012429
 8011e98:	08012429 	.word	0x08012429
 8011e9c:	08012429 	.word	0x08012429
 8011ea0:	08012429 	.word	0x08012429
 8011ea4:	08012429 	.word	0x08012429
 8011ea8:	08012429 	.word	0x08012429
 8011eac:	08012429 	.word	0x08012429
 8011eb0:	08012429 	.word	0x08012429
 8011eb4:	08012429 	.word	0x08012429
 8011eb8:	08012429 	.word	0x08012429
 8011ebc:	08012429 	.word	0x08012429
 8011ec0:	08012429 	.word	0x08012429
 8011ec4:	08012429 	.word	0x08012429
 8011ec8:	08012411 	.word	0x08012411
 8011ecc:	0801241d 	.word	0x0801241d
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	791b      	ldrb	r3, [r3, #4]
 8011ed4:	4618      	mov	r0, r3
 8011ed6:	f7fd fb75 	bl	800f5c4 <SwitchClass>
 8011eda:	4603      	mov	r3, r0
 8011edc:	75fb      	strb	r3, [r7, #23]
            break;
 8011ede:	e2c4      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	791b      	ldrb	r3, [r3, #4]
 8011ee4:	2b02      	cmp	r3, #2
 8011ee6:	d005      	beq.n	8011ef4 <LoRaMacMibSetRequestConfirm+0x144>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 8011ee8:	687b      	ldr	r3, [r7, #4]
 8011eea:	791a      	ldrb	r2, [r3, #4]
 8011eec:	4b70      	ldr	r3, [pc, #448]	@ (80120b0 <LoRaMacMibSetRequestConfirm+0x300>)
 8011eee:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8011ef2:	e2ba      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011ef4:	2303      	movs	r3, #3
 8011ef6:	75fb      	strb	r3, [r7, #23]
            break;
 8011ef8:	e2b7      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	685b      	ldr	r3, [r3, #4]
 8011efe:	4618      	mov	r0, r3
 8011f00:	f7fa faa4 	bl	800c44c <SecureElementSetDevEui>
 8011f04:	4603      	mov	r3, r0
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	f000 8294 	beq.w	8012434 <LoRaMacMibSetRequestConfirm+0x684>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011f0c:	2303      	movs	r3, #3
 8011f0e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011f10:	e290      	b.n	8012434 <LoRaMacMibSetRequestConfirm+0x684>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 8011f12:	687b      	ldr	r3, [r7, #4]
 8011f14:	685b      	ldr	r3, [r3, #4]
 8011f16:	4618      	mov	r0, r3
 8011f18:	f7fa faba 	bl	800c490 <SecureElementSetJoinEui>
 8011f1c:	4603      	mov	r3, r0
 8011f1e:	2b00      	cmp	r3, #0
 8011f20:	f000 828a 	beq.w	8012438 <LoRaMacMibSetRequestConfirm+0x688>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011f24:	2303      	movs	r3, #3
 8011f26:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011f28:	e286      	b.n	8012438 <LoRaMacMibSetRequestConfirm+0x688>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 8011f2a:	687b      	ldr	r3, [r7, #4]
 8011f2c:	791a      	ldrb	r2, [r3, #4]
 8011f2e:	4b60      	ldr	r3, [pc, #384]	@ (80120b0 <LoRaMacMibSetRequestConfirm+0x300>)
 8011f30:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
            break;
 8011f34:	e299      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	685b      	ldr	r3, [r3, #4]
 8011f3a:	4a5d      	ldr	r2, [pc, #372]	@ (80120b0 <LoRaMacMibSetRequestConfirm+0x300>)
 8011f3c:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
            break;
 8011f40:	e293      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_DEV_ADDR:
        {
            Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 8011f42:	687b      	ldr	r3, [r7, #4]
 8011f44:	685b      	ldr	r3, [r3, #4]
 8011f46:	4a5a      	ldr	r2, [pc, #360]	@ (80120b0 <LoRaMacMibSetRequestConfirm+0x300>)
 8011f48:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
            break;
 8011f4c:	e28d      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	685b      	ldr	r3, [r3, #4]
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	d00b      	beq.n	8011f6e <LoRaMacMibSetRequestConfirm+0x1be>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	685b      	ldr	r3, [r3, #4]
 8011f5a:	4619      	mov	r1, r3
 8011f5c:	2000      	movs	r0, #0
 8011f5e:	f001 fffb 	bl	8013f58 <LoRaMacCryptoSetKey>
 8011f62:	4603      	mov	r3, r0
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	f000 8269 	beq.w	801243c <LoRaMacMibSetRequestConfirm+0x68c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8011f6a:	2311      	movs	r3, #17
 8011f6c:	e288      	b.n	8012480 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011f6e:	2303      	movs	r3, #3
 8011f70:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011f72:	e263      	b.n	801243c <LoRaMacMibSetRequestConfirm+0x68c>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	685b      	ldr	r3, [r3, #4]
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d00b      	beq.n	8011f94 <LoRaMacMibSetRequestConfirm+0x1e4>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	685b      	ldr	r3, [r3, #4]
 8011f80:	4619      	mov	r1, r3
 8011f82:	2001      	movs	r0, #1
 8011f84:	f001 ffe8 	bl	8013f58 <LoRaMacCryptoSetKey>
 8011f88:	4603      	mov	r3, r0
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	f000 8258 	beq.w	8012440 <LoRaMacMibSetRequestConfirm+0x690>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8011f90:	2311      	movs	r3, #17
 8011f92:	e275      	b.n	8012480 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011f94:	2303      	movs	r3, #3
 8011f96:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011f98:	e252      	b.n	8012440 <LoRaMacMibSetRequestConfirm+0x690>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	685b      	ldr	r3, [r3, #4]
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	d00b      	beq.n	8011fba <LoRaMacMibSetRequestConfirm+0x20a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	685b      	ldr	r3, [r3, #4]
 8011fa6:	4619      	mov	r1, r3
 8011fa8:	2002      	movs	r0, #2
 8011faa:	f001 ffd5 	bl	8013f58 <LoRaMacCryptoSetKey>
 8011fae:	4603      	mov	r3, r0
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	f000 8247 	beq.w	8012444 <LoRaMacMibSetRequestConfirm+0x694>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8011fb6:	2311      	movs	r3, #17
 8011fb8:	e262      	b.n	8012480 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011fba:	2303      	movs	r3, #3
 8011fbc:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011fbe:	e241      	b.n	8012444 <LoRaMacMibSetRequestConfirm+0x694>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	685b      	ldr	r3, [r3, #4]
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	d00b      	beq.n	8011fe0 <LoRaMacMibSetRequestConfirm+0x230>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	685b      	ldr	r3, [r3, #4]
 8011fcc:	4619      	mov	r1, r3
 8011fce:	2003      	movs	r0, #3
 8011fd0:	f001 ffc2 	bl	8013f58 <LoRaMacCryptoSetKey>
 8011fd4:	4603      	mov	r3, r0
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	f000 8236 	beq.w	8012448 <LoRaMacMibSetRequestConfirm+0x698>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8011fdc:	2311      	movs	r3, #17
 8011fde:	e24f      	b.n	8012480 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011fe0:	2303      	movs	r3, #3
 8011fe2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011fe4:	e230      	b.n	8012448 <LoRaMacMibSetRequestConfirm+0x698>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 8011fe6:	687b      	ldr	r3, [r7, #4]
 8011fe8:	685b      	ldr	r3, [r3, #4]
 8011fea:	2b00      	cmp	r3, #0
 8011fec:	d00b      	beq.n	8012006 <LoRaMacMibSetRequestConfirm+0x256>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 8011fee:	687b      	ldr	r3, [r7, #4]
 8011ff0:	685b      	ldr	r3, [r3, #4]
 8011ff2:	4619      	mov	r1, r3
 8011ff4:	207f      	movs	r0, #127	@ 0x7f
 8011ff6:	f001 ffaf 	bl	8013f58 <LoRaMacCryptoSetKey>
 8011ffa:	4603      	mov	r3, r0
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	f000 8225 	beq.w	801244c <LoRaMacMibSetRequestConfirm+0x69c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012002:	2311      	movs	r3, #17
 8012004:	e23c      	b.n	8012480 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012006:	2303      	movs	r3, #3
 8012008:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801200a:	e21f      	b.n	801244c <LoRaMacMibSetRequestConfirm+0x69c>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 ) /* ST_WORKAROUND: reduced LORAMAC_MAX_MC_CTX */
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 801200c:	687b      	ldr	r3, [r7, #4]
 801200e:	685b      	ldr	r3, [r3, #4]
 8012010:	2b00      	cmp	r3, #0
 8012012:	d00b      	beq.n	801202c <LoRaMacMibSetRequestConfirm+0x27c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	685b      	ldr	r3, [r3, #4]
 8012018:	4619      	mov	r1, r3
 801201a:	2080      	movs	r0, #128	@ 0x80
 801201c:	f001 ff9c 	bl	8013f58 <LoRaMacCryptoSetKey>
 8012020:	4603      	mov	r3, r0
 8012022:	2b00      	cmp	r3, #0
 8012024:	f000 8214 	beq.w	8012450 <LoRaMacMibSetRequestConfirm+0x6a0>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012028:	2311      	movs	r3, #17
 801202a:	e229      	b.n	8012480 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801202c:	2303      	movs	r3, #3
 801202e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012030:	e20e      	b.n	8012450 <LoRaMacMibSetRequestConfirm+0x6a0>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	685b      	ldr	r3, [r3, #4]
 8012036:	2b00      	cmp	r3, #0
 8012038:	d00b      	beq.n	8012052 <LoRaMacMibSetRequestConfirm+0x2a2>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	685b      	ldr	r3, [r3, #4]
 801203e:	4619      	mov	r1, r3
 8012040:	2081      	movs	r0, #129	@ 0x81
 8012042:	f001 ff89 	bl	8013f58 <LoRaMacCryptoSetKey>
 8012046:	4603      	mov	r3, r0
 8012048:	2b00      	cmp	r3, #0
 801204a:	f000 8203 	beq.w	8012454 <LoRaMacMibSetRequestConfirm+0x6a4>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801204e:	2311      	movs	r3, #17
 8012050:	e216      	b.n	8012480 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012052:	2303      	movs	r3, #3
 8012054:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012056:	e1fd      	b.n	8012454 <LoRaMacMibSetRequestConfirm+0x6a4>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	685b      	ldr	r3, [r3, #4]
 801205c:	2b00      	cmp	r3, #0
 801205e:	d00b      	beq.n	8012078 <LoRaMacMibSetRequestConfirm+0x2c8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	685b      	ldr	r3, [r3, #4]
 8012064:	4619      	mov	r1, r3
 8012066:	2082      	movs	r0, #130	@ 0x82
 8012068:	f001 ff76 	bl	8013f58 <LoRaMacCryptoSetKey>
 801206c:	4603      	mov	r3, r0
 801206e:	2b00      	cmp	r3, #0
 8012070:	f000 81f2 	beq.w	8012458 <LoRaMacMibSetRequestConfirm+0x6a8>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012074:	2311      	movs	r3, #17
 8012076:	e203      	b.n	8012480 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012078:	2303      	movs	r3, #3
 801207a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801207c:	e1ec      	b.n	8012458 <LoRaMacMibSetRequestConfirm+0x6a8>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	791a      	ldrb	r2, [r3, #4]
 8012082:	4b0b      	ldr	r3, [pc, #44]	@ (80120b0 <LoRaMacMibSetRequestConfirm+0x300>)
 8012084:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8012088:	4b0a      	ldr	r3, [pc, #40]	@ (80120b4 <LoRaMacMibSetRequestConfirm+0x304>)
 801208a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801208c:	4a08      	ldr	r2, [pc, #32]	@ (80120b0 <LoRaMacMibSetRequestConfirm+0x300>)
 801208e:	f892 2105 	ldrb.w	r2, [r2, #261]	@ 0x105
 8012092:	4610      	mov	r0, r2
 8012094:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 8012096:	4b07      	ldr	r3, [pc, #28]	@ (80120b4 <LoRaMacMibSetRequestConfirm+0x304>)
 8012098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801209a:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 801209c:	e1e5      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	791a      	ldrb	r2, [r3, #4]
 80120a2:	4b03      	ldr	r3, [pc, #12]	@ (80120b0 <LoRaMacMibSetRequestConfirm+0x300>)
 80120a4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            break;
 80120a8:	e1df      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
 80120aa:	bf00      	nop
 80120ac:	200008f4 	.word	0x200008f4
 80120b0:	20000e14 	.word	0x20000e14
 80120b4:	0801f51c 	.word	0x0801f51c
        }
        /* ST_WORKAROUND_END */
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 80120b8:	687b      	ldr	r3, [r7, #4]
 80120ba:	7a1b      	ldrb	r3, [r3, #8]
 80120bc:	b25b      	sxtb	r3, r3
 80120be:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80120c0:	4bb3      	ldr	r3, [pc, #716]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80120c2:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 80120c6:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 80120c8:	4bb1      	ldr	r3, [pc, #708]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80120ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80120ce:	f107 0108 	add.w	r1, r7, #8
 80120d2:	2207      	movs	r2, #7
 80120d4:	4618      	mov	r0, r3
 80120d6:	f002 fd5a 	bl	8014b8e <RegionVerify>
 80120da:	4603      	mov	r3, r0
 80120dc:	f083 0301 	eor.w	r3, r3, #1
 80120e0:	b2db      	uxtb	r3, r3
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d002      	beq.n	80120ec <LoRaMacMibSetRequestConfirm+0x33c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80120e6:	2303      	movs	r3, #3
 80120e8:	75fb      	strb	r3, [r7, #23]
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 80120ea:	e1be      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 80120ec:	687b      	ldr	r3, [r7, #4]
 80120ee:	685b      	ldr	r3, [r3, #4]
 80120f0:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 80120f2:	4ba7      	ldr	r3, [pc, #668]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80120f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80120f8:	f107 0108 	add.w	r1, r7, #8
 80120fc:	2200      	movs	r2, #0
 80120fe:	4618      	mov	r0, r3
 8012100:	f002 fd45 	bl	8014b8e <RegionVerify>
 8012104:	4603      	mov	r3, r0
 8012106:	f083 0301 	eor.w	r3, r3, #1
 801210a:	b2db      	uxtb	r3, r3
 801210c:	2b00      	cmp	r3, #0
 801210e:	d002      	beq.n	8012116 <LoRaMacMibSetRequestConfirm+0x366>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012110:	2303      	movs	r3, #3
 8012112:	75fb      	strb	r3, [r7, #23]
            break;
 8012114:	e1a9      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 8012116:	4b9e      	ldr	r3, [pc, #632]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012118:	687a      	ldr	r2, [r7, #4]
 801211a:	3364      	adds	r3, #100	@ 0x64
 801211c:	3204      	adds	r2, #4
 801211e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012122:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012126:	e1a0      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8012128:	687b      	ldr	r3, [r7, #4]
 801212a:	7a1b      	ldrb	r3, [r3, #8]
 801212c:	b25b      	sxtb	r3, r3
 801212e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012130:	4b97      	ldr	r3, [pc, #604]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012132:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8012136:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8012138:	4b95      	ldr	r3, [pc, #596]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801213a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801213e:	f107 0108 	add.w	r1, r7, #8
 8012142:	2207      	movs	r2, #7
 8012144:	4618      	mov	r0, r3
 8012146:	f002 fd22 	bl	8014b8e <RegionVerify>
 801214a:	4603      	mov	r3, r0
 801214c:	2b00      	cmp	r3, #0
 801214e:	d008      	beq.n	8012162 <LoRaMacMibSetRequestConfirm+0x3b2>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 8012150:	4b8f      	ldr	r3, [pc, #572]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012152:	687a      	ldr	r2, [r7, #4]
 8012154:	33a8      	adds	r3, #168	@ 0xa8
 8012156:	3204      	adds	r2, #4
 8012158:	e892 0003 	ldmia.w	r2, {r0, r1}
 801215c:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012160:	e183      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012162:	2303      	movs	r3, #3
 8012164:	75fb      	strb	r3, [r7, #23]
            break;
 8012166:	e180      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	7a1b      	ldrb	r3, [r3, #8]
 801216c:	b25b      	sxtb	r3, r3
 801216e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012170:	4b87      	ldr	r3, [pc, #540]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012172:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8012176:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8012178:	4b85      	ldr	r3, [pc, #532]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801217a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801217e:	f107 0108 	add.w	r1, r7, #8
 8012182:	2207      	movs	r2, #7
 8012184:	4618      	mov	r0, r3
 8012186:	f002 fd02 	bl	8014b8e <RegionVerify>
 801218a:	4603      	mov	r3, r0
 801218c:	2b00      	cmp	r3, #0
 801218e:	d019      	beq.n	80121c4 <LoRaMacMibSetRequestConfirm+0x414>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 8012190:	4b7f      	ldr	r3, [pc, #508]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012192:	687a      	ldr	r2, [r7, #4]
 8012194:	336c      	adds	r3, #108	@ 0x6c
 8012196:	3204      	adds	r2, #4
 8012198:	e892 0003 	ldmia.w	r2, {r0, r1}
 801219c:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 80121a0:	4b7b      	ldr	r3, [pc, #492]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80121a2:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80121a6:	2b02      	cmp	r3, #2
 80121a8:	f040 8158 	bne.w	801245c <LoRaMacMibSetRequestConfirm+0x6ac>
 80121ac:	4b78      	ldr	r3, [pc, #480]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80121ae:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 80121b2:	2b00      	cmp	r3, #0
 80121b4:	f000 8152 	beq.w	801245c <LoRaMacMibSetRequestConfirm+0x6ac>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 80121b8:	4b76      	ldr	r3, [pc, #472]	@ (8012394 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80121ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80121bc:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 80121be:	f7fe fca7 	bl	8010b10 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80121c2:	e14b      	b.n	801245c <LoRaMacMibSetRequestConfirm+0x6ac>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80121c4:	2303      	movs	r3, #3
 80121c6:	75fb      	strb	r3, [r7, #23]
            break;
 80121c8:	e148      	b.n	801245c <LoRaMacMibSetRequestConfirm+0x6ac>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 80121ca:	687b      	ldr	r3, [r7, #4]
 80121cc:	7a1b      	ldrb	r3, [r3, #8]
 80121ce:	b25b      	sxtb	r3, r3
 80121d0:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80121d2:	4b6f      	ldr	r3, [pc, #444]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80121d4:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 80121d8:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 80121da:	4b6d      	ldr	r3, [pc, #436]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80121dc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80121e0:	f107 0108 	add.w	r1, r7, #8
 80121e4:	2207      	movs	r2, #7
 80121e6:	4618      	mov	r0, r3
 80121e8:	f002 fcd1 	bl	8014b8e <RegionVerify>
 80121ec:	4603      	mov	r3, r0
 80121ee:	2b00      	cmp	r3, #0
 80121f0:	d008      	beq.n	8012204 <LoRaMacMibSetRequestConfirm+0x454>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 80121f2:	4b67      	ldr	r3, [pc, #412]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80121f4:	687a      	ldr	r2, [r7, #4]
 80121f6:	33b0      	adds	r3, #176	@ 0xb0
 80121f8:	3204      	adds	r2, #4
 80121fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80121fe:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012202:	e132      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012204:	2303      	movs	r3, #3
 8012206:	75fb      	strb	r3, [r7, #23]
            break;
 8012208:	e12f      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	685b      	ldr	r3, [r3, #4]
 801220e:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 8012210:	2301      	movs	r3, #1
 8012212:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8012214:	4b5e      	ldr	r3, [pc, #376]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012216:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801221a:	f107 020c 	add.w	r2, r7, #12
 801221e:	4611      	mov	r1, r2
 8012220:	4618      	mov	r0, r3
 8012222:	f002 fcdd 	bl	8014be0 <RegionChanMaskSet>
 8012226:	4603      	mov	r3, r0
 8012228:	f083 0301 	eor.w	r3, r3, #1
 801222c:	b2db      	uxtb	r3, r3
 801222e:	2b00      	cmp	r3, #0
 8012230:	f000 8116 	beq.w	8012460 <LoRaMacMibSetRequestConfirm+0x6b0>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012234:	2303      	movs	r3, #3
 8012236:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012238:	e112      	b.n	8012460 <LoRaMacMibSetRequestConfirm+0x6b0>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	685b      	ldr	r3, [r3, #4]
 801223e:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 8012240:	2300      	movs	r3, #0
 8012242:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8012244:	4b52      	ldr	r3, [pc, #328]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012246:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801224a:	f107 020c 	add.w	r2, r7, #12
 801224e:	4611      	mov	r1, r2
 8012250:	4618      	mov	r0, r3
 8012252:	f002 fcc5 	bl	8014be0 <RegionChanMaskSet>
 8012256:	4603      	mov	r3, r0
 8012258:	f083 0301 	eor.w	r3, r3, #1
 801225c:	b2db      	uxtb	r3, r3
 801225e:	2b00      	cmp	r3, #0
 8012260:	f000 8100 	beq.w	8012464 <LoRaMacMibSetRequestConfirm+0x6b4>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012264:	2303      	movs	r3, #3
 8012266:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012268:	e0fc      	b.n	8012464 <LoRaMacMibSetRequestConfirm+0x6b4>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 801226a:	687b      	ldr	r3, [r7, #4]
 801226c:	791b      	ldrb	r3, [r3, #4]
 801226e:	2b00      	cmp	r3, #0
 8012270:	d009      	beq.n	8012286 <LoRaMacMibSetRequestConfirm+0x4d6>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8012276:	2b0f      	cmp	r3, #15
 8012278:	d805      	bhi.n	8012286 <LoRaMacMibSetRequestConfirm+0x4d6>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	791a      	ldrb	r2, [r3, #4]
 801227e:	4b44      	ldr	r3, [pc, #272]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012280:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012284:	e0f1      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012286:	2303      	movs	r3, #3
 8012288:	75fb      	strb	r3, [r7, #23]
            break;
 801228a:	e0ee      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	685b      	ldr	r3, [r3, #4]
 8012290:	4a3f      	ldr	r2, [pc, #252]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012292:	64d3      	str	r3, [r2, #76]	@ 0x4c
            break;
 8012294:	e0e9      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	685b      	ldr	r3, [r3, #4]
 801229a:	4a3d      	ldr	r2, [pc, #244]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801229c:	6513      	str	r3, [r2, #80]	@ 0x50
            break;
 801229e:	e0e4      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	685b      	ldr	r3, [r3, #4]
 80122a4:	4a3a      	ldr	r2, [pc, #232]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80122a6:	6553      	str	r3, [r2, #84]	@ 0x54
            break;
 80122a8:	e0df      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	685b      	ldr	r3, [r3, #4]
 80122ae:	4a38      	ldr	r2, [pc, #224]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80122b0:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 80122b2:	e0da      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 80122b4:	687b      	ldr	r3, [r7, #4]
 80122b6:	685b      	ldr	r3, [r3, #4]
 80122b8:	4a35      	ldr	r2, [pc, #212]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80122ba:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 80122bc:	e0d5      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80122c4:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 80122c6:	4b32      	ldr	r3, [pc, #200]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80122c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80122cc:	f107 0108 	add.w	r1, r7, #8
 80122d0:	2206      	movs	r2, #6
 80122d2:	4618      	mov	r0, r3
 80122d4:	f002 fc5b 	bl	8014b8e <RegionVerify>
 80122d8:	4603      	mov	r3, r0
 80122da:	2b00      	cmp	r3, #0
 80122dc:	d005      	beq.n	80122ea <LoRaMacMibSetRequestConfirm+0x53a>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 80122de:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80122e2:	4b2b      	ldr	r3, [pc, #172]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80122e4:	f883 20cd 	strb.w	r2, [r3, #205]	@ 0xcd
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80122e8:	e0bf      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80122ea:	2303      	movs	r3, #3
 80122ec:	75fb      	strb	r3, [r7, #23]
            break;
 80122ee:	e0bc      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80122f6:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80122f8:	4b25      	ldr	r3, [pc, #148]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 80122fa:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80122fe:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8012300:	4b23      	ldr	r3, [pc, #140]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012302:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8012306:	f107 0108 	add.w	r1, r7, #8
 801230a:	2205      	movs	r2, #5
 801230c:	4618      	mov	r0, r3
 801230e:	f002 fc3e 	bl	8014b8e <RegionVerify>
 8012312:	4603      	mov	r3, r0
 8012314:	2b00      	cmp	r3, #0
 8012316:	d005      	beq.n	8012324 <LoRaMacMibSetRequestConfirm+0x574>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8012318:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801231c:	4b1c      	ldr	r3, [pc, #112]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 801231e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012322:	e0a2      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012324:	2303      	movs	r3, #3
 8012326:	75fb      	strb	r3, [r7, #23]
            break;
 8012328:	e09f      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012330:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 8012332:	4b17      	ldr	r3, [pc, #92]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012334:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8012338:	f107 0108 	add.w	r1, r7, #8
 801233c:	220a      	movs	r2, #10
 801233e:	4618      	mov	r0, r3
 8012340:	f002 fc25 	bl	8014b8e <RegionVerify>
 8012344:	4603      	mov	r3, r0
 8012346:	2b00      	cmp	r3, #0
 8012348:	d005      	beq.n	8012356 <LoRaMacMibSetRequestConfirm+0x5a6>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 801234a:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801234e:	4b10      	ldr	r3, [pc, #64]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012350:	f883 20cc 	strb.w	r2, [r3, #204]	@ 0xcc
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012354:	e089      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012356:	2303      	movs	r3, #3
 8012358:	75fb      	strb	r3, [r7, #23]
            break;
 801235a:	e086      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 801235c:	687b      	ldr	r3, [r7, #4]
 801235e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012362:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 8012364:	4b0a      	ldr	r3, [pc, #40]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012366:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801236a:	f107 0108 	add.w	r1, r7, #8
 801236e:	2209      	movs	r2, #9
 8012370:	4618      	mov	r0, r3
 8012372:	f002 fc0c 	bl	8014b8e <RegionVerify>
 8012376:	4603      	mov	r3, r0
 8012378:	2b00      	cmp	r3, #0
 801237a:	d005      	beq.n	8012388 <LoRaMacMibSetRequestConfirm+0x5d8>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 801237c:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8012380:	4b03      	ldr	r3, [pc, #12]	@ (8012390 <LoRaMacMibSetRequestConfirm+0x5e0>)
 8012382:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012386:	e070      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012388:	2303      	movs	r3, #3
 801238a:	75fb      	strb	r3, [r7, #23]
            break;
 801238c:	e06d      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
 801238e:	bf00      	nop
 8012390:	20000e14 	.word	0x20000e14
 8012394:	0801f51c 	.word	0x0801f51c
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	685b      	ldr	r3, [r3, #4]
 801239c:	4a3a      	ldr	r2, [pc, #232]	@ (8012488 <LoRaMacMibSetRequestConfirm+0x6d8>)
 801239e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 80123a2:	4b39      	ldr	r3, [pc, #228]	@ (8012488 <LoRaMacMibSetRequestConfirm+0x6d8>)
 80123a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80123a8:	4a37      	ldr	r2, [pc, #220]	@ (8012488 <LoRaMacMibSetRequestConfirm+0x6d8>)
 80123aa:	6453      	str	r3, [r2, #68]	@ 0x44
            break;
 80123ac:	e05d      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	791a      	ldrb	r2, [r3, #4]
 80123b2:	4b35      	ldr	r3, [pc, #212]	@ (8012488 <LoRaMacMibSetRequestConfirm+0x6d8>)
 80123b4:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
 80123b8:	4b33      	ldr	r3, [pc, #204]	@ (8012488 <LoRaMacMibSetRequestConfirm+0x6d8>)
 80123ba:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 80123be:	4b32      	ldr	r3, [pc, #200]	@ (8012488 <LoRaMacMibSetRequestConfirm+0x6d8>)
 80123c0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
            break;
 80123c4:	e051      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 80123c6:	687b      	ldr	r3, [r7, #4]
 80123c8:	685b      	ldr	r3, [r3, #4]
 80123ca:	4a2f      	ldr	r2, [pc, #188]	@ (8012488 <LoRaMacMibSetRequestConfirm+0x6d8>)
 80123cc:	67d3      	str	r3, [r2, #124]	@ 0x7c
            break;
 80123ce:	e04c      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	685b      	ldr	r3, [r3, #4]
 80123d4:	4a2c      	ldr	r2, [pc, #176]	@ (8012488 <LoRaMacMibSetRequestConfirm+0x6d8>)
 80123d6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
            break;
 80123da:	e046      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_NVM_CTXS:
        {
            status = RestoreNvmData( );
 80123dc:	f7fe fdc8 	bl	8010f70 <RestoreNvmData>
 80123e0:	4603      	mov	r3, r0
 80123e2:	75fb      	strb	r3, [r7, #23]
            break;
 80123e4:	e041      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	799b      	ldrb	r3, [r3, #6]
 80123ea:	2b01      	cmp	r3, #1
 80123ec:	d80d      	bhi.n	801240a <LoRaMacMibSetRequestConfirm+0x65a>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 80123ee:	4a26      	ldr	r2, [pc, #152]	@ (8012488 <LoRaMacMibSetRequestConfirm+0x6d8>)
 80123f0:	687b      	ldr	r3, [r7, #4]
 80123f2:	685b      	ldr	r3, [r3, #4]
 80123f4:	f8c2 3118 	str.w	r3, [r2, #280]	@ 0x118

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	6858      	ldr	r0, [r3, #4]
 80123fc:	f001 fd10 	bl	8013e20 <LoRaMacCryptoSetLrWanVersion>
 8012400:	4603      	mov	r3, r0
 8012402:	2b00      	cmp	r3, #0
 8012404:	d030      	beq.n	8012468 <LoRaMacMibSetRequestConfirm+0x6b8>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012406:	2311      	movs	r3, #17
 8012408:	e03a      	b.n	8012480 <LoRaMacMibSetRequestConfirm+0x6d0>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801240a:	2303      	movs	r3, #3
 801240c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801240e:	e02b      	b.n	8012468 <LoRaMacMibSetRequestConfirm+0x6b8>
        }
        case MIB_RXB_C_TIMEOUT:
        {
            Nvm.MacGroup2.MacParams.RxBCTimeout = mibSet->Param.RxBCTimeout;
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	685b      	ldr	r3, [r3, #4]
 8012414:	4a1c      	ldr	r2, [pc, #112]	@ (8012488 <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012416:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
            break;
 801241a:	e026      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MIB_IS_CERT_FPORT_ON:
        {
            Nvm.MacGroup2.IsCertPortOn = mibSet->Param.IsCertPortOn;
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	791a      	ldrb	r2, [r3, #4]
 8012420:	4b19      	ldr	r3, [pc, #100]	@ (8012488 <LoRaMacMibSetRequestConfirm+0x6d8>)
 8012422:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
            break;
 8012426:	e020      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
        }
#endif /* LORAMAC_VERSION */
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 8012428:	6878      	ldr	r0, [r7, #4]
 801242a:	f000 fc88 	bl	8012d3e <LoRaMacMibClassBSetRequestConfirm>
 801242e:	4603      	mov	r3, r0
 8012430:	75fb      	strb	r3, [r7, #23]
            break;
 8012432:	e01a      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012434:	bf00      	nop
 8012436:	e018      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012438:	bf00      	nop
 801243a:	e016      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 801243c:	bf00      	nop
 801243e:	e014      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012440:	bf00      	nop
 8012442:	e012      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012444:	bf00      	nop
 8012446:	e010      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012448:	bf00      	nop
 801244a:	e00e      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 801244c:	bf00      	nop
 801244e:	e00c      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012450:	bf00      	nop
 8012452:	e00a      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012454:	bf00      	nop
 8012456:	e008      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012458:	bf00      	nop
 801245a:	e006      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 801245c:	bf00      	nop
 801245e:	e004      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012460:	bf00      	nop
 8012462:	e002      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012464:	bf00      	nop
 8012466:	e000      	b.n	801246a <LoRaMacMibSetRequestConfirm+0x6ba>
            break;
 8012468:	bf00      	nop
        }
    }

#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    if( status == LORAMAC_STATUS_OK )
 801246a:	7dfb      	ldrb	r3, [r7, #23]
 801246c:	2b00      	cmp	r3, #0
 801246e:	d106      	bne.n	801247e <LoRaMacMibSetRequestConfirm+0x6ce>
    {
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 8012470:	4a06      	ldr	r2, [pc, #24]	@ (801248c <LoRaMacMibSetRequestConfirm+0x6dc>)
 8012472:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 8012476:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801247a:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
    }
#endif /* LORAMAC_VERSION */
    return status;
 801247e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012480:	4618      	mov	r0, r3
 8012482:	3718      	adds	r7, #24
 8012484:	46bd      	mov	sp, r7
 8012486:	bd80      	pop	{r7, pc}
 8012488:	20000e14 	.word	0x20000e14
 801248c:	200008f4 	.word	0x200008f4

08012490 <LoRaMacMlmeRequest>:
    }
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8012490:	b580      	push	{r7, lr}
 8012492:	b08a      	sub	sp, #40	@ 0x28
 8012494:	af00      	add	r7, sp, #0
 8012496:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012498:	2302      	movs	r3, #2
 801249a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 801249e:	2300      	movs	r3, #0
 80124a0:	83bb      	strh	r3, [r7, #28]

    if( mlmeRequest == NULL )
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	2b00      	cmp	r3, #0
 80124a6:	d101      	bne.n	80124ac <LoRaMacMlmeRequest+0x1c>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80124a8:	2303      	movs	r3, #3
 80124aa:	e16c      	b.n	8012786 <LoRaMacMlmeRequest+0x2f6>
    }
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Initialize mlmeRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mlmeRequest->ReqReturn.DutyCycleWaitTime = 0;
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	2200      	movs	r2, #0
 80124b0:	611a      	str	r2, [r3, #16]
#endif /* LORAMAC_VERSION */

    if( LoRaMacIsBusy( ) == true )
 80124b2:	f7fc fc5f 	bl	800ed74 <LoRaMacIsBusy>
 80124b6:	4603      	mov	r3, r0
 80124b8:	2b00      	cmp	r3, #0
 80124ba:	d001      	beq.n	80124c0 <LoRaMacMlmeRequest+0x30>
    {
        return LORAMAC_STATUS_BUSY;
 80124bc:	2301      	movs	r3, #1
 80124be:	e162      	b.n	8012786 <LoRaMacMlmeRequest+0x2f6>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 80124c0:	f001 f956 	bl	8013770 <LoRaMacConfirmQueueIsFull>
 80124c4:	4603      	mov	r3, r0
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d001      	beq.n	80124ce <LoRaMacMlmeRequest+0x3e>
    {
        return LORAMAC_STATUS_BUSY;
 80124ca:	2301      	movs	r3, #1
 80124cc:	e15b      	b.n	8012786 <LoRaMacMlmeRequest+0x2f6>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 80124ce:	f001 f943 	bl	8013758 <LoRaMacConfirmQueueGetCnt>
 80124d2:	4603      	mov	r3, r0
 80124d4:	2b00      	cmp	r3, #0
 80124d6:	d104      	bne.n	80124e2 <LoRaMacMlmeRequest+0x52>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 80124d8:	2214      	movs	r2, #20
 80124da:	2100      	movs	r1, #0
 80124dc:	48ac      	ldr	r0, [pc, #688]	@ (8012790 <LoRaMacMlmeRequest+0x300>)
 80124de:	f004 fdf7 	bl	80170d0 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80124e2:	4bac      	ldr	r3, [pc, #688]	@ (8012794 <LoRaMacMlmeRequest+0x304>)
 80124e4:	2201      	movs	r2, #1
 80124e6:	f883 2459 	strb.w	r2, [r3, #1113]	@ 0x459

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 80124ea:	4aaa      	ldr	r2, [pc, #680]	@ (8012794 <LoRaMacMlmeRequest+0x304>)
 80124ec:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 80124f0:	f043 0304 	orr.w	r3, r3, #4
 80124f4:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
    queueElement.Request = mlmeRequest->Type;
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	781b      	ldrb	r3, [r3, #0]
 80124fc:	f887 3020 	strb.w	r3, [r7, #32]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012500:	2301      	movs	r3, #1
 8012502:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    queueElement.RestrictCommonReadyToHandle = false;
 8012506:	2300      	movs	r3, #0
 8012508:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    queueElement.ReadyToHandle = false;
 801250c:	2300      	movs	r3, #0
 801250e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */

    switch( mlmeRequest->Type )
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	781b      	ldrb	r3, [r3, #0]
 8012516:	3b01      	subs	r3, #1
 8012518:	2b0c      	cmp	r3, #12
 801251a:	f200 8108 	bhi.w	801272e <LoRaMacMlmeRequest+0x29e>
 801251e:	a201      	add	r2, pc, #4	@ (adr r2, 8012524 <LoRaMacMlmeRequest+0x94>)
 8012520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012524:	08012559 	.word	0x08012559
 8012528:	0801272f 	.word	0x0801272f
 801252c:	0801272f 	.word	0x0801272f
 8012530:	0801262f 	.word	0x0801262f
 8012534:	08012651 	.word	0x08012651
 8012538:	0801272f 	.word	0x0801272f
 801253c:	0801272f 	.word	0x0801272f
 8012540:	0801272f 	.word	0x0801272f
 8012544:	0801266f 	.word	0x0801266f
 8012548:	0801272f 	.word	0x0801272f
 801254c:	080126fd 	.word	0x080126fd
 8012550:	08012691 	.word	0x08012691
 8012554:	080126db 	.word	0x080126db
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 8012558:	4b8e      	ldr	r3, [pc, #568]	@ (8012794 <LoRaMacMlmeRequest+0x304>)
 801255a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801255e:	f003 0320 	and.w	r3, r3, #32
 8012562:	2b00      	cmp	r3, #0
 8012564:	d001      	beq.n	801256a <LoRaMacMlmeRequest+0xda>
            {
                return LORAMAC_STATUS_BUSY;
 8012566:	2301      	movs	r3, #1
 8012568:	e10d      	b.n	8012786 <LoRaMacMlmeRequest+0x2f6>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
            }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
            if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_OTAA )
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	791b      	ldrb	r3, [r3, #4]
 801256e:	2b02      	cmp	r3, #2
 8012570:	d12e      	bne.n	80125d0 <LoRaMacMlmeRequest+0x140>
            {
                ResetMacParameters( );
 8012572:	f7fe f997 	bl	80108a4 <ResetMacParameters>

                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8012576:	4b88      	ldr	r3, [pc, #544]	@ (8012798 <LoRaMacMlmeRequest+0x308>)
 8012578:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	795b      	ldrb	r3, [r3, #5]
 8012580:	b25b      	sxtb	r3, r3
 8012582:	2200      	movs	r2, #0
 8012584:	4619      	mov	r1, r3
 8012586:	f002 fbea 	bl	8014d5e <RegionAlternateDr>
 801258a:	4603      	mov	r3, r0
 801258c:	461a      	mov	r2, r3
 801258e:	4b82      	ldr	r3, [pc, #520]	@ (8012798 <LoRaMacMlmeRequest+0x308>)
 8012590:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 8012594:	2307      	movs	r3, #7
 8012596:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

                status = SendReJoinReq( JOIN_REQ );
 801259a:	20ff      	movs	r0, #255	@ 0xff
 801259c:	f7fd ff00 	bl	80103a0 <SendReJoinReq>
 80125a0:	4603      	mov	r3, r0
 80125a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

                if( status != LORAMAC_STATUS_OK )
 80125a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80125aa:	2b00      	cmp	r3, #0
 80125ac:	f000 80c1 	beq.w	8012732 <LoRaMacMlmeRequest+0x2a2>
                {
                    // Revert back the previous datarate ( mainly used for US915 like regions )
                    Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 80125b0:	4b79      	ldr	r3, [pc, #484]	@ (8012798 <LoRaMacMlmeRequest+0x308>)
 80125b2:	f893 0040 	ldrb.w	r0, [r3, #64]	@ 0x40
 80125b6:	687b      	ldr	r3, [r7, #4]
 80125b8:	795b      	ldrb	r3, [r3, #5]
 80125ba:	b25b      	sxtb	r3, r3
 80125bc:	2201      	movs	r2, #1
 80125be:	4619      	mov	r1, r3
 80125c0:	f002 fbcd 	bl	8014d5e <RegionAlternateDr>
 80125c4:	4603      	mov	r3, r0
 80125c6:	461a      	mov	r2, r3
 80125c8:	4b73      	ldr	r3, [pc, #460]	@ (8012798 <LoRaMacMlmeRequest+0x308>)
 80125ca:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                MacCtx.MacCallbacks->MacProcessNotify( );
                MacCtx.MacFlags.Bits.MacDone = 1;
                status = LORAMAC_STATUS_OK;
            }
#endif /* LORAMAC_VERSION */
            break;
 80125ce:	e0b0      	b.n	8012732 <LoRaMacMlmeRequest+0x2a2>
            else if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_ABP )
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	791b      	ldrb	r3, [r3, #4]
 80125d4:	2b01      	cmp	r3, #1
 80125d6:	f040 80ac 	bne.w	8012732 <LoRaMacMlmeRequest+0x2a2>
                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 80125da:	4b6f      	ldr	r3, [pc, #444]	@ (8012798 <LoRaMacMlmeRequest+0x308>)
 80125dc:	2200      	movs	r2, #0
 80125de:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
                params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 80125e2:	2302      	movs	r3, #2
 80125e4:	763b      	strb	r3, [r7, #24]
                RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 80125e6:	4b6c      	ldr	r3, [pc, #432]	@ (8012798 <LoRaMacMlmeRequest+0x308>)
 80125e8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80125ec:	f107 020c 	add.w	r2, r7, #12
 80125f0:	4611      	mov	r1, r2
 80125f2:	4618      	mov	r0, r3
 80125f4:	f002 fab9 	bl	8014b6a <RegionInitDefaults>
                Nvm.MacGroup2.NetworkActivation = mlmeRequest->Req.Join.NetworkActivation;
 80125f8:	687b      	ldr	r3, [r7, #4]
 80125fa:	791a      	ldrb	r2, [r3, #4]
 80125fc:	4b66      	ldr	r3, [pc, #408]	@ (8012798 <LoRaMacMlmeRequest+0x308>)
 80125fe:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8012602:	2300      	movs	r3, #0
 8012604:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                queueElement.ReadyToHandle = true;
 8012608:	2301      	movs	r3, #1
 801260a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                MacCtx.MacCallbacks->MacProcessNotify( );
 801260e:	4b61      	ldr	r3, [pc, #388]	@ (8012794 <LoRaMacMlmeRequest+0x304>)
 8012610:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012614:	691b      	ldr	r3, [r3, #16]
 8012616:	4798      	blx	r3
                MacCtx.MacFlags.Bits.MacDone = 1;
 8012618:	4a5e      	ldr	r2, [pc, #376]	@ (8012794 <LoRaMacMlmeRequest+0x304>)
 801261a:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 801261e:	f043 0320 	orr.w	r3, r3, #32
 8012622:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
                status = LORAMAC_STATUS_OK;
 8012626:	2300      	movs	r3, #0
 8012628:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 801262c:	e081      	b.n	8012732 <LoRaMacMlmeRequest+0x2a2>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 801262e:	2300      	movs	r3, #0
 8012630:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8012634:	f107 031c 	add.w	r3, r7, #28
 8012638:	2200      	movs	r2, #0
 801263a:	4619      	mov	r1, r3
 801263c:	2002      	movs	r0, #2
 801263e:	f000 fcfd 	bl	801303c <LoRaMacCommandsAddCmd>
 8012642:	4603      	mov	r3, r0
 8012644:	2b00      	cmp	r3, #0
 8012646:	d076      	beq.n	8012736 <LoRaMacMlmeRequest+0x2a6>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012648:	2313      	movs	r3, #19
 801264a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 801264e:	e072      	b.n	8012736 <LoRaMacMlmeRequest+0x2a6>
            break;
        }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	8898      	ldrh	r0, [r3, #4]
 8012654:	687b      	ldr	r3, [r7, #4]
 8012656:	6899      	ldr	r1, [r3, #8]
 8012658:	687b      	ldr	r3, [r7, #4]
 801265a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801265e:	b2db      	uxtb	r3, r3
 8012660:	461a      	mov	r2, r3
 8012662:	f7fe fc65 	bl	8010f30 <SetTxContinuousWave>
 8012666:	4603      	mov	r3, r0
 8012668:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 801266c:	e06a      	b.n	8012744 <LoRaMacMlmeRequest+0x2b4>
        }
#endif /* LORAMAC_VERSION */
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 801266e:	2300      	movs	r3, #0
 8012670:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8012674:	f107 031c 	add.w	r3, r7, #28
 8012678:	2200      	movs	r2, #0
 801267a:	4619      	mov	r1, r3
 801267c:	200d      	movs	r0, #13
 801267e:	f000 fcdd 	bl	801303c <LoRaMacCommandsAddCmd>
 8012682:	4603      	mov	r3, r0
 8012684:	2b00      	cmp	r3, #0
 8012686:	d058      	beq.n	801273a <LoRaMacMlmeRequest+0x2aa>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012688:	2313      	movs	r3, #19
 801268a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 801268e:	e054      	b.n	801273a <LoRaMacMlmeRequest+0x2aa>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 8012690:	4b41      	ldr	r3, [pc, #260]	@ (8012798 <LoRaMacMlmeRequest+0x308>)
 8012692:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8012696:	2b00      	cmp	r3, #0
 8012698:	d151      	bne.n	801273e <LoRaMacMlmeRequest+0x2ae>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	791b      	ldrb	r3, [r3, #4]
 801269e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 80126a2:	687b      	ldr	r3, [r7, #4]
 80126a4:	791b      	ldrb	r3, [r3, #4]
 80126a6:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80126aa:	b2db      	uxtb	r3, r3
 80126ac:	4618      	mov	r0, r3
 80126ae:	f000 fb1b 	bl	8012ce8 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 80126b2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80126b6:	773b      	strb	r3, [r7, #28]
                status = LORAMAC_STATUS_OK;
 80126b8:	2300      	movs	r3, #0
 80126ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 80126be:	f107 031c 	add.w	r3, r7, #28
 80126c2:	2201      	movs	r2, #1
 80126c4:	4619      	mov	r1, r3
 80126c6:	2010      	movs	r0, #16
 80126c8:	f000 fcb8 	bl	801303c <LoRaMacCommandsAddCmd>
 80126cc:	4603      	mov	r3, r0
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d035      	beq.n	801273e <LoRaMacMlmeRequest+0x2ae>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80126d2:	2313      	movs	r3, #19
 80126d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                }
            }
            break;
 80126d8:	e031      	b.n	801273e <LoRaMacMlmeRequest+0x2ae>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80126da:	2300      	movs	r3, #0
 80126dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80126e0:	f107 031c 	add.w	r3, r7, #28
 80126e4:	2200      	movs	r2, #0
 80126e6:	4619      	mov	r1, r3
 80126e8:	2012      	movs	r0, #18
 80126ea:	f000 fca7 	bl	801303c <LoRaMacCommandsAddCmd>
 80126ee:	4603      	mov	r3, r0
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	d026      	beq.n	8012742 <LoRaMacMlmeRequest+0x2b2>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80126f4:	2313      	movs	r3, #19
 80126f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 80126fa:	e022      	b.n	8012742 <LoRaMacMlmeRequest+0x2b2>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 80126fc:	2301      	movs	r3, #1
 80126fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 8012702:	f000 faa7 	bl	8012c54 <LoRaMacClassBIsAcquisitionInProgress>
 8012706:	4603      	mov	r3, r0
 8012708:	f083 0301 	eor.w	r3, r3, #1
 801270c:	b2db      	uxtb	r3, r3
 801270e:	2b00      	cmp	r3, #0
 8012710:	d009      	beq.n	8012726 <LoRaMacMlmeRequest+0x296>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 8012712:	2000      	movs	r0, #0
 8012714:	f000 fa80 	bl	8012c18 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8012718:	2000      	movs	r0, #0
 801271a:	f000 faa2 	bl	8012c62 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 801271e:	2300      	movs	r3, #0
 8012720:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 8012724:	e00e      	b.n	8012744 <LoRaMacMlmeRequest+0x2b4>
                status = LORAMAC_STATUS_BUSY;
 8012726:	2301      	movs	r3, #1
 8012728:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 801272c:	e00a      	b.n	8012744 <LoRaMacMlmeRequest+0x2b4>
        }
        default:
            break;
 801272e:	bf00      	nop
 8012730:	e008      	b.n	8012744 <LoRaMacMlmeRequest+0x2b4>
            break;
 8012732:	bf00      	nop
 8012734:	e006      	b.n	8012744 <LoRaMacMlmeRequest+0x2b4>
            break;
 8012736:	bf00      	nop
 8012738:	e004      	b.n	8012744 <LoRaMacMlmeRequest+0x2b4>
            break;
 801273a:	bf00      	nop
 801273c:	e002      	b.n	8012744 <LoRaMacMlmeRequest+0x2b4>
            break;
 801273e:	bf00      	nop
 8012740:	e000      	b.n	8012744 <LoRaMacMlmeRequest+0x2b4>
            break;
 8012742:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8012744:	4b13      	ldr	r3, [pc, #76]	@ (8012794 <LoRaMacMlmeRequest+0x304>)
 8012746:	f8d3 2498 	ldr.w	r2, [r3, #1176]	@ 0x498
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 801274e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012752:	2b00      	cmp	r3, #0
 8012754:	d010      	beq.n	8012778 <LoRaMacMlmeRequest+0x2e8>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8012756:	f000 ffff 	bl	8013758 <LoRaMacConfirmQueueGetCnt>
 801275a:	4603      	mov	r3, r0
 801275c:	2b00      	cmp	r3, #0
 801275e:	d110      	bne.n	8012782 <LoRaMacMlmeRequest+0x2f2>
        {
            MacCtx.NodeAckRequested = false;
 8012760:	4b0c      	ldr	r3, [pc, #48]	@ (8012794 <LoRaMacMlmeRequest+0x304>)
 8012762:	2200      	movs	r2, #0
 8012764:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8012768:	4a0a      	ldr	r2, [pc, #40]	@ (8012794 <LoRaMacMlmeRequest+0x304>)
 801276a:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 801276e:	f023 0304 	bic.w	r3, r3, #4
 8012772:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
 8012776:	e004      	b.n	8012782 <LoRaMacMlmeRequest+0x2f2>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 8012778:	f107 0320 	add.w	r3, r7, #32
 801277c:	4618      	mov	r0, r3
 801277e:	f000 fe9d 	bl	80134bc <LoRaMacConfirmQueueAdd>
    }
    return status;
 8012782:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8012786:	4618      	mov	r0, r3
 8012788:	3728      	adds	r7, #40	@ 0x28
 801278a:	46bd      	mov	sp, r7
 801278c:	bd80      	pop	{r7, pc}
 801278e:	bf00      	nop
 8012790:	20000d4c 	.word	0x20000d4c
 8012794:	200008f4 	.word	0x200008f4
 8012798:	20000e14 	.word	0x20000e14

0801279c <LoRaMacMcpsRequest>:

/* ST_WORKAROUND_BEGIN: Update MCPS request with new input parameter to allow delayed tx */
LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 801279c:	b5b0      	push	{r4, r5, r7, lr}
 801279e:	b092      	sub	sp, #72	@ 0x48
 80127a0:	af02      	add	r7, sp, #8
 80127a2:	6078      	str	r0, [r7, #4]
 80127a4:	460b      	mov	r3, r1
 80127a6:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80127a8:	2302      	movs	r3, #2
 80127aa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 80127ae:	2300      	movs	r3, #0
 80127b0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    /* ST_WORKAROUND_BEGIN: remove GCC9 warning */
    void* fBuffer = NULL;
 80127b4:	2300      	movs	r3, #0
 80127b6:	63bb      	str	r3, [r7, #56]	@ 0x38
    /* ST_WORKAROUND_END */
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 80127b8:	2300      	movs	r3, #0
 80127ba:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    bool readyToSend = false;
 80127be:	2300      	movs	r3, #0
 80127c0:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    if( mcpsRequest == NULL )
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	2b00      	cmp	r3, #0
 80127c8:	d101      	bne.n	80127ce <LoRaMacMcpsRequest+0x32>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80127ca:	2303      	movs	r3, #3
 80127cc:	e113      	b.n	80129f6 <LoRaMacMcpsRequest+0x25a>
        }
    }
#elif ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    // Initialize mcpsRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mcpsRequest->ReqReturn.DutyCycleWaitTime = 0;
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	2200      	movs	r2, #0
 80127d2:	611a      	str	r2, [r3, #16]

    if( LoRaMacIsBusy( ) == true )
 80127d4:	f7fc face 	bl	800ed74 <LoRaMacIsBusy>
 80127d8:	4603      	mov	r3, r0
 80127da:	2b00      	cmp	r3, #0
 80127dc:	d001      	beq.n	80127e2 <LoRaMacMcpsRequest+0x46>
    {
        return LORAMAC_STATUS_BUSY;
 80127de:	2301      	movs	r3, #1
 80127e0:	e109      	b.n	80129f6 <LoRaMacMcpsRequest+0x25a>
    }

    McpsReq_t request = *mcpsRequest;
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	f107 040c 	add.w	r4, r7, #12
 80127e8:	461d      	mov	r5, r3
 80127ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80127ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80127ee:	682b      	ldr	r3, [r5, #0]
 80127f0:	6023      	str	r3, [r4, #0]

    macHdr.Value = 0;
 80127f2:	2300      	movs	r3, #0
 80127f4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 80127f8:	2214      	movs	r2, #20
 80127fa:	2100      	movs	r1, #0
 80127fc:	4880      	ldr	r0, [pc, #512]	@ (8012a00 <LoRaMacMcpsRequest+0x264>)
 80127fe:	f004 fc67 	bl	80170d0 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012802:	4b80      	ldr	r3, [pc, #512]	@ (8012a04 <LoRaMacMcpsRequest+0x268>)
 8012804:	2201      	movs	r2, #1
 8012806:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445

    // Apply confirmed downlinks, if the device has not received a valid
    // downlink after a join accept.
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 801280a:	4b7f      	ldr	r3, [pc, #508]	@ (8012a08 <LoRaMacMcpsRequest+0x26c>)
 801280c:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8012810:	2b02      	cmp	r3, #2
 8012812:	d111      	bne.n	8012838 <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 8012814:	4b7c      	ldr	r3, [pc, #496]	@ (8012a08 <LoRaMacMcpsRequest+0x26c>)
 8012816:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 801281a:	2b02      	cmp	r3, #2
 801281c:	d10c      	bne.n	8012838 <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 801281e:	4b7a      	ldr	r3, [pc, #488]	@ (8012a08 <LoRaMacMcpsRequest+0x26c>)
 8012820:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 8012824:	f083 0301 	eor.w	r3, r3, #1
 8012828:	b2db      	uxtb	r3, r3
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 801282a:	2b00      	cmp	r3, #0
 801282c:	d004      	beq.n	8012838 <LoRaMacMcpsRequest+0x9c>
        ( request.Type == MCPS_UNCONFIRMED ) )
 801282e:	7b3b      	ldrb	r3, [r7, #12]
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8012830:	2b00      	cmp	r3, #0
 8012832:	d101      	bne.n	8012838 <LoRaMacMcpsRequest+0x9c>
    {
        request.Type = MCPS_CONFIRMED;
 8012834:	2301      	movs	r3, #1
 8012836:	733b      	strb	r3, [r7, #12]
    }

    switch( request.Type )
 8012838:	7b3b      	ldrb	r3, [r7, #12]
 801283a:	2b03      	cmp	r3, #3
 801283c:	d030      	beq.n	80128a0 <LoRaMacMcpsRequest+0x104>
 801283e:	2b03      	cmp	r3, #3
 8012840:	dc3f      	bgt.n	80128c2 <LoRaMacMcpsRequest+0x126>
 8012842:	2b00      	cmp	r3, #0
 8012844:	d002      	beq.n	801284c <LoRaMacMcpsRequest+0xb0>
 8012846:	2b01      	cmp	r3, #1
 8012848:	d015      	beq.n	8012876 <LoRaMacMcpsRequest+0xda>
            fBufferSize = request.Req.Proprietary.fBufferSize;
            datarate = request.Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 801284a:	e03a      	b.n	80128c2 <LoRaMacMcpsRequest+0x126>
            readyToSend = true;
 801284c:	2301      	movs	r3, #1
 801284e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8012852:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8012856:	2202      	movs	r2, #2
 8012858:	f362 1347 	bfi	r3, r2, #5, #3
 801285c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Unconfirmed.fPort;
 8012860:	7c3b      	ldrb	r3, [r7, #16]
 8012862:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Unconfirmed.fBuffer;
 8012866:	697b      	ldr	r3, [r7, #20]
 8012868:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Unconfirmed.fBufferSize;
 801286a:	8b3b      	ldrh	r3, [r7, #24]
 801286c:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Unconfirmed.Datarate;
 801286e:	7ebb      	ldrb	r3, [r7, #26]
 8012870:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 8012874:	e026      	b.n	80128c4 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 8012876:	2301      	movs	r3, #1
 8012878:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 801287c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8012880:	2204      	movs	r2, #4
 8012882:	f362 1347 	bfi	r3, r2, #5, #3
 8012886:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Confirmed.fPort;
 801288a:	7c3b      	ldrb	r3, [r7, #16]
 801288c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Confirmed.fBuffer;
 8012890:	697b      	ldr	r3, [r7, #20]
 8012892:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Confirmed.fBufferSize;
 8012894:	8b3b      	ldrh	r3, [r7, #24]
 8012896:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Confirmed.Datarate;
 8012898:	7ebb      	ldrb	r3, [r7, #26]
 801289a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 801289e:	e011      	b.n	80128c4 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 80128a0:	2301      	movs	r3, #1
 80128a2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 80128a6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80128aa:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 80128ae:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fBuffer = request.Req.Proprietary.fBuffer;
 80128b2:	693b      	ldr	r3, [r7, #16]
 80128b4:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Proprietary.fBufferSize;
 80128b6:	8abb      	ldrh	r3, [r7, #20]
 80128b8:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Proprietary.Datarate;
 80128ba:	7dbb      	ldrb	r3, [r7, #22]
 80128bc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 80128c0:	e000      	b.n	80128c4 <LoRaMacMcpsRequest+0x128>
            break;
 80128c2:	bf00      	nop
    }

    // Make sure that the input datarate is compliant
    // to the regional specification.
    getPhy.Attribute = PHY_MIN_TX_DR;
 80128c4:	2302      	movs	r3, #2
 80128c6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80128ca:	4b4f      	ldr	r3, [pc, #316]	@ (8012a08 <LoRaMacMcpsRequest+0x26c>)
 80128cc:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80128d0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80128d4:	4b4c      	ldr	r3, [pc, #304]	@ (8012a08 <LoRaMacMcpsRequest+0x26c>)
 80128d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80128da:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80128de:	4611      	mov	r1, r2
 80128e0:	4618      	mov	r0, r3
 80128e2:	f002 f919 	bl	8014b18 <RegionGetPhyParam>
 80128e6:	4603      	mov	r3, r0
 80128e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 80128ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80128ec:	b25b      	sxtb	r3, r3
 80128ee:	f997 2035 	ldrsb.w	r2, [r7, #53]	@ 0x35
 80128f2:	4293      	cmp	r3, r2
 80128f4:	bfb8      	it	lt
 80128f6:	4613      	movlt	r3, r2
 80128f8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    // Apply minimum datarate in this special case.
    if( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 80128fc:	4b42      	ldr	r3, [pc, #264]	@ (8012a08 <LoRaMacMcpsRequest+0x26c>)
 80128fe:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8012902:	4a41      	ldr	r2, [pc, #260]	@ (8012a08 <LoRaMacMcpsRequest+0x26c>)
 8012904:	f892 111c 	ldrb.w	r1, [r2, #284]	@ 0x11c
 8012908:	4a3f      	ldr	r2, [pc, #252]	@ (8012a08 <LoRaMacMcpsRequest+0x26c>)
 801290a:	f892 2109 	ldrb.w	r2, [r2, #265]	@ 0x109
 801290e:	4618      	mov	r0, r3
 8012910:	f7fc fbc8 	bl	800f0a4 <CheckForMinimumAbpDatarate>
 8012914:	4603      	mov	r3, r0
 8012916:	2b00      	cmp	r3, #0
 8012918:	d002      	beq.n	8012920 <LoRaMacMcpsRequest+0x184>
                                    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true )
    {
        datarate = ( int8_t )phyParam.Value;
 801291a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801291c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if( readyToSend == true )
 8012920:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8012924:	2b00      	cmp	r3, #0
 8012926:	d05f      	beq.n	80129e8 <LoRaMacMcpsRequest+0x24c>
    {
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8012928:	4b37      	ldr	r3, [pc, #220]	@ (8012a08 <LoRaMacMcpsRequest+0x26c>)
 801292a:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 801292e:	f083 0301 	eor.w	r3, r3, #1
 8012932:	b2db      	uxtb	r3, r3
 8012934:	2b00      	cmp	r3, #0
 8012936:	d10e      	bne.n	8012956 <LoRaMacMcpsRequest+0x1ba>
            ( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 8012938:	4b33      	ldr	r3, [pc, #204]	@ (8012a08 <LoRaMacMcpsRequest+0x26c>)
 801293a:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 801293e:	4a32      	ldr	r2, [pc, #200]	@ (8012a08 <LoRaMacMcpsRequest+0x26c>)
 8012940:	f892 111c 	ldrb.w	r1, [r2, #284]	@ 0x11c
 8012944:	4a30      	ldr	r2, [pc, #192]	@ (8012a08 <LoRaMacMcpsRequest+0x26c>)
 8012946:	f892 2109 	ldrb.w	r2, [r2, #265]	@ 0x109
 801294a:	4618      	mov	r0, r3
 801294c:	f7fc fbaa 	bl	800f0a4 <CheckForMinimumAbpDatarate>
 8012950:	4603      	mov	r3, r0
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8012952:	2b00      	cmp	r3, #0
 8012954:	d01c      	beq.n	8012990 <LoRaMacMcpsRequest+0x1f4>
                                          Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true ) )
        {
            verify.DatarateParams.Datarate = datarate;
 8012956:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801295a:	f887 3020 	strb.w	r3, [r7, #32]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801295e:	4b2a      	ldr	r3, [pc, #168]	@ (8012a08 <LoRaMacMcpsRequest+0x26c>)
 8012960:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8012964:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8012968:	4b27      	ldr	r3, [pc, #156]	@ (8012a08 <LoRaMacMcpsRequest+0x26c>)
 801296a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801296e:	f107 0120 	add.w	r1, r7, #32
 8012972:	2205      	movs	r2, #5
 8012974:	4618      	mov	r0, r3
 8012976:	f002 f90a 	bl	8014b8e <RegionVerify>
 801297a:	4603      	mov	r3, r0
 801297c:	2b00      	cmp	r3, #0
 801297e:	d005      	beq.n	801298c <LoRaMacMcpsRequest+0x1f0>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8012980:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8012984:	4b20      	ldr	r3, [pc, #128]	@ (8012a08 <LoRaMacMcpsRequest+0x26c>)
 8012986:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 801298a:	e001      	b.n	8012990 <LoRaMacMcpsRequest+0x1f4>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 801298c:	2303      	movs	r3, #3
 801298e:	e032      	b.n	80129f6 <LoRaMacMcpsRequest+0x25a>
            }
        }

        // Verification of response timeout for class b and class c
        LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 8012990:	4b1d      	ldr	r3, [pc, #116]	@ (8012a08 <LoRaMacMcpsRequest+0x26c>)
 8012992:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012996:	4a1b      	ldr	r2, [pc, #108]	@ (8012a04 <LoRaMacMcpsRequest+0x268>)
 8012998:	f8d2 249c 	ldr.w	r2, [r2, #1180]	@ 0x49c
 801299c:	4611      	mov	r1, r2
 801299e:	4618      	mov	r0, r3
 80129a0:	f7fc fc6a 	bl	800f278 <LoRaMacHandleResponseTimeout>
                                      MacCtx.ResponseTimeoutStartTime );

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx ); /* ST_WORKAROUND: Update Send request with new input parameter to allow delayed tx */
 80129a4:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80129a6:	f897 103e 	ldrb.w	r1, [r7, #62]	@ 0x3e
 80129aa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80129ae:	78fb      	ldrb	r3, [r7, #3]
 80129b0:	9300      	str	r3, [sp, #0]
 80129b2:	4613      	mov	r3, r2
 80129b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80129b6:	f7fd fc0f 	bl	80101d8 <Send>
 80129ba:	4603      	mov	r3, r0
 80129bc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if( status == LORAMAC_STATUS_OK )
 80129c0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80129c4:	2b00      	cmp	r3, #0
 80129c6:	d10b      	bne.n	80129e0 <LoRaMacMcpsRequest+0x244>
        {
            MacCtx.McpsConfirm.McpsRequest = request.Type;
 80129c8:	7b3a      	ldrb	r2, [r7, #12]
 80129ca:	4b0e      	ldr	r3, [pc, #56]	@ (8012a04 <LoRaMacMcpsRequest+0x268>)
 80129cc:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444
            MacCtx.MacFlags.Bits.McpsReq = 1;
 80129d0:	4a0c      	ldr	r2, [pc, #48]	@ (8012a04 <LoRaMacMcpsRequest+0x268>)
 80129d2:	f892 3495 	ldrb.w	r3, [r2, #1173]	@ 0x495
 80129d6:	f043 0301 	orr.w	r3, r3, #1
 80129da:	f882 3495 	strb.w	r3, [r2, #1173]	@ 0x495
 80129de:	e003      	b.n	80129e8 <LoRaMacMcpsRequest+0x24c>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 80129e0:	4b08      	ldr	r3, [pc, #32]	@ (8012a04 <LoRaMacMcpsRequest+0x268>)
 80129e2:	2200      	movs	r2, #0
 80129e4:	f883 241e 	strb.w	r2, [r3, #1054]	@ 0x41e
        }
    }
#endif /* LORAMAC_VERSION */

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 80129e8:	4b06      	ldr	r3, [pc, #24]	@ (8012a04 <LoRaMacMcpsRequest+0x268>)
 80129ea:	f8d3 2498 	ldr.w	r2, [r3, #1176]	@ 0x498
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	611a      	str	r2, [r3, #16]

    return status;
 80129f2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 80129f6:	4618      	mov	r0, r3
 80129f8:	3740      	adds	r7, #64	@ 0x40
 80129fa:	46bd      	mov	sp, r7
 80129fc:	bdb0      	pop	{r4, r5, r7, pc}
 80129fe:	bf00      	nop
 8012a00:	20000d38 	.word	0x20000d38
 8012a04:	200008f4 	.word	0x200008f4
 8012a08:	20000e14 	.word	0x20000e14

08012a0c <LoRaMacTestSetDutyCycleOn>:
/* ST_WORKAROUND_END */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8012a0c:	b580      	push	{r7, lr}
 8012a0e:	b084      	sub	sp, #16
 8012a10:	af00      	add	r7, sp, #0
 8012a12:	4603      	mov	r3, r0
 8012a14:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8012a16:	79fb      	ldrb	r3, [r7, #7]
 8012a18:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 8012a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8012a44 <LoRaMacTestSetDutyCycleOn+0x38>)
 8012a1c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8012a20:	f107 010c 	add.w	r1, r7, #12
 8012a24:	220f      	movs	r2, #15
 8012a26:	4618      	mov	r0, r3
 8012a28:	f002 f8b1 	bl	8014b8e <RegionVerify>
 8012a2c:	4603      	mov	r3, r0
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	d003      	beq.n	8012a3a <LoRaMacTestSetDutyCycleOn+0x2e>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 8012a32:	4a04      	ldr	r2, [pc, #16]	@ (8012a44 <LoRaMacTestSetDutyCycleOn+0x38>)
 8012a34:	79fb      	ldrb	r3, [r7, #7]
 8012a36:	f882 3108 	strb.w	r3, [r2, #264]	@ 0x108
    }
}
 8012a3a:	bf00      	nop
 8012a3c:	3710      	adds	r7, #16
 8012a3e:	46bd      	mov	sp, r7
 8012a40:	bd80      	pop	{r7, pc}
 8012a42:	bf00      	nop
 8012a44:	20000e14 	.word	0x20000e14

08012a48 <LoRaMacDeInitialization>:

LoRaMacStatus_t LoRaMacDeInitialization( void )
{
 8012a48:	b580      	push	{r7, lr}
 8012a4a:	af00      	add	r7, sp, #0
    // Check the current state of the LoRaMac
    if ( LoRaMacStop( ) == LORAMAC_STATUS_OK )
 8012a4c:	f7fe ff26 	bl	801189c <LoRaMacStop>
 8012a50:	4603      	mov	r3, r0
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d111      	bne.n	8012a7a <LoRaMacDeInitialization+0x32>
    {
        // Stop Timers
        TimerStop( &MacCtx.TxDelayedTimer );
 8012a56:	480a      	ldr	r0, [pc, #40]	@ (8012a80 <LoRaMacDeInitialization+0x38>)
 8012a58:	f008 fc4c 	bl	801b2f4 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer1 );
 8012a5c:	4809      	ldr	r0, [pc, #36]	@ (8012a84 <LoRaMacDeInitialization+0x3c>)
 8012a5e:	f008 fc49 	bl	801b2f4 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
 8012a62:	4809      	ldr	r0, [pc, #36]	@ (8012a88 <LoRaMacDeInitialization+0x40>)
 8012a64:	f008 fc46 	bl	801b2f4 <UTIL_TIMER_Stop>
#if ( defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        TimerStop( &MacCtx.AckTimeoutTimer );
#endif /* LORAMAC_VERSION */

        // Take care about class B
        LoRaMacClassBHaltBeaconing( );
 8012a68:	f000 f948 	bl	8012cfc <LoRaMacClassBHaltBeaconing>

        // Reset Mac parameters
        ResetMacParameters( );
 8012a6c:	f7fd ff1a 	bl	80108a4 <ResetMacParameters>

        // Switch off Radio
        Radio.Sleep( );
 8012a70:	4b06      	ldr	r3, [pc, #24]	@ (8012a8c <LoRaMacDeInitialization+0x44>)
 8012a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a74:	4798      	blx	r3

        // Return success
        return LORAMAC_STATUS_OK;
 8012a76:	2300      	movs	r3, #0
 8012a78:	e000      	b.n	8012a7c <LoRaMacDeInitialization+0x34>
    }
    else
    {
        return LORAMAC_STATUS_BUSY;
 8012a7a:	2301      	movs	r3, #1
    }
}
 8012a7c:	4618      	mov	r0, r3
 8012a7e:	bd80      	pop	{r7, pc}
 8012a80:	20000c5c 	.word	0x20000c5c
 8012a84:	20000c74 	.word	0x20000c74
 8012a88:	20000c8c 	.word	0x20000c8c
 8012a8c:	0801f51c 	.word	0x0801f51c

08012a90 <LoRaMacAdrCalcNext>:
    return false;
}
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut,
                         uint8_t* nbTransOut, uint32_t* adrAckCounter )
{
 8012a90:	b580      	push	{r7, lr}
 8012a92:	b08c      	sub	sp, #48	@ 0x30
 8012a94:	af00      	add	r7, sp, #0
 8012a96:	60f8      	str	r0, [r7, #12]
 8012a98:	60b9      	str	r1, [r7, #8]
 8012a9a:	607a      	str	r2, [r7, #4]
 8012a9c:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 8012a9e:	2300      	movs	r3, #0
 8012aa0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = adrNext->Datarate;
 8012aa4:	68fb      	ldr	r3, [r7, #12]
 8012aa6:	7b1b      	ldrb	r3, [r3, #12]
 8012aa8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = adrNext->TxPower;
 8012aac:	68fb      	ldr	r3, [r7, #12]
 8012aae:	7b5b      	ldrb	r3, [r3, #13]
 8012ab0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint8_t nbTrans = adrNext->NbTrans;
 8012ab4:	68fb      	ldr	r3, [r7, #12]
 8012ab6:	7b9b      	ldrb	r3, [r3, #14]
 8012ab8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 8012abc:	68fb      	ldr	r3, [r7, #12]
 8012abe:	685a      	ldr	r2, [r3, #4]
 8012ac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012ac2:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 8012ac4:	68fb      	ldr	r3, [r7, #12]
 8012ac6:	785b      	ldrb	r3, [r3, #1]
 8012ac8:	2b00      	cmp	r3, #0
 8012aca:	f000 8088 	beq.w	8012bde <LoRaMacAdrCalcNext+0x14e>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 8012ace:	2302      	movs	r3, #2
 8012ad0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8012ad4:	68fb      	ldr	r3, [r7, #12]
 8012ad6:	7bdb      	ldrb	r3, [r3, #15]
 8012ad8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8012adc:	68fb      	ldr	r3, [r7, #12]
 8012ade:	7c1b      	ldrb	r3, [r3, #16]
 8012ae0:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8012ae4:	4611      	mov	r1, r2
 8012ae6:	4618      	mov	r0, r3
 8012ae8:	f002 f816 	bl	8014b18 <RegionGetPhyParam>
 8012aec:	4603      	mov	r3, r0
 8012aee:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 8012af0:	6a3b      	ldr	r3, [r7, #32]
 8012af2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        datarate = MAX( datarate, minTxDatarate );
 8012af6:	f997 202b 	ldrsb.w	r2, [r7, #43]	@ 0x2b
 8012afa:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 8012afe:	4293      	cmp	r3, r2
 8012b00:	bfb8      	it	lt
 8012b02:	4613      	movlt	r3, r2
 8012b04:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        // Verify if ADR ack req bit needs to be set.
        if( adrNext->AdrAckCounter >= adrNext->AdrAckLimit )
 8012b08:	68fb      	ldr	r3, [r7, #12]
 8012b0a:	685b      	ldr	r3, [r3, #4]
 8012b0c:	68fa      	ldr	r2, [r7, #12]
 8012b0e:	8912      	ldrh	r2, [r2, #8]
 8012b10:	4293      	cmp	r3, r2
 8012b12:	d302      	bcc.n	8012b1a <LoRaMacAdrCalcNext+0x8a>
        {
            adrAckReq = true;
 8012b14:	2301      	movs	r3, #1
 8012b16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        // Verify, if we need to set the TX power to default
        if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8012b1a:	68fb      	ldr	r3, [r7, #12]
 8012b1c:	685b      	ldr	r3, [r3, #4]
 8012b1e:	68fa      	ldr	r2, [r7, #12]
 8012b20:	8912      	ldrh	r2, [r2, #8]
 8012b22:	4611      	mov	r1, r2
 8012b24:	68fa      	ldr	r2, [r7, #12]
 8012b26:	8952      	ldrh	r2, [r2, #10]
 8012b28:	440a      	add	r2, r1
 8012b2a:	4293      	cmp	r3, r2
 8012b2c:	d30f      	bcc.n	8012b4e <LoRaMacAdrCalcNext+0xbe>
        {
            // Set TX Power to default
            getPhy.Attribute = PHY_DEF_TX_POWER;
 8012b2e:	230a      	movs	r3, #10
 8012b30:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8012b34:	68fb      	ldr	r3, [r7, #12]
 8012b36:	7c1b      	ldrb	r3, [r3, #16]
 8012b38:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8012b3c:	4611      	mov	r1, r2
 8012b3e:	4618      	mov	r0, r3
 8012b40:	f001 ffea 	bl	8014b18 <RegionGetPhyParam>
 8012b44:	4603      	mov	r3, r0
 8012b46:	623b      	str	r3, [r7, #32]
            txPower = phyParam.Value;
 8012b48:	6a3b      	ldr	r3, [r7, #32]
 8012b4a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        }

        // Verify, if we need to decrease the data rate
        if( adrNext->AdrAckCounter >= ( uint32_t )( adrNext->AdrAckLimit + ( adrNext->AdrAckDelay << 1 ) ) )
 8012b4e:	68fb      	ldr	r3, [r7, #12]
 8012b50:	685b      	ldr	r3, [r3, #4]
 8012b52:	68fa      	ldr	r2, [r7, #12]
 8012b54:	8912      	ldrh	r2, [r2, #8]
 8012b56:	4611      	mov	r1, r2
 8012b58:	68fa      	ldr	r2, [r7, #12]
 8012b5a:	8952      	ldrh	r2, [r2, #10]
 8012b5c:	0052      	lsls	r2, r2, #1
 8012b5e:	440a      	add	r2, r1
 8012b60:	4293      	cmp	r3, r2
 8012b62:	d33c      	bcc.n	8012bde <LoRaMacAdrCalcNext+0x14e>
        {
            // Perform actions with every adrNext->AdrAckDelay only
            if( ( ( adrNext->AdrAckCounter - adrNext->AdrAckLimit ) % adrNext->AdrAckDelay ) == 0 )
 8012b64:	68fb      	ldr	r3, [r7, #12]
 8012b66:	685b      	ldr	r3, [r3, #4]
 8012b68:	68fa      	ldr	r2, [r7, #12]
 8012b6a:	8912      	ldrh	r2, [r2, #8]
 8012b6c:	1a9b      	subs	r3, r3, r2
 8012b6e:	68fa      	ldr	r2, [r7, #12]
 8012b70:	8952      	ldrh	r2, [r2, #10]
 8012b72:	fbb3 f1f2 	udiv	r1, r3, r2
 8012b76:	fb01 f202 	mul.w	r2, r1, r2
 8012b7a:	1a9b      	subs	r3, r3, r2
 8012b7c:	2b00      	cmp	r3, #0
 8012b7e:	d12e      	bne.n	8012bde <LoRaMacAdrCalcNext+0x14e>
            {
                if( datarate == minTxDatarate )
 8012b80:	f997 202e 	ldrsb.w	r2, [r7, #46]	@ 0x2e
 8012b84:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8012b88:	429a      	cmp	r2, r3
 8012b8a:	d110      	bne.n	8012bae <LoRaMacAdrCalcNext+0x11e>
                {
                    // Restore the channel mask
                    if( adrNext->UpdateChanMask == true )
 8012b8c:	68fb      	ldr	r3, [r7, #12]
 8012b8e:	781b      	ldrb	r3, [r3, #0]
 8012b90:	2b00      	cmp	r3, #0
 8012b92:	d009      	beq.n	8012ba8 <LoRaMacAdrCalcNext+0x118>
                    {
                        InitDefaultsParams_t params;
                        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8012b94:	2302      	movs	r3, #2
 8012b96:	773b      	strb	r3, [r7, #28]
                        RegionInitDefaults( adrNext->Region, &params );
 8012b98:	68fb      	ldr	r3, [r7, #12]
 8012b9a:	7c1b      	ldrb	r3, [r3, #16]
 8012b9c:	f107 0210 	add.w	r2, r7, #16
 8012ba0:	4611      	mov	r1, r2
 8012ba2:	4618      	mov	r0, r3
 8012ba4:	f001 ffe1 	bl	8014b6a <RegionInitDefaults>
                    }

                    // Restore NbTrans
                    nbTrans = 1;
 8012ba8:	2301      	movs	r3, #1
 8012baa:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                }

                // Decrease the datarate
                getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 8012bae:	2321      	movs	r3, #33	@ 0x21
 8012bb0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                getPhy.Datarate = datarate;
 8012bb4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8012bb8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8012bbc:	68fb      	ldr	r3, [r7, #12]
 8012bbe:	7bdb      	ldrb	r3, [r3, #15]
 8012bc0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8012bc4:	68fb      	ldr	r3, [r7, #12]
 8012bc6:	7c1b      	ldrb	r3, [r3, #16]
 8012bc8:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8012bcc:	4611      	mov	r1, r2
 8012bce:	4618      	mov	r0, r3
 8012bd0:	f001 ffa2 	bl	8014b18 <RegionGetPhyParam>
 8012bd4:	4603      	mov	r3, r0
 8012bd6:	623b      	str	r3, [r7, #32]
                datarate = phyParam.Value;
 8012bd8:	6a3b      	ldr	r3, [r7, #32]
 8012bda:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
            }
        }
    }

    *drOut = datarate;
 8012bde:	68bb      	ldr	r3, [r7, #8]
 8012be0:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8012be4:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8012bec:	701a      	strb	r2, [r3, #0]
    *nbTransOut = nbTrans;
 8012bee:	683b      	ldr	r3, [r7, #0]
 8012bf0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8012bf4:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8012bf6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8012bfa:	4618      	mov	r0, r3
 8012bfc:	3730      	adds	r7, #48	@ 0x30
 8012bfe:	46bd      	mov	sp, r7
 8012c00:	bd80      	pop	{r7, pc}

08012c02 <LoRaMacClassBInit>:
#endif /* LORAMAC_VERSION */

#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmData_t* nvm )
{
 8012c02:	b480      	push	{r7}
 8012c04:	b085      	sub	sp, #20
 8012c06:	af00      	add	r7, sp, #0
 8012c08:	60f8      	str	r0, [r7, #12]
 8012c0a:	60b9      	str	r1, [r7, #8]
 8012c0c:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012c0e:	bf00      	nop
 8012c10:	3714      	adds	r7, #20
 8012c12:	46bd      	mov	sp, r7
 8012c14:	bc80      	pop	{r7}
 8012c16:	4770      	bx	lr

08012c18 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 8012c18:	b480      	push	{r7}
 8012c1a:	b083      	sub	sp, #12
 8012c1c:	af00      	add	r7, sp, #0
 8012c1e:	4603      	mov	r3, r0
 8012c20:	71fb      	strb	r3, [r7, #7]
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012c22:	bf00      	nop
 8012c24:	370c      	adds	r7, #12
 8012c26:	46bd      	mov	sp, r7
 8012c28:	bc80      	pop	{r7}
 8012c2a:	4770      	bx	lr

08012c2c <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8012c2c:	b480      	push	{r7}
 8012c2e:	b083      	sub	sp, #12
 8012c30:	af00      	add	r7, sp, #0
 8012c32:	4603      	mov	r3, r0
 8012c34:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012c36:	bf00      	nop
 8012c38:	370c      	adds	r7, #12
 8012c3a:	46bd      	mov	sp, r7
 8012c3c:	bc80      	pop	{r7}
 8012c3e:	4770      	bx	lr

08012c40 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8012c40:	b480      	push	{r7}
 8012c42:	b083      	sub	sp, #12
 8012c44:	af00      	add	r7, sp, #0
 8012c46:	4603      	mov	r3, r0
 8012c48:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012c4a:	bf00      	nop
 8012c4c:	370c      	adds	r7, #12
 8012c4e:	46bd      	mov	sp, r7
 8012c50:	bc80      	pop	{r7}
 8012c52:	4770      	bx	lr

08012c54 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8012c54:	b480      	push	{r7}
 8012c56:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8012c58:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012c5a:	4618      	mov	r0, r3
 8012c5c:	46bd      	mov	sp, r7
 8012c5e:	bc80      	pop	{r7}
 8012c60:	4770      	bx	lr

08012c62 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8012c62:	b480      	push	{r7}
 8012c64:	b083      	sub	sp, #12
 8012c66:	af00      	add	r7, sp, #0
 8012c68:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012c6a:	bf00      	nop
 8012c6c:	370c      	adds	r7, #12
 8012c6e:	46bd      	mov	sp, r7
 8012c70:	bc80      	pop	{r7}
 8012c72:	4770      	bx	lr

08012c74 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8012c74:	b480      	push	{r7}
 8012c76:	b083      	sub	sp, #12
 8012c78:	af00      	add	r7, sp, #0
 8012c7a:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012c7c:	bf00      	nop
 8012c7e:	370c      	adds	r7, #12
 8012c80:	46bd      	mov	sp, r7
 8012c82:	bc80      	pop	{r7}
 8012c84:	4770      	bx	lr

08012c86 <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 8012c86:	b480      	push	{r7}
 8012c88:	b083      	sub	sp, #12
 8012c8a:	af00      	add	r7, sp, #0
 8012c8c:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012c8e:	bf00      	nop
 8012c90:	370c      	adds	r7, #12
 8012c92:	46bd      	mov	sp, r7
 8012c94:	bc80      	pop	{r7}
 8012c96:	4770      	bx	lr

08012c98 <LoRaMacClassBRxBeacon>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8012c98:	b480      	push	{r7}
 8012c9a:	b083      	sub	sp, #12
 8012c9c:	af00      	add	r7, sp, #0
 8012c9e:	6078      	str	r0, [r7, #4]
 8012ca0:	460b      	mov	r3, r1
 8012ca2:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 8012ca4:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012ca6:	4618      	mov	r0, r3
 8012ca8:	370c      	adds	r7, #12
 8012caa:	46bd      	mov	sp, r7
 8012cac:	bc80      	pop	{r7}
 8012cae:	4770      	bx	lr

08012cb0 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8012cb0:	b480      	push	{r7}
 8012cb2:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8012cb4:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012cb6:	4618      	mov	r0, r3
 8012cb8:	46bd      	mov	sp, r7
 8012cba:	bc80      	pop	{r7}
 8012cbc:	4770      	bx	lr

08012cbe <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8012cbe:	b480      	push	{r7}
 8012cc0:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8012cc2:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012cc4:	4618      	mov	r0, r3
 8012cc6:	46bd      	mov	sp, r7
 8012cc8:	bc80      	pop	{r7}
 8012cca:	4770      	bx	lr

08012ccc <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8012ccc:	b480      	push	{r7}
 8012cce:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8012cd0:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012cd2:	4618      	mov	r0, r3
 8012cd4:	46bd      	mov	sp, r7
 8012cd6:	bc80      	pop	{r7}
 8012cd8:	4770      	bx	lr

08012cda <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8012cda:	b480      	push	{r7}
 8012cdc:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8012cde:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012ce0:	4618      	mov	r0, r3
 8012ce2:	46bd      	mov	sp, r7
 8012ce4:	bc80      	pop	{r7}
 8012ce6:	4770      	bx	lr

08012ce8 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8012ce8:	b480      	push	{r7}
 8012cea:	b083      	sub	sp, #12
 8012cec:	af00      	add	r7, sp, #0
 8012cee:	4603      	mov	r3, r0
 8012cf0:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012cf2:	bf00      	nop
 8012cf4:	370c      	adds	r7, #12
 8012cf6:	46bd      	mov	sp, r7
 8012cf8:	bc80      	pop	{r7}
 8012cfa:	4770      	bx	lr

08012cfc <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8012cfc:	b480      	push	{r7}
 8012cfe:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012d00:	bf00      	nop
 8012d02:	46bd      	mov	sp, r7
 8012d04:	bc80      	pop	{r7}
 8012d06:	4770      	bx	lr

08012d08 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 8012d08:	b480      	push	{r7}
 8012d0a:	af00      	add	r7, sp, #0
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012d0c:	bf00      	nop
 8012d0e:	46bd      	mov	sp, r7
 8012d10:	bc80      	pop	{r7}
 8012d12:	4770      	bx	lr

08012d14 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 8012d14:	b480      	push	{r7}
 8012d16:	b083      	sub	sp, #12
 8012d18:	af00      	add	r7, sp, #0
 8012d1a:	4603      	mov	r3, r0
 8012d1c:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012d1e:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012d20:	4618      	mov	r0, r3
 8012d22:	370c      	adds	r7, #12
 8012d24:	46bd      	mov	sp, r7
 8012d26:	bc80      	pop	{r7}
 8012d28:	4770      	bx	lr

08012d2a <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 8012d2a:	b480      	push	{r7}
 8012d2c:	b083      	sub	sp, #12
 8012d2e:	af00      	add	r7, sp, #0
 8012d30:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012d32:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012d34:	4618      	mov	r0, r3
 8012d36:	370c      	adds	r7, #12
 8012d38:	46bd      	mov	sp, r7
 8012d3a:	bc80      	pop	{r7}
 8012d3c:	4770      	bx	lr

08012d3e <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8012d3e:	b480      	push	{r7}
 8012d40:	b083      	sub	sp, #12
 8012d42:	af00      	add	r7, sp, #0
 8012d44:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012d46:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012d48:	4618      	mov	r0, r3
 8012d4a:	370c      	adds	r7, #12
 8012d4c:	46bd      	mov	sp, r7
 8012d4e:	bc80      	pop	{r7}
 8012d50:	4770      	bx	lr

08012d52 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 8012d52:	b480      	push	{r7}
 8012d54:	af00      	add	r7, sp, #0
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012d56:	bf00      	nop
 8012d58:	46bd      	mov	sp, r7
 8012d5a:	bc80      	pop	{r7}
 8012d5c:	4770      	bx	lr

08012d5e <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 8012d5e:	b480      	push	{r7}
 8012d60:	b083      	sub	sp, #12
 8012d62:	af00      	add	r7, sp, #0
 8012d64:	4603      	mov	r3, r0
 8012d66:	6039      	str	r1, [r7, #0]
 8012d68:	71fb      	strb	r3, [r7, #7]
        ClassBNvm->PingSlotCtx.Datarate = datarate;
    }

    return status;
#else
    return 0;
 8012d6a:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012d6c:	4618      	mov	r0, r3
 8012d6e:	370c      	adds	r7, #12
 8012d70:	46bd      	mov	sp, r7
 8012d72:	bc80      	pop	{r7}
 8012d74:	4770      	bx	lr

08012d76 <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 8012d76:	b480      	push	{r7}
 8012d78:	b083      	sub	sp, #12
 8012d7a:	af00      	add	r7, sp, #0
 8012d7c:	4603      	mov	r3, r0
 8012d7e:	603a      	str	r2, [r7, #0]
 8012d80:	80fb      	strh	r3, [r7, #6]
 8012d82:	460b      	mov	r3, r1
 8012d84:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012d86:	bf00      	nop
 8012d88:	370c      	adds	r7, #12
 8012d8a:	46bd      	mov	sp, r7
 8012d8c:	bc80      	pop	{r7}
 8012d8e:	4770      	bx	lr

08012d90 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8012d90:	b480      	push	{r7}
 8012d92:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012d94:	bf00      	nop
 8012d96:	46bd      	mov	sp, r7
 8012d98:	bc80      	pop	{r7}
 8012d9a:	4770      	bx	lr

08012d9c <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8012d9c:	b480      	push	{r7}
 8012d9e:	b083      	sub	sp, #12
 8012da0:	af00      	add	r7, sp, #0
 8012da2:	6078      	str	r0, [r7, #4]
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
        return true;
    }
    return false;
#else
    return false;
 8012da4:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012da6:	4618      	mov	r0, r3
 8012da8:	370c      	adds	r7, #12
 8012daa:	46bd      	mov	sp, r7
 8012dac:	bc80      	pop	{r7}
 8012dae:	4770      	bx	lr

08012db0 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8012db0:	b480      	push	{r7}
 8012db2:	b083      	sub	sp, #12
 8012db4:	af00      	add	r7, sp, #0
 8012db6:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8012db8:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012dba:	4618      	mov	r0, r3
 8012dbc:	370c      	adds	r7, #12
 8012dbe:	46bd      	mov	sp, r7
 8012dc0:	bc80      	pop	{r7}
 8012dc2:	4770      	bx	lr

08012dc4 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8012dc4:	b480      	push	{r7}
 8012dc6:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012dc8:	bf00      	nop
 8012dca:	46bd      	mov	sp, r7
 8012dcc:	bc80      	pop	{r7}
 8012dce:	4770      	bx	lr

08012dd0 <LoRaMacClassBSetFPendingBit>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
void LoRaMacClassBSetFPendingBit( uint32_t address, uint8_t fPendingSet )
{
 8012dd0:	b480      	push	{r7}
 8012dd2:	b083      	sub	sp, #12
 8012dd4:	af00      	add	r7, sp, #0
 8012dd6:	6078      	str	r0, [r7, #4]
 8012dd8:	460b      	mov	r3, r1
 8012dda:	70fb      	strb	r3, [r7, #3]
            }
            cur++;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012ddc:	bf00      	nop
 8012dde:	370c      	adds	r7, #12
 8012de0:	46bd      	mov	sp, r7
 8012de2:	bc80      	pop	{r7}
 8012de4:	4770      	bx	lr

08012de6 <LoRaMacClassBProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacClassBProcess( void )
{
 8012de6:	b480      	push	{r7}
 8012de8:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8012dea:	bf00      	nop
 8012dec:	46bd      	mov	sp, r7
 8012dee:	bc80      	pop	{r7}
 8012df0:	4770      	bx	lr

08012df2 <IsSlotFree>:
 *
 * \param [in]    slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8012df2:	b480      	push	{r7}
 8012df4:	b085      	sub	sp, #20
 8012df6:	af00      	add	r7, sp, #0
 8012df8:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8012dfe:	2300      	movs	r3, #0
 8012e00:	81fb      	strh	r3, [r7, #14]
 8012e02:	e00a      	b.n	8012e1a <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8012e04:	89fb      	ldrh	r3, [r7, #14]
 8012e06:	68ba      	ldr	r2, [r7, #8]
 8012e08:	4413      	add	r3, r2
 8012e0a:	781b      	ldrb	r3, [r3, #0]
 8012e0c:	2b00      	cmp	r3, #0
 8012e0e:	d001      	beq.n	8012e14 <IsSlotFree+0x22>
        {
            return false;
 8012e10:	2300      	movs	r3, #0
 8012e12:	e006      	b.n	8012e22 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8012e14:	89fb      	ldrh	r3, [r7, #14]
 8012e16:	3301      	adds	r3, #1
 8012e18:	81fb      	strh	r3, [r7, #14]
 8012e1a:	89fb      	ldrh	r3, [r7, #14]
 8012e1c:	2b0f      	cmp	r3, #15
 8012e1e:	d9f1      	bls.n	8012e04 <IsSlotFree+0x12>
        }
    }
    return true;
 8012e20:	2301      	movs	r3, #1
}
 8012e22:	4618      	mov	r0, r3
 8012e24:	3714      	adds	r7, #20
 8012e26:	46bd      	mov	sp, r7
 8012e28:	bc80      	pop	{r7}
 8012e2a:	4770      	bx	lr

08012e2c <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8012e2c:	b580      	push	{r7, lr}
 8012e2e:	b082      	sub	sp, #8
 8012e30:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 8012e32:	2300      	movs	r3, #0
 8012e34:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8012e36:	e007      	b.n	8012e48 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 8012e38:	79fb      	ldrb	r3, [r7, #7]
 8012e3a:	3301      	adds	r3, #1
 8012e3c:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8012e3e:	79fb      	ldrb	r3, [r7, #7]
 8012e40:	2b20      	cmp	r3, #32
 8012e42:	d101      	bne.n	8012e48 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8012e44:	2300      	movs	r3, #0
 8012e46:	e012      	b.n	8012e6e <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8012e48:	79fb      	ldrb	r3, [r7, #7]
 8012e4a:	011b      	lsls	r3, r3, #4
 8012e4c:	3308      	adds	r3, #8
 8012e4e:	4a0a      	ldr	r2, [pc, #40]	@ (8012e78 <MallocNewMacCommandSlot+0x4c>)
 8012e50:	4413      	add	r3, r2
 8012e52:	4618      	mov	r0, r3
 8012e54:	f7ff ffcd 	bl	8012df2 <IsSlotFree>
 8012e58:	4603      	mov	r3, r0
 8012e5a:	f083 0301 	eor.w	r3, r3, #1
 8012e5e:	b2db      	uxtb	r3, r3
 8012e60:	2b00      	cmp	r3, #0
 8012e62:	d1e9      	bne.n	8012e38 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 8012e64:	79fb      	ldrb	r3, [r7, #7]
 8012e66:	011b      	lsls	r3, r3, #4
 8012e68:	3308      	adds	r3, #8
 8012e6a:	4a03      	ldr	r2, [pc, #12]	@ (8012e78 <MallocNewMacCommandSlot+0x4c>)
 8012e6c:	4413      	add	r3, r2
}
 8012e6e:	4618      	mov	r0, r3
 8012e70:	3708      	adds	r7, #8
 8012e72:	46bd      	mov	sp, r7
 8012e74:	bd80      	pop	{r7, pc}
 8012e76:	bf00      	nop
 8012e78:	200019b4 	.word	0x200019b4

08012e7c <FreeMacCommandSlot>:
 * \param [in]    slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8012e7c:	b580      	push	{r7, lr}
 8012e7e:	b082      	sub	sp, #8
 8012e80:	af00      	add	r7, sp, #0
 8012e82:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	2b00      	cmp	r3, #0
 8012e88:	d101      	bne.n	8012e8e <FreeMacCommandSlot+0x12>
    {
        return false;
 8012e8a:	2300      	movs	r3, #0
 8012e8c:	e005      	b.n	8012e9a <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8012e8e:	2210      	movs	r2, #16
 8012e90:	2100      	movs	r1, #0
 8012e92:	6878      	ldr	r0, [r7, #4]
 8012e94:	f004 f91c 	bl	80170d0 <memset1>

    return true;
 8012e98:	2301      	movs	r3, #1
}
 8012e9a:	4618      	mov	r0, r3
 8012e9c:	3708      	adds	r7, #8
 8012e9e:	46bd      	mov	sp, r7
 8012ea0:	bd80      	pop	{r7, pc}

08012ea2 <LinkedListInit>:
 *
 * \param [in]    list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8012ea2:	b480      	push	{r7}
 8012ea4:	b083      	sub	sp, #12
 8012ea6:	af00      	add	r7, sp, #0
 8012ea8:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 8012eaa:	687b      	ldr	r3, [r7, #4]
 8012eac:	2b00      	cmp	r3, #0
 8012eae:	d101      	bne.n	8012eb4 <LinkedListInit+0x12>
    {
        return false;
 8012eb0:	2300      	movs	r3, #0
 8012eb2:	e006      	b.n	8012ec2 <LinkedListInit+0x20>
    }

    list->First = NULL;
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	2200      	movs	r2, #0
 8012eb8:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8012eba:	687b      	ldr	r3, [r7, #4]
 8012ebc:	2200      	movs	r2, #0
 8012ebe:	605a      	str	r2, [r3, #4]

    return true;
 8012ec0:	2301      	movs	r3, #1
}
 8012ec2:	4618      	mov	r0, r3
 8012ec4:	370c      	adds	r7, #12
 8012ec6:	46bd      	mov	sp, r7
 8012ec8:	bc80      	pop	{r7}
 8012eca:	4770      	bx	lr

08012ecc <LinkedListAdd>:
 * \param [in]    list           - List where the element shall be added.
 * \param [in]    element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8012ecc:	b480      	push	{r7}
 8012ece:	b083      	sub	sp, #12
 8012ed0:	af00      	add	r7, sp, #0
 8012ed2:	6078      	str	r0, [r7, #4]
 8012ed4:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	d002      	beq.n	8012ee2 <LinkedListAdd+0x16>
 8012edc:	683b      	ldr	r3, [r7, #0]
 8012ede:	2b00      	cmp	r3, #0
 8012ee0:	d101      	bne.n	8012ee6 <LinkedListAdd+0x1a>
    {
        return false;
 8012ee2:	2300      	movs	r3, #0
 8012ee4:	e015      	b.n	8012f12 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	681b      	ldr	r3, [r3, #0]
 8012eea:	2b00      	cmp	r3, #0
 8012eec:	d102      	bne.n	8012ef4 <LinkedListAdd+0x28>
    {
        list->First = element;
 8012eee:	687b      	ldr	r3, [r7, #4]
 8012ef0:	683a      	ldr	r2, [r7, #0]
 8012ef2:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	685b      	ldr	r3, [r3, #4]
 8012ef8:	2b00      	cmp	r3, #0
 8012efa:	d003      	beq.n	8012f04 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8012efc:	687b      	ldr	r3, [r7, #4]
 8012efe:	685b      	ldr	r3, [r3, #4]
 8012f00:	683a      	ldr	r2, [r7, #0]
 8012f02:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8012f04:	683b      	ldr	r3, [r7, #0]
 8012f06:	2200      	movs	r2, #0
 8012f08:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8012f0a:	687b      	ldr	r3, [r7, #4]
 8012f0c:	683a      	ldr	r2, [r7, #0]
 8012f0e:	605a      	str	r2, [r3, #4]

    return true;
 8012f10:	2301      	movs	r3, #1
}
 8012f12:	4618      	mov	r0, r3
 8012f14:	370c      	adds	r7, #12
 8012f16:	46bd      	mov	sp, r7
 8012f18:	bc80      	pop	{r7}
 8012f1a:	4770      	bx	lr

08012f1c <LinkedListGetPrevious>:
 * \param [in]    list           - List
 * \param [in]    element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8012f1c:	b480      	push	{r7}
 8012f1e:	b085      	sub	sp, #20
 8012f20:	af00      	add	r7, sp, #0
 8012f22:	6078      	str	r0, [r7, #4]
 8012f24:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d002      	beq.n	8012f32 <LinkedListGetPrevious+0x16>
 8012f2c:	683b      	ldr	r3, [r7, #0]
 8012f2e:	2b00      	cmp	r3, #0
 8012f30:	d101      	bne.n	8012f36 <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 8012f32:	2300      	movs	r3, #0
 8012f34:	e016      	b.n	8012f64 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	681b      	ldr	r3, [r3, #0]
 8012f3a:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8012f3c:	683a      	ldr	r2, [r7, #0]
 8012f3e:	68fb      	ldr	r3, [r7, #12]
 8012f40:	429a      	cmp	r2, r3
 8012f42:	d00c      	beq.n	8012f5e <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8012f44:	e002      	b.n	8012f4c <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 8012f46:	68fb      	ldr	r3, [r7, #12]
 8012f48:	681b      	ldr	r3, [r3, #0]
 8012f4a:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8012f4c:	68fb      	ldr	r3, [r7, #12]
 8012f4e:	2b00      	cmp	r3, #0
 8012f50:	d007      	beq.n	8012f62 <LinkedListGetPrevious+0x46>
 8012f52:	68fb      	ldr	r3, [r7, #12]
 8012f54:	681b      	ldr	r3, [r3, #0]
 8012f56:	683a      	ldr	r2, [r7, #0]
 8012f58:	429a      	cmp	r2, r3
 8012f5a:	d1f4      	bne.n	8012f46 <LinkedListGetPrevious+0x2a>
 8012f5c:	e001      	b.n	8012f62 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 8012f5e:	2300      	movs	r3, #0
 8012f60:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 8012f62:	68fb      	ldr	r3, [r7, #12]
}
 8012f64:	4618      	mov	r0, r3
 8012f66:	3714      	adds	r7, #20
 8012f68:	46bd      	mov	sp, r7
 8012f6a:	bc80      	pop	{r7}
 8012f6c:	4770      	bx	lr

08012f6e <LinkedListRemove>:
 * \param [in]    list           - List where the element shall be removed from.
 * \param [in]    element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 8012f6e:	b580      	push	{r7, lr}
 8012f70:	b084      	sub	sp, #16
 8012f72:	af00      	add	r7, sp, #0
 8012f74:	6078      	str	r0, [r7, #4]
 8012f76:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	d002      	beq.n	8012f84 <LinkedListRemove+0x16>
 8012f7e:	683b      	ldr	r3, [r7, #0]
 8012f80:	2b00      	cmp	r3, #0
 8012f82:	d101      	bne.n	8012f88 <LinkedListRemove+0x1a>
    {
        return false;
 8012f84:	2300      	movs	r3, #0
 8012f86:	e020      	b.n	8012fca <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 8012f88:	6839      	ldr	r1, [r7, #0]
 8012f8a:	6878      	ldr	r0, [r7, #4]
 8012f8c:	f7ff ffc6 	bl	8012f1c <LinkedListGetPrevious>
 8012f90:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	681b      	ldr	r3, [r3, #0]
 8012f96:	683a      	ldr	r2, [r7, #0]
 8012f98:	429a      	cmp	r2, r3
 8012f9a:	d103      	bne.n	8012fa4 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8012f9c:	683b      	ldr	r3, [r7, #0]
 8012f9e:	681a      	ldr	r2, [r3, #0]
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	685b      	ldr	r3, [r3, #4]
 8012fa8:	683a      	ldr	r2, [r7, #0]
 8012faa:	429a      	cmp	r2, r3
 8012fac:	d102      	bne.n	8012fb4 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	68fa      	ldr	r2, [r7, #12]
 8012fb2:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8012fb4:	68fb      	ldr	r3, [r7, #12]
 8012fb6:	2b00      	cmp	r3, #0
 8012fb8:	d003      	beq.n	8012fc2 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 8012fba:	683b      	ldr	r3, [r7, #0]
 8012fbc:	681a      	ldr	r2, [r3, #0]
 8012fbe:	68fb      	ldr	r3, [r7, #12]
 8012fc0:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8012fc2:	683b      	ldr	r3, [r7, #0]
 8012fc4:	2200      	movs	r2, #0
 8012fc6:	601a      	str	r2, [r3, #0]

    return true;
 8012fc8:	2301      	movs	r3, #1
}
 8012fca:	4618      	mov	r0, r3
 8012fcc:	3710      	adds	r7, #16
 8012fce:	46bd      	mov	sp, r7
 8012fd0:	bd80      	pop	{r7, pc}
	...

08012fd4 <IsSticky>:
 * \param [in]  cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8012fd4:	b480      	push	{r7}
 8012fd6:	b083      	sub	sp, #12
 8012fd8:	af00      	add	r7, sp, #0
 8012fda:	4603      	mov	r3, r0
 8012fdc:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8012fde:	79fb      	ldrb	r3, [r7, #7]
 8012fe0:	2b11      	cmp	r3, #17
 8012fe2:	bf8c      	ite	hi
 8012fe4:	2201      	movhi	r2, #1
 8012fe6:	2200      	movls	r2, #0
 8012fe8:	b2d2      	uxtb	r2, r2
 8012fea:	2a00      	cmp	r2, #0
 8012fec:	d10d      	bne.n	801300a <IsSticky+0x36>
 8012fee:	4a0a      	ldr	r2, [pc, #40]	@ (8013018 <IsSticky+0x44>)
 8012ff0:	fa22 f303 	lsr.w	r3, r2, r3
 8012ff4:	f003 0301 	and.w	r3, r3, #1
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	bf14      	ite	ne
 8012ffc:	2301      	movne	r3, #1
 8012ffe:	2300      	moveq	r3, #0
 8013000:	b2db      	uxtb	r3, r3
 8013002:	2b00      	cmp	r3, #0
 8013004:	d001      	beq.n	801300a <IsSticky+0x36>
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
        case MOTE_MAC_PING_SLOT_CHANNEL_ANS:
#endif /* LORAMAC_VERSION */
            return true;
 8013006:	2301      	movs	r3, #1
 8013008:	e000      	b.n	801300c <IsSticky+0x38>
        default:
            return false;
 801300a:	2300      	movs	r3, #0
    }
}
 801300c:	4618      	mov	r0, r3
 801300e:	370c      	adds	r7, #12
 8013010:	46bd      	mov	sp, r7
 8013012:	bc80      	pop	{r7}
 8013014:	4770      	bx	lr
 8013016:	bf00      	nop
 8013018:	00020720 	.word	0x00020720

0801301c <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 801301c:	b580      	push	{r7, lr}
 801301e:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 8013020:	f44f 7203 	mov.w	r2, #524	@ 0x20c
 8013024:	2100      	movs	r1, #0
 8013026:	4804      	ldr	r0, [pc, #16]	@ (8013038 <LoRaMacCommandsInit+0x1c>)
 8013028:	f004 f852 	bl	80170d0 <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 801302c:	4802      	ldr	r0, [pc, #8]	@ (8013038 <LoRaMacCommandsInit+0x1c>)
 801302e:	f7ff ff38 	bl	8012ea2 <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 8013032:	2300      	movs	r3, #0
}
 8013034:	4618      	mov	r0, r3
 8013036:	bd80      	pop	{r7, pc}
 8013038:	200019b4 	.word	0x200019b4

0801303c <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 801303c:	b580      	push	{r7, lr}
 801303e:	b086      	sub	sp, #24
 8013040:	af00      	add	r7, sp, #0
 8013042:	4603      	mov	r3, r0
 8013044:	60b9      	str	r1, [r7, #8]
 8013046:	607a      	str	r2, [r7, #4]
 8013048:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 801304a:	68bb      	ldr	r3, [r7, #8]
 801304c:	2b00      	cmp	r3, #0
 801304e:	d101      	bne.n	8013054 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013050:	2301      	movs	r3, #1
 8013052:	e033      	b.n	80130bc <LoRaMacCommandsAddCmd+0x80>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8013054:	f7ff feea 	bl	8012e2c <MallocNewMacCommandSlot>
 8013058:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 801305a:	697b      	ldr	r3, [r7, #20]
 801305c:	2b00      	cmp	r3, #0
 801305e:	d101      	bne.n	8013064 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8013060:	2302      	movs	r3, #2
 8013062:	e02b      	b.n	80130bc <LoRaMacCommandsAddCmd+0x80>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 8013064:	6979      	ldr	r1, [r7, #20]
 8013066:	4817      	ldr	r0, [pc, #92]	@ (80130c4 <LoRaMacCommandsAddCmd+0x88>)
 8013068:	f7ff ff30 	bl	8012ecc <LinkedListAdd>
 801306c:	4603      	mov	r3, r0
 801306e:	f083 0301 	eor.w	r3, r3, #1
 8013072:	b2db      	uxtb	r3, r3
 8013074:	2b00      	cmp	r3, #0
 8013076:	d001      	beq.n	801307c <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8013078:	2305      	movs	r3, #5
 801307a:	e01f      	b.n	80130bc <LoRaMacCommandsAddCmd+0x80>
    }

    // Set Values
    newCmd->CID = cid;
 801307c:	697b      	ldr	r3, [r7, #20]
 801307e:	7bfa      	ldrb	r2, [r7, #15]
 8013080:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 8013082:	697b      	ldr	r3, [r7, #20]
 8013084:	687a      	ldr	r2, [r7, #4]
 8013086:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8013088:	697b      	ldr	r3, [r7, #20]
 801308a:	3305      	adds	r3, #5
 801308c:	687a      	ldr	r2, [r7, #4]
 801308e:	b292      	uxth	r2, r2
 8013090:	68b9      	ldr	r1, [r7, #8]
 8013092:	4618      	mov	r0, r3
 8013094:	f003 ffe1 	bl	801705a <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8013098:	7bfb      	ldrb	r3, [r7, #15]
 801309a:	4618      	mov	r0, r3
 801309c:	f7ff ff9a 	bl	8012fd4 <IsSticky>
 80130a0:	4603      	mov	r3, r0
 80130a2:	461a      	mov	r2, r3
 80130a4:	697b      	ldr	r3, [r7, #20]
 80130a6:	731a      	strb	r2, [r3, #12]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 80130a8:	4b06      	ldr	r3, [pc, #24]	@ (80130c4 <LoRaMacCommandsAddCmd+0x88>)
 80130aa:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80130ae:	687b      	ldr	r3, [r7, #4]
 80130b0:	4413      	add	r3, r2
 80130b2:	3301      	adds	r3, #1
 80130b4:	4a03      	ldr	r2, [pc, #12]	@ (80130c4 <LoRaMacCommandsAddCmd+0x88>)
 80130b6:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    return LORAMAC_COMMANDS_SUCCESS;
 80130ba:	2300      	movs	r3, #0
}
 80130bc:	4618      	mov	r0, r3
 80130be:	3718      	adds	r7, #24
 80130c0:	46bd      	mov	sp, r7
 80130c2:	bd80      	pop	{r7, pc}
 80130c4:	200019b4 	.word	0x200019b4

080130c8 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 80130c8:	b580      	push	{r7, lr}
 80130ca:	b082      	sub	sp, #8
 80130cc:	af00      	add	r7, sp, #0
 80130ce:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 80130d0:	687b      	ldr	r3, [r7, #4]
 80130d2:	2b00      	cmp	r3, #0
 80130d4:	d101      	bne.n	80130da <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80130d6:	2301      	movs	r3, #1
 80130d8:	e021      	b.n	801311e <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 80130da:	6879      	ldr	r1, [r7, #4]
 80130dc:	4812      	ldr	r0, [pc, #72]	@ (8013128 <LoRaMacCommandsRemoveCmd+0x60>)
 80130de:	f7ff ff46 	bl	8012f6e <LinkedListRemove>
 80130e2:	4603      	mov	r3, r0
 80130e4:	f083 0301 	eor.w	r3, r3, #1
 80130e8:	b2db      	uxtb	r3, r3
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	d001      	beq.n	80130f2 <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 80130ee:	2303      	movs	r3, #3
 80130f0:	e015      	b.n	801311e <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 80130f2:	4b0d      	ldr	r3, [pc, #52]	@ (8013128 <LoRaMacCommandsRemoveCmd+0x60>)
 80130f4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	689b      	ldr	r3, [r3, #8]
 80130fc:	1ad3      	subs	r3, r2, r3
 80130fe:	3b01      	subs	r3, #1
 8013100:	4a09      	ldr	r2, [pc, #36]	@ (8013128 <LoRaMacCommandsRemoveCmd+0x60>)
 8013102:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 8013106:	6878      	ldr	r0, [r7, #4]
 8013108:	f7ff feb8 	bl	8012e7c <FreeMacCommandSlot>
 801310c:	4603      	mov	r3, r0
 801310e:	f083 0301 	eor.w	r3, r3, #1
 8013112:	b2db      	uxtb	r3, r3
 8013114:	2b00      	cmp	r3, #0
 8013116:	d001      	beq.n	801311c <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8013118:	2305      	movs	r3, #5
 801311a:	e000      	b.n	801311e <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 801311c:	2300      	movs	r3, #0
}
 801311e:	4618      	mov	r0, r3
 8013120:	3708      	adds	r7, #8
 8013122:	46bd      	mov	sp, r7
 8013124:	bd80      	pop	{r7, pc}
 8013126:	bf00      	nop
 8013128:	200019b4 	.word	0x200019b4

0801312c <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 801312c:	b580      	push	{r7, lr}
 801312e:	b082      	sub	sp, #8
 8013130:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8013132:	4b0f      	ldr	r3, [pc, #60]	@ (8013170 <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 8013134:	681b      	ldr	r3, [r3, #0]
 8013136:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8013138:	e012      	b.n	8013160 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	7b1b      	ldrb	r3, [r3, #12]
 801313e:	f083 0301 	eor.w	r3, r3, #1
 8013142:	b2db      	uxtb	r3, r3
 8013144:	2b00      	cmp	r3, #0
 8013146:	d008      	beq.n	801315a <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	681b      	ldr	r3, [r3, #0]
 801314c:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 801314e:	6878      	ldr	r0, [r7, #4]
 8013150:	f7ff ffba 	bl	80130c8 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8013154:	683b      	ldr	r3, [r7, #0]
 8013156:	607b      	str	r3, [r7, #4]
 8013158:	e002      	b.n	8013160 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	681b      	ldr	r3, [r3, #0]
 801315e:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	2b00      	cmp	r3, #0
 8013164:	d1e9      	bne.n	801313a <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8013166:	2300      	movs	r3, #0
}
 8013168:	4618      	mov	r0, r3
 801316a:	3708      	adds	r7, #8
 801316c:	46bd      	mov	sp, r7
 801316e:	bd80      	pop	{r7, pc}
 8013170:	200019b4 	.word	0x200019b4

08013174 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 8013174:	b580      	push	{r7, lr}
 8013176:	b082      	sub	sp, #8
 8013178:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 801317a:	4b0e      	ldr	r3, [pc, #56]	@ (80131b4 <LoRaMacCommandsRemoveStickyAnsCmds+0x40>)
 801317c:	681b      	ldr	r3, [r3, #0]
 801317e:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8013180:	e00f      	b.n	80131a2 <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 8013182:	687b      	ldr	r3, [r7, #4]
 8013184:	681b      	ldr	r3, [r3, #0]
 8013186:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	791b      	ldrb	r3, [r3, #4]
 801318c:	4618      	mov	r0, r3
 801318e:	f7ff ff21 	bl	8012fd4 <IsSticky>
 8013192:	4603      	mov	r3, r0
 8013194:	2b00      	cmp	r3, #0
 8013196:	d002      	beq.n	801319e <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8013198:	6878      	ldr	r0, [r7, #4]
 801319a:	f7ff ff95 	bl	80130c8 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 801319e:	683b      	ldr	r3, [r7, #0]
 80131a0:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	d1ec      	bne.n	8013182 <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80131a8:	2300      	movs	r3, #0
}
 80131aa:	4618      	mov	r0, r3
 80131ac:	3708      	adds	r7, #8
 80131ae:	46bd      	mov	sp, r7
 80131b0:	bd80      	pop	{r7, pc}
 80131b2:	bf00      	nop
 80131b4:	200019b4 	.word	0x200019b4

080131b8 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 80131b8:	b480      	push	{r7}
 80131ba:	b083      	sub	sp, #12
 80131bc:	af00      	add	r7, sp, #0
 80131be:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	d101      	bne.n	80131ca <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80131c6:	2301      	movs	r3, #1
 80131c8:	e005      	b.n	80131d6 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 80131ca:	4b05      	ldr	r3, [pc, #20]	@ (80131e0 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 80131cc:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 80131d4:	2300      	movs	r3, #0
}
 80131d6:	4618      	mov	r0, r3
 80131d8:	370c      	adds	r7, #12
 80131da:	46bd      	mov	sp, r7
 80131dc:	bc80      	pop	{r7}
 80131de:	4770      	bx	lr
 80131e0:	200019b4 	.word	0x200019b4

080131e4 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 80131e4:	b580      	push	{r7, lr}
 80131e6:	b088      	sub	sp, #32
 80131e8:	af00      	add	r7, sp, #0
 80131ea:	60f8      	str	r0, [r7, #12]
 80131ec:	60b9      	str	r1, [r7, #8]
 80131ee:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 80131f0:	4b25      	ldr	r3, [pc, #148]	@ (8013288 <LoRaMacCommandsSerializeCmds+0xa4>)
 80131f2:	681b      	ldr	r3, [r3, #0]
 80131f4:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 80131f6:	2300      	movs	r3, #0
 80131f8:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d002      	beq.n	8013206 <LoRaMacCommandsSerializeCmds+0x22>
 8013200:	68bb      	ldr	r3, [r7, #8]
 8013202:	2b00      	cmp	r3, #0
 8013204:	d126      	bne.n	8013254 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013206:	2301      	movs	r3, #1
 8013208:	e039      	b.n	801327e <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 801320a:	7efb      	ldrb	r3, [r7, #27]
 801320c:	68fa      	ldr	r2, [r7, #12]
 801320e:	1ad2      	subs	r2, r2, r3
 8013210:	69fb      	ldr	r3, [r7, #28]
 8013212:	689b      	ldr	r3, [r3, #8]
 8013214:	3301      	adds	r3, #1
 8013216:	429a      	cmp	r2, r3
 8013218:	d320      	bcc.n	801325c <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 801321a:	7efb      	ldrb	r3, [r7, #27]
 801321c:	1c5a      	adds	r2, r3, #1
 801321e:	76fa      	strb	r2, [r7, #27]
 8013220:	461a      	mov	r2, r3
 8013222:	687b      	ldr	r3, [r7, #4]
 8013224:	4413      	add	r3, r2
 8013226:	69fa      	ldr	r2, [r7, #28]
 8013228:	7912      	ldrb	r2, [r2, #4]
 801322a:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 801322c:	7efb      	ldrb	r3, [r7, #27]
 801322e:	687a      	ldr	r2, [r7, #4]
 8013230:	18d0      	adds	r0, r2, r3
 8013232:	69fb      	ldr	r3, [r7, #28]
 8013234:	1d59      	adds	r1, r3, #5
 8013236:	69fb      	ldr	r3, [r7, #28]
 8013238:	689b      	ldr	r3, [r3, #8]
 801323a:	b29b      	uxth	r3, r3
 801323c:	461a      	mov	r2, r3
 801323e:	f003 ff0c 	bl	801705a <memcpy1>
            itr += curElement->PayloadSize;
 8013242:	69fb      	ldr	r3, [r7, #28]
 8013244:	689b      	ldr	r3, [r3, #8]
 8013246:	b2da      	uxtb	r2, r3
 8013248:	7efb      	ldrb	r3, [r7, #27]
 801324a:	4413      	add	r3, r2
 801324c:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 801324e:	69fb      	ldr	r3, [r7, #28]
 8013250:	681b      	ldr	r3, [r3, #0]
 8013252:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8013254:	69fb      	ldr	r3, [r7, #28]
 8013256:	2b00      	cmp	r3, #0
 8013258:	d1d7      	bne.n	801320a <LoRaMacCommandsSerializeCmds+0x26>
 801325a:	e009      	b.n	8013270 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 801325c:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 801325e:	e007      	b.n	8013270 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 8013260:	69fb      	ldr	r3, [r7, #28]
 8013262:	681b      	ldr	r3, [r3, #0]
 8013264:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8013266:	69f8      	ldr	r0, [r7, #28]
 8013268:	f7ff ff2e 	bl	80130c8 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 801326c:	697b      	ldr	r3, [r7, #20]
 801326e:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8013270:	69fb      	ldr	r3, [r7, #28]
 8013272:	2b00      	cmp	r3, #0
 8013274:	d1f4      	bne.n	8013260 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 8013276:	68b8      	ldr	r0, [r7, #8]
 8013278:	f7ff ff9e 	bl	80131b8 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 801327c:	2300      	movs	r3, #0
}
 801327e:	4618      	mov	r0, r3
 8013280:	3720      	adds	r7, #32
 8013282:	46bd      	mov	sp, r7
 8013284:	bd80      	pop	{r7, pc}
 8013286:	bf00      	nop
 8013288:	200019b4 	.word	0x200019b4

0801328c <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 801328c:	b480      	push	{r7}
 801328e:	b085      	sub	sp, #20
 8013290:	af00      	add	r7, sp, #0
 8013292:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	2b00      	cmp	r3, #0
 8013298:	d101      	bne.n	801329e <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801329a:	2301      	movs	r3, #1
 801329c:	e016      	b.n	80132cc <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = CommandsCtx.MacCommandList.First;
 801329e:	4b0e      	ldr	r3, [pc, #56]	@ (80132d8 <LoRaMacCommandsStickyCmdsPending+0x4c>)
 80132a0:	681b      	ldr	r3, [r3, #0]
 80132a2:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 80132a4:	687b      	ldr	r3, [r7, #4]
 80132a6:	2200      	movs	r2, #0
 80132a8:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 80132aa:	e00b      	b.n	80132c4 <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 80132ac:	68fb      	ldr	r3, [r7, #12]
 80132ae:	7b1b      	ldrb	r3, [r3, #12]
 80132b0:	2b00      	cmp	r3, #0
 80132b2:	d004      	beq.n	80132be <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	2201      	movs	r2, #1
 80132b8:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 80132ba:	2300      	movs	r3, #0
 80132bc:	e006      	b.n	80132cc <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 80132be:	68fb      	ldr	r3, [r7, #12]
 80132c0:	681b      	ldr	r3, [r3, #0]
 80132c2:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 80132c4:	68fb      	ldr	r3, [r7, #12]
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	d1f0      	bne.n	80132ac <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80132ca:	2300      	movs	r3, #0
}
 80132cc:	4618      	mov	r0, r3
 80132ce:	3714      	adds	r7, #20
 80132d0:	46bd      	mov	sp, r7
 80132d2:	bc80      	pop	{r7}
 80132d4:	4770      	bx	lr
 80132d6:	bf00      	nop
 80132d8:	200019b4 	.word	0x200019b4

080132dc <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 80132dc:	b480      	push	{r7}
 80132de:	b085      	sub	sp, #20
 80132e0:	af00      	add	r7, sp, #0
 80132e2:	4603      	mov	r3, r0
 80132e4:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 80132e6:	2300      	movs	r3, #0
 80132e8:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 80132ea:	79fb      	ldrb	r3, [r7, #7]
 80132ec:	3b02      	subs	r3, #2
 80132ee:	2b11      	cmp	r3, #17
 80132f0:	d850      	bhi.n	8013394 <LoRaMacCommandsGetCmdSize+0xb8>
 80132f2:	a201      	add	r2, pc, #4	@ (adr r2, 80132f8 <LoRaMacCommandsGetCmdSize+0x1c>)
 80132f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80132f8:	08013341 	.word	0x08013341
 80132fc:	08013347 	.word	0x08013347
 8013300:	0801334d 	.word	0x0801334d
 8013304:	08013353 	.word	0x08013353
 8013308:	08013359 	.word	0x08013359
 801330c:	0801335f 	.word	0x0801335f
 8013310:	08013365 	.word	0x08013365
 8013314:	0801336b 	.word	0x0801336b
 8013318:	08013371 	.word	0x08013371
 801331c:	08013395 	.word	0x08013395
 8013320:	08013395 	.word	0x08013395
 8013324:	08013377 	.word	0x08013377
 8013328:	08013395 	.word	0x08013395
 801332c:	08013395 	.word	0x08013395
 8013330:	0801337d 	.word	0x0801337d
 8013334:	08013383 	.word	0x08013383
 8013338:	08013389 	.word	0x08013389
 801333c:	0801338f 	.word	0x0801338f
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8013340:	2303      	movs	r3, #3
 8013342:	73fb      	strb	r3, [r7, #15]
            break;
 8013344:	e027      	b.n	8013396 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 8013346:	2305      	movs	r3, #5
 8013348:	73fb      	strb	r3, [r7, #15]
            break;
 801334a:	e024      	b.n	8013396 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 801334c:	2302      	movs	r3, #2
 801334e:	73fb      	strb	r3, [r7, #15]
            break;
 8013350:	e021      	b.n	8013396 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 8013352:	2305      	movs	r3, #5
 8013354:	73fb      	strb	r3, [r7, #15]
            break;
 8013356:	e01e      	b.n	8013396 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 8013358:	2301      	movs	r3, #1
 801335a:	73fb      	strb	r3, [r7, #15]
            break;
 801335c:	e01b      	b.n	8013396 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 801335e:	2306      	movs	r3, #6
 8013360:	73fb      	strb	r3, [r7, #15]
            break;
 8013362:	e018      	b.n	8013396 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8013364:	2302      	movs	r3, #2
 8013366:	73fb      	strb	r3, [r7, #15]
            break;
 8013368:	e015      	b.n	8013396 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 801336a:	2302      	movs	r3, #2
 801336c:	73fb      	strb	r3, [r7, #15]
            break;
 801336e:	e012      	b.n	8013396 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 8013370:	2305      	movs	r3, #5
 8013372:	73fb      	strb	r3, [r7, #15]
            break;
 8013374:	e00f      	b.n	8013396 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 8013376:	2306      	movs	r3, #6
 8013378:	73fb      	strb	r3, [r7, #15]
            break;
 801337a:	e00c      	b.n	8013396 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 801337c:	2301      	movs	r3, #1
 801337e:	73fb      	strb	r3, [r7, #15]
            break;
 8013380:	e009      	b.n	8013396 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 8013382:	2305      	movs	r3, #5
 8013384:	73fb      	strb	r3, [r7, #15]
            break;
 8013386:	e006      	b.n	8013396 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 8013388:	2304      	movs	r3, #4
 801338a:	73fb      	strb	r3, [r7, #15]
            break;
 801338c:	e003      	b.n	8013396 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 801338e:	2304      	movs	r3, #4
 8013390:	73fb      	strb	r3, [r7, #15]
            break;
 8013392:	e000      	b.n	8013396 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 8013394:	bf00      	nop
        }
    }
    return cidSize;
 8013396:	7bfb      	ldrb	r3, [r7, #15]
}
 8013398:	4618      	mov	r0, r3
 801339a:	3714      	adds	r7, #20
 801339c:	46bd      	mov	sp, r7
 801339e:	bc80      	pop	{r7}
 80133a0:	4770      	bx	lr
 80133a2:	bf00      	nop

080133a4 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 80133a4:	b480      	push	{r7}
 80133a6:	b083      	sub	sp, #12
 80133a8:	af00      	add	r7, sp, #0
 80133aa:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 80133ac:	687b      	ldr	r3, [r7, #4]
 80133ae:	4a07      	ldr	r2, [pc, #28]	@ (80133cc <IncreaseBufferPointer+0x28>)
 80133b0:	4293      	cmp	r3, r2
 80133b2:	d102      	bne.n	80133ba <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80133b4:	4b06      	ldr	r3, [pc, #24]	@ (80133d0 <IncreaseBufferPointer+0x2c>)
 80133b6:	607b      	str	r3, [r7, #4]
 80133b8:	e002      	b.n	80133c0 <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	3304      	adds	r3, #4
 80133be:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 80133c0:	687b      	ldr	r3, [r7, #4]
}
 80133c2:	4618      	mov	r0, r3
 80133c4:	370c      	adds	r7, #12
 80133c6:	46bd      	mov	sp, r7
 80133c8:	bc80      	pop	{r7}
 80133ca:	4770      	bx	lr
 80133cc:	20001bdc 	.word	0x20001bdc
 80133d0:	20001bcc 	.word	0x20001bcc

080133d4 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 80133d4:	b480      	push	{r7}
 80133d6:	b083      	sub	sp, #12
 80133d8:	af00      	add	r7, sp, #0
 80133da:	4603      	mov	r3, r0
 80133dc:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 80133de:	79fb      	ldrb	r3, [r7, #7]
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	d101      	bne.n	80133e8 <IsListEmpty+0x14>
    {
        return true;
 80133e4:	2301      	movs	r3, #1
 80133e6:	e000      	b.n	80133ea <IsListEmpty+0x16>
    }
    return false;
 80133e8:	2300      	movs	r3, #0
}
 80133ea:	4618      	mov	r0, r3
 80133ec:	370c      	adds	r7, #12
 80133ee:	46bd      	mov	sp, r7
 80133f0:	bc80      	pop	{r7}
 80133f2:	4770      	bx	lr

080133f4 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 80133f4:	b480      	push	{r7}
 80133f6:	b083      	sub	sp, #12
 80133f8:	af00      	add	r7, sp, #0
 80133fa:	4603      	mov	r3, r0
 80133fc:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 80133fe:	79fb      	ldrb	r3, [r7, #7]
 8013400:	2b04      	cmp	r3, #4
 8013402:	d901      	bls.n	8013408 <IsListFull+0x14>
    {
        return true;
 8013404:	2301      	movs	r3, #1
 8013406:	e000      	b.n	801340a <IsListFull+0x16>
    }
    return false;
 8013408:	2300      	movs	r3, #0
}
 801340a:	4618      	mov	r0, r3
 801340c:	370c      	adds	r7, #12
 801340e:	46bd      	mov	sp, r7
 8013410:	bc80      	pop	{r7}
 8013412:	4770      	bx	lr

08013414 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8013414:	b580      	push	{r7, lr}
 8013416:	b086      	sub	sp, #24
 8013418:	af00      	add	r7, sp, #0
 801341a:	4603      	mov	r3, r0
 801341c:	60b9      	str	r1, [r7, #8]
 801341e:	607a      	str	r2, [r7, #4]
 8013420:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 8013422:	68bb      	ldr	r3, [r7, #8]
 8013424:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013426:	4b13      	ldr	r3, [pc, #76]	@ (8013474 <GetElement+0x60>)
 8013428:	f893 3020 	ldrb.w	r3, [r3, #32]
 801342c:	4618      	mov	r0, r3
 801342e:	f7ff ffd1 	bl	80133d4 <IsListEmpty>
 8013432:	4603      	mov	r3, r0
 8013434:	2b00      	cmp	r3, #0
 8013436:	d001      	beq.n	801343c <GetElement+0x28>
    {
        return NULL;
 8013438:	2300      	movs	r3, #0
 801343a:	e017      	b.n	801346c <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 801343c:	2300      	movs	r3, #0
 801343e:	74fb      	strb	r3, [r7, #19]
 8013440:	e00d      	b.n	801345e <GetElement+0x4a>
    {
        if( element->Request == request )
 8013442:	697b      	ldr	r3, [r7, #20]
 8013444:	781b      	ldrb	r3, [r3, #0]
 8013446:	7bfa      	ldrb	r2, [r7, #15]
 8013448:	429a      	cmp	r2, r3
 801344a:	d101      	bne.n	8013450 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 801344c:	697b      	ldr	r3, [r7, #20]
 801344e:	e00d      	b.n	801346c <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 8013450:	6978      	ldr	r0, [r7, #20]
 8013452:	f7ff ffa7 	bl	80133a4 <IncreaseBufferPointer>
 8013456:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8013458:	7cfb      	ldrb	r3, [r7, #19]
 801345a:	3301      	adds	r3, #1
 801345c:	74fb      	strb	r3, [r7, #19]
 801345e:	4b05      	ldr	r3, [pc, #20]	@ (8013474 <GetElement+0x60>)
 8013460:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013464:	7cfa      	ldrb	r2, [r7, #19]
 8013466:	429a      	cmp	r2, r3
 8013468:	d3eb      	bcc.n	8013442 <GetElement+0x2e>
    }

    return NULL;
 801346a:	2300      	movs	r3, #0
}
 801346c:	4618      	mov	r0, r3
 801346e:	3718      	adds	r7, #24
 8013470:	46bd      	mov	sp, r7
 8013472:	bd80      	pop	{r7, pc}
 8013474:	20001bc0 	.word	0x20001bc0

08013478 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 8013478:	b580      	push	{r7, lr}
 801347a:	b082      	sub	sp, #8
 801347c:	af00      	add	r7, sp, #0
 801347e:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 8013480:	4a0c      	ldr	r2, [pc, #48]	@ (80134b4 <LoRaMacConfirmQueueInit+0x3c>)
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 8013486:	4b0b      	ldr	r3, [pc, #44]	@ (80134b4 <LoRaMacConfirmQueueInit+0x3c>)
 8013488:	2200      	movs	r2, #0
 801348a:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 801348e:	4b09      	ldr	r3, [pc, #36]	@ (80134b4 <LoRaMacConfirmQueueInit+0x3c>)
 8013490:	4a09      	ldr	r2, [pc, #36]	@ (80134b8 <LoRaMacConfirmQueueInit+0x40>)
 8013492:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8013494:	4b07      	ldr	r3, [pc, #28]	@ (80134b4 <LoRaMacConfirmQueueInit+0x3c>)
 8013496:	4a08      	ldr	r2, [pc, #32]	@ (80134b8 <LoRaMacConfirmQueueInit+0x40>)
 8013498:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 801349a:	2214      	movs	r2, #20
 801349c:	21ff      	movs	r1, #255	@ 0xff
 801349e:	4806      	ldr	r0, [pc, #24]	@ (80134b8 <LoRaMacConfirmQueueInit+0x40>)
 80134a0:	f003 fe16 	bl	80170d0 <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80134a4:	4b03      	ldr	r3, [pc, #12]	@ (80134b4 <LoRaMacConfirmQueueInit+0x3c>)
 80134a6:	2201      	movs	r2, #1
 80134a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 80134ac:	bf00      	nop
 80134ae:	3708      	adds	r7, #8
 80134b0:	46bd      	mov	sp, r7
 80134b2:	bd80      	pop	{r7, pc}
 80134b4:	20001bc0 	.word	0x20001bc0
 80134b8:	20001bcc 	.word	0x20001bcc

080134bc <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 80134bc:	b580      	push	{r7, lr}
 80134be:	b082      	sub	sp, #8
 80134c0:	af00      	add	r7, sp, #0
 80134c2:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 80134c4:	4b19      	ldr	r3, [pc, #100]	@ (801352c <LoRaMacConfirmQueueAdd+0x70>)
 80134c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80134ca:	4618      	mov	r0, r3
 80134cc:	f7ff ff92 	bl	80133f4 <IsListFull>
 80134d0:	4603      	mov	r3, r0
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	d001      	beq.n	80134da <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 80134d6:	2300      	movs	r3, #0
 80134d8:	e024      	b.n	8013524 <LoRaMacConfirmQueueAdd+0x68>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 80134da:	4b14      	ldr	r3, [pc, #80]	@ (801352c <LoRaMacConfirmQueueAdd+0x70>)
 80134dc:	689b      	ldr	r3, [r3, #8]
 80134de:	687a      	ldr	r2, [r7, #4]
 80134e0:	7812      	ldrb	r2, [r2, #0]
 80134e2:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 80134e4:	4b11      	ldr	r3, [pc, #68]	@ (801352c <LoRaMacConfirmQueueAdd+0x70>)
 80134e6:	689b      	ldr	r3, [r3, #8]
 80134e8:	687a      	ldr	r2, [r7, #4]
 80134ea:	7852      	ldrb	r2, [r2, #1]
 80134ec:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 80134ee:	4b0f      	ldr	r3, [pc, #60]	@ (801352c <LoRaMacConfirmQueueAdd+0x70>)
 80134f0:	689b      	ldr	r3, [r3, #8]
 80134f2:	687a      	ldr	r2, [r7, #4]
 80134f4:	78d2      	ldrb	r2, [r2, #3]
 80134f6:	70da      	strb	r2, [r3, #3]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = mlmeConfirm->ReadyToHandle;
 80134f8:	4b0c      	ldr	r3, [pc, #48]	@ (801352c <LoRaMacConfirmQueueAdd+0x70>)
 80134fa:	689b      	ldr	r3, [r3, #8]
 80134fc:	687a      	ldr	r2, [r7, #4]
 80134fe:	7892      	ldrb	r2, [r2, #2]
 8013500:	709a      	strb	r2, [r3, #2]
#endif /* LORAMAC_VERSION */
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 8013502:	4b0a      	ldr	r3, [pc, #40]	@ (801352c <LoRaMacConfirmQueueAdd+0x70>)
 8013504:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013508:	3301      	adds	r3, #1
 801350a:	b2da      	uxtb	r2, r3
 801350c:	4b07      	ldr	r3, [pc, #28]	@ (801352c <LoRaMacConfirmQueueAdd+0x70>)
 801350e:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8013512:	4b06      	ldr	r3, [pc, #24]	@ (801352c <LoRaMacConfirmQueueAdd+0x70>)
 8013514:	689b      	ldr	r3, [r3, #8]
 8013516:	4618      	mov	r0, r3
 8013518:	f7ff ff44 	bl	80133a4 <IncreaseBufferPointer>
 801351c:	4603      	mov	r3, r0
 801351e:	4a03      	ldr	r2, [pc, #12]	@ (801352c <LoRaMacConfirmQueueAdd+0x70>)
 8013520:	6093      	str	r3, [r2, #8]

    return true;
 8013522:	2301      	movs	r3, #1
}
 8013524:	4618      	mov	r0, r3
 8013526:	3708      	adds	r7, #8
 8013528:	46bd      	mov	sp, r7
 801352a:	bd80      	pop	{r7, pc}
 801352c:	20001bc0 	.word	0x20001bc0

08013530 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8013530:	b580      	push	{r7, lr}
 8013532:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013534:	4b0e      	ldr	r3, [pc, #56]	@ (8013570 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013536:	f893 3020 	ldrb.w	r3, [r3, #32]
 801353a:	4618      	mov	r0, r3
 801353c:	f7ff ff4a 	bl	80133d4 <IsListEmpty>
 8013540:	4603      	mov	r3, r0
 8013542:	2b00      	cmp	r3, #0
 8013544:	d001      	beq.n	801354a <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8013546:	2300      	movs	r3, #0
 8013548:	e010      	b.n	801356c <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 801354a:	4b09      	ldr	r3, [pc, #36]	@ (8013570 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 801354c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013550:	3b01      	subs	r3, #1
 8013552:	b2da      	uxtb	r2, r3
 8013554:	4b06      	ldr	r3, [pc, #24]	@ (8013570 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013556:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 801355a:	4b05      	ldr	r3, [pc, #20]	@ (8013570 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 801355c:	685b      	ldr	r3, [r3, #4]
 801355e:	4618      	mov	r0, r3
 8013560:	f7ff ff20 	bl	80133a4 <IncreaseBufferPointer>
 8013564:	4603      	mov	r3, r0
 8013566:	4a02      	ldr	r2, [pc, #8]	@ (8013570 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013568:	6053      	str	r3, [r2, #4]

    return true;
 801356a:	2301      	movs	r3, #1
}
 801356c:	4618      	mov	r0, r3
 801356e:	bd80      	pop	{r7, pc}
 8013570:	20001bc0 	.word	0x20001bc0

08013574 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8013574:	b580      	push	{r7, lr}
 8013576:	b084      	sub	sp, #16
 8013578:	af00      	add	r7, sp, #0
 801357a:	4603      	mov	r3, r0
 801357c:	460a      	mov	r2, r1
 801357e:	71fb      	strb	r3, [r7, #7]
 8013580:	4613      	mov	r3, r2
 8013582:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 8013584:	2300      	movs	r3, #0
 8013586:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8013588:	4b10      	ldr	r3, [pc, #64]	@ (80135cc <LoRaMacConfirmQueueSetStatus+0x58>)
 801358a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801358e:	4618      	mov	r0, r3
 8013590:	f7ff ff20 	bl	80133d4 <IsListEmpty>
 8013594:	4603      	mov	r3, r0
 8013596:	f083 0301 	eor.w	r3, r3, #1
 801359a:	b2db      	uxtb	r3, r3
 801359c:	2b00      	cmp	r3, #0
 801359e:	d011      	beq.n	80135c4 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80135a0:	4b0a      	ldr	r3, [pc, #40]	@ (80135cc <LoRaMacConfirmQueueSetStatus+0x58>)
 80135a2:	6859      	ldr	r1, [r3, #4]
 80135a4:	4b09      	ldr	r3, [pc, #36]	@ (80135cc <LoRaMacConfirmQueueSetStatus+0x58>)
 80135a6:	689a      	ldr	r2, [r3, #8]
 80135a8:	79bb      	ldrb	r3, [r7, #6]
 80135aa:	4618      	mov	r0, r3
 80135ac:	f7ff ff32 	bl	8013414 <GetElement>
 80135b0:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 80135b2:	68fb      	ldr	r3, [r7, #12]
 80135b4:	2b00      	cmp	r3, #0
 80135b6:	d005      	beq.n	80135c4 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 80135b8:	68fb      	ldr	r3, [r7, #12]
 80135ba:	79fa      	ldrb	r2, [r7, #7]
 80135bc:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 80135be:	68fb      	ldr	r3, [r7, #12]
 80135c0:	2201      	movs	r2, #1
 80135c2:	709a      	strb	r2, [r3, #2]
        }
    }
}
 80135c4:	bf00      	nop
 80135c6:	3710      	adds	r7, #16
 80135c8:	46bd      	mov	sp, r7
 80135ca:	bd80      	pop	{r7, pc}
 80135cc:	20001bc0 	.word	0x20001bc0

080135d0 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 80135d0:	b580      	push	{r7, lr}
 80135d2:	b084      	sub	sp, #16
 80135d4:	af00      	add	r7, sp, #0
 80135d6:	4603      	mov	r3, r0
 80135d8:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 80135da:	2300      	movs	r3, #0
 80135dc:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 80135de:	4b10      	ldr	r3, [pc, #64]	@ (8013620 <LoRaMacConfirmQueueGetStatus+0x50>)
 80135e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80135e4:	4618      	mov	r0, r3
 80135e6:	f7ff fef5 	bl	80133d4 <IsListEmpty>
 80135ea:	4603      	mov	r3, r0
 80135ec:	f083 0301 	eor.w	r3, r3, #1
 80135f0:	b2db      	uxtb	r3, r3
 80135f2:	2b00      	cmp	r3, #0
 80135f4:	d00e      	beq.n	8013614 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80135f6:	4b0a      	ldr	r3, [pc, #40]	@ (8013620 <LoRaMacConfirmQueueGetStatus+0x50>)
 80135f8:	6859      	ldr	r1, [r3, #4]
 80135fa:	4b09      	ldr	r3, [pc, #36]	@ (8013620 <LoRaMacConfirmQueueGetStatus+0x50>)
 80135fc:	689a      	ldr	r2, [r3, #8]
 80135fe:	79fb      	ldrb	r3, [r7, #7]
 8013600:	4618      	mov	r0, r3
 8013602:	f7ff ff07 	bl	8013414 <GetElement>
 8013606:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8013608:	68fb      	ldr	r3, [r7, #12]
 801360a:	2b00      	cmp	r3, #0
 801360c:	d002      	beq.n	8013614 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 801360e:	68fb      	ldr	r3, [r7, #12]
 8013610:	785b      	ldrb	r3, [r3, #1]
 8013612:	e000      	b.n	8013616 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013614:	2301      	movs	r3, #1
}
 8013616:	4618      	mov	r0, r3
 8013618:	3710      	adds	r7, #16
 801361a:	46bd      	mov	sp, r7
 801361c:	bd80      	pop	{r7, pc}
 801361e:	bf00      	nop
 8013620:	20001bc0 	.word	0x20001bc0

08013624 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8013624:	b580      	push	{r7, lr}
 8013626:	b084      	sub	sp, #16
 8013628:	af00      	add	r7, sp, #0
 801362a:	4603      	mov	r3, r0
 801362c:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 801362e:	4b16      	ldr	r3, [pc, #88]	@ (8013688 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013630:	685b      	ldr	r3, [r3, #4]
 8013632:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 8013634:	4a14      	ldr	r2, [pc, #80]	@ (8013688 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013636:	79fb      	ldrb	r3, [r7, #7]
 8013638:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 801363c:	4b12      	ldr	r3, [pc, #72]	@ (8013688 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801363e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013642:	4618      	mov	r0, r3
 8013644:	f7ff fec6 	bl	80133d4 <IsListEmpty>
 8013648:	4603      	mov	r3, r0
 801364a:	f083 0301 	eor.w	r3, r3, #1
 801364e:	b2db      	uxtb	r3, r3
 8013650:	2b00      	cmp	r3, #0
 8013652:	d015      	beq.n	8013680 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8013654:	68fb      	ldr	r3, [r7, #12]
 8013656:	79fa      	ldrb	r2, [r7, #7]
 8013658:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 801365a:	68fb      	ldr	r3, [r7, #12]
 801365c:	78db      	ldrb	r3, [r3, #3]
 801365e:	f083 0301 	eor.w	r3, r3, #1
 8013662:	b2db      	uxtb	r3, r3
 8013664:	2b00      	cmp	r3, #0
 8013666:	d002      	beq.n	801366e <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8013668:	68fb      	ldr	r3, [r7, #12]
 801366a:	2201      	movs	r2, #1
 801366c:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 801366e:	68f8      	ldr	r0, [r7, #12]
 8013670:	f7ff fe98 	bl	80133a4 <IncreaseBufferPointer>
 8013674:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 8013676:	4b04      	ldr	r3, [pc, #16]	@ (8013688 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8013678:	689b      	ldr	r3, [r3, #8]
 801367a:	68fa      	ldr	r2, [r7, #12]
 801367c:	429a      	cmp	r2, r3
 801367e:	d1e9      	bne.n	8013654 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8013680:	bf00      	nop
 8013682:	3710      	adds	r7, #16
 8013684:	46bd      	mov	sp, r7
 8013686:	bd80      	pop	{r7, pc}
 8013688:	20001bc0 	.word	0x20001bc0

0801368c <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 801368c:	b580      	push	{r7, lr}
 801368e:	b082      	sub	sp, #8
 8013690:	af00      	add	r7, sp, #0
 8013692:	4603      	mov	r3, r0
 8013694:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8013696:	4b09      	ldr	r3, [pc, #36]	@ (80136bc <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8013698:	6859      	ldr	r1, [r3, #4]
 801369a:	4b08      	ldr	r3, [pc, #32]	@ (80136bc <LoRaMacConfirmQueueIsCmdActive+0x30>)
 801369c:	689a      	ldr	r2, [r3, #8]
 801369e:	79fb      	ldrb	r3, [r7, #7]
 80136a0:	4618      	mov	r0, r3
 80136a2:	f7ff feb7 	bl	8013414 <GetElement>
 80136a6:	4603      	mov	r3, r0
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	d001      	beq.n	80136b0 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 80136ac:	2301      	movs	r3, #1
 80136ae:	e000      	b.n	80136b2 <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 80136b0:	2300      	movs	r3, #0
}
 80136b2:	4618      	mov	r0, r3
 80136b4:	3708      	adds	r7, #8
 80136b6:	46bd      	mov	sp, r7
 80136b8:	bd80      	pop	{r7, pc}
 80136ba:	bf00      	nop
 80136bc:	20001bc0 	.word	0x20001bc0

080136c0 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 80136c0:	b580      	push	{r7, lr}
 80136c2:	b084      	sub	sp, #16
 80136c4:	af00      	add	r7, sp, #0
 80136c6:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 80136c8:	4b22      	ldr	r3, [pc, #136]	@ (8013754 <LoRaMacConfirmQueueHandleCb+0x94>)
 80136ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80136ce:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 80136d0:	2300      	movs	r3, #0
 80136d2:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 80136d4:	2300      	movs	r3, #0
 80136d6:	73fb      	strb	r3, [r7, #15]
 80136d8:	e032      	b.n	8013740 <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 80136da:	4b1e      	ldr	r3, [pc, #120]	@ (8013754 <LoRaMacConfirmQueueHandleCb+0x94>)
 80136dc:	685b      	ldr	r3, [r3, #4]
 80136de:	781a      	ldrb	r2, [r3, #0]
 80136e0:	687b      	ldr	r3, [r7, #4]
 80136e2:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 80136e4:	4b1b      	ldr	r3, [pc, #108]	@ (8013754 <LoRaMacConfirmQueueHandleCb+0x94>)
 80136e6:	685b      	ldr	r3, [r3, #4]
 80136e8:	785a      	ldrb	r2, [r3, #1]
 80136ea:	687b      	ldr	r3, [r7, #4]
 80136ec:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 80136ee:	4b19      	ldr	r3, [pc, #100]	@ (8013754 <LoRaMacConfirmQueueHandleCb+0x94>)
 80136f0:	685b      	ldr	r3, [r3, #4]
 80136f2:	789b      	ldrb	r3, [r3, #2]
 80136f4:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 80136f6:	7b7b      	ldrb	r3, [r7, #13]
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	d005      	beq.n	8013708 <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 80136fc:	4b15      	ldr	r3, [pc, #84]	@ (8013754 <LoRaMacConfirmQueueHandleCb+0x94>)
 80136fe:	681b      	ldr	r3, [r3, #0]
 8013700:	689b      	ldr	r3, [r3, #8]
 8013702:	6878      	ldr	r0, [r7, #4]
 8013704:	4798      	blx	r3
 8013706:	e00b      	b.n	8013720 <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8013708:	4b12      	ldr	r3, [pc, #72]	@ (8013754 <LoRaMacConfirmQueueHandleCb+0x94>)
 801370a:	685b      	ldr	r3, [r3, #4]
 801370c:	781b      	ldrb	r3, [r3, #0]
 801370e:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8013710:	4b10      	ldr	r3, [pc, #64]	@ (8013754 <LoRaMacConfirmQueueHandleCb+0x94>)
 8013712:	685b      	ldr	r3, [r3, #4]
 8013714:	785b      	ldrb	r3, [r3, #1]
 8013716:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8013718:	4b0e      	ldr	r3, [pc, #56]	@ (8013754 <LoRaMacConfirmQueueHandleCb+0x94>)
 801371a:	685b      	ldr	r3, [r3, #4]
 801371c:	78db      	ldrb	r3, [r3, #3]
 801371e:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8013720:	f7ff ff06 	bl	8013530 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8013724:	7b7b      	ldrb	r3, [r7, #13]
 8013726:	f083 0301 	eor.w	r3, r3, #1
 801372a:	b2db      	uxtb	r3, r3
 801372c:	2b00      	cmp	r3, #0
 801372e:	d004      	beq.n	801373a <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8013730:	f107 0308 	add.w	r3, r7, #8
 8013734:	4618      	mov	r0, r3
 8013736:	f7ff fec1 	bl	80134bc <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 801373a:	7bfb      	ldrb	r3, [r7, #15]
 801373c:	3301      	adds	r3, #1
 801373e:	73fb      	strb	r3, [r7, #15]
 8013740:	7bfa      	ldrb	r2, [r7, #15]
 8013742:	7bbb      	ldrb	r3, [r7, #14]
 8013744:	429a      	cmp	r2, r3
 8013746:	d3c8      	bcc.n	80136da <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 8013748:	bf00      	nop
 801374a:	bf00      	nop
 801374c:	3710      	adds	r7, #16
 801374e:	46bd      	mov	sp, r7
 8013750:	bd80      	pop	{r7, pc}
 8013752:	bf00      	nop
 8013754:	20001bc0 	.word	0x20001bc0

08013758 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8013758:	b480      	push	{r7}
 801375a:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 801375c:	4b03      	ldr	r3, [pc, #12]	@ (801376c <LoRaMacConfirmQueueGetCnt+0x14>)
 801375e:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 8013762:	4618      	mov	r0, r3
 8013764:	46bd      	mov	sp, r7
 8013766:	bc80      	pop	{r7}
 8013768:	4770      	bx	lr
 801376a:	bf00      	nop
 801376c:	20001bc0 	.word	0x20001bc0

08013770 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 8013770:	b580      	push	{r7, lr}
 8013772:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013774:	4b06      	ldr	r3, [pc, #24]	@ (8013790 <LoRaMacConfirmQueueIsFull+0x20>)
 8013776:	f893 3020 	ldrb.w	r3, [r3, #32]
 801377a:	4618      	mov	r0, r3
 801377c:	f7ff fe3a 	bl	80133f4 <IsListFull>
 8013780:	4603      	mov	r3, r0
 8013782:	2b00      	cmp	r3, #0
 8013784:	d001      	beq.n	801378a <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 8013786:	2301      	movs	r3, #1
 8013788:	e000      	b.n	801378c <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 801378a:	2300      	movs	r3, #0
    }
}
 801378c:	4618      	mov	r0, r3
 801378e:	bd80      	pop	{r7, pc}
 8013790:	20001bc0 	.word	0x20001bc0

08013794 <PayloadEncrypt>:
 * \param [in] size             - Size of data
 * \param [in,out] buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 8013794:	b580      	push	{r7, lr}
 8013796:	b08e      	sub	sp, #56	@ 0x38
 8013798:	af00      	add	r7, sp, #0
 801379a:	60f8      	str	r0, [r7, #12]
 801379c:	607b      	str	r3, [r7, #4]
 801379e:	460b      	mov	r3, r1
 80137a0:	817b      	strh	r3, [r7, #10]
 80137a2:	4613      	mov	r3, r2
 80137a4:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 80137a6:	68fb      	ldr	r3, [r7, #12]
 80137a8:	2b00      	cmp	r3, #0
 80137aa:	d101      	bne.n	80137b0 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80137ac:	2309      	movs	r3, #9
 80137ae:	e084      	b.n	80138ba <PayloadEncrypt+0x126>
    }

    uint8_t bufferIndex = 0;
 80137b0:	2300      	movs	r3, #0
 80137b2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint16_t ctr = 1;
 80137b6:	2301      	movs	r3, #1
 80137b8:	86bb      	strh	r3, [r7, #52]	@ 0x34
    uint8_t sBlock[16] = { 0 };
 80137ba:	f107 0320 	add.w	r3, r7, #32
 80137be:	2200      	movs	r2, #0
 80137c0:	601a      	str	r2, [r3, #0]
 80137c2:	605a      	str	r2, [r3, #4]
 80137c4:	609a      	str	r2, [r3, #8]
 80137c6:	60da      	str	r2, [r3, #12]
    uint8_t aBlock[16] = { 0 };
 80137c8:	f107 0310 	add.w	r3, r7, #16
 80137cc:	2200      	movs	r2, #0
 80137ce:	601a      	str	r2, [r3, #0]
 80137d0:	605a      	str	r2, [r3, #4]
 80137d2:	609a      	str	r2, [r3, #8]
 80137d4:	60da      	str	r2, [r3, #12]

    aBlock[0] = 0x01;
 80137d6:	2301      	movs	r3, #1
 80137d8:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 80137da:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80137de:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 80137e0:	687b      	ldr	r3, [r7, #4]
 80137e2:	b2db      	uxtb	r3, r3
 80137e4:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	0a1b      	lsrs	r3, r3, #8
 80137ea:	b2db      	uxtb	r3, r3
 80137ec:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	0c1b      	lsrs	r3, r3, #16
 80137f2:	b2db      	uxtb	r3, r3
 80137f4:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 80137f6:	687b      	ldr	r3, [r7, #4]
 80137f8:	0e1b      	lsrs	r3, r3, #24
 80137fa:	b2db      	uxtb	r3, r3
 80137fc:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 80137fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013800:	b2db      	uxtb	r3, r3
 8013802:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8013804:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013806:	0a1b      	lsrs	r3, r3, #8
 8013808:	b2db      	uxtb	r3, r3
 801380a:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 801380c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801380e:	0c1b      	lsrs	r3, r3, #16
 8013810:	b2db      	uxtb	r3, r3
 8013812:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8013814:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013816:	0e1b      	lsrs	r3, r3, #24
 8013818:	b2db      	uxtb	r3, r3
 801381a:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 801381c:	e048      	b.n	80138b0 <PayloadEncrypt+0x11c>
    {
        aBlock[15] = ctr & 0xFF;
 801381e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8013820:	b2db      	uxtb	r3, r3
 8013822:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8013824:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8013826:	3301      	adds	r3, #1
 8013828:	86bb      	strh	r3, [r7, #52]	@ 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 801382a:	f107 0320 	add.w	r3, r7, #32
 801382e:	7a7a      	ldrb	r2, [r7, #9]
 8013830:	f107 0010 	add.w	r0, r7, #16
 8013834:	2110      	movs	r1, #16
 8013836:	f7f8 fce6 	bl	800c206 <SecureElementAesEncrypt>
 801383a:	4603      	mov	r3, r0
 801383c:	2b00      	cmp	r3, #0
 801383e:	d001      	beq.n	8013844 <PayloadEncrypt+0xb0>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013840:	230e      	movs	r3, #14
 8013842:	e03a      	b.n	80138ba <PayloadEncrypt+0x126>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8013844:	2300      	movs	r3, #0
 8013846:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 801384a:	e01e      	b.n	801388a <PayloadEncrypt+0xf6>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 801384c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8013850:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8013854:	4413      	add	r3, r2
 8013856:	461a      	mov	r2, r3
 8013858:	68fb      	ldr	r3, [r7, #12]
 801385a:	4413      	add	r3, r2
 801385c:	7819      	ldrb	r1, [r3, #0]
 801385e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8013862:	3338      	adds	r3, #56	@ 0x38
 8013864:	443b      	add	r3, r7
 8013866:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 801386a:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 801386e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8013872:	4403      	add	r3, r0
 8013874:	4618      	mov	r0, r3
 8013876:	68fb      	ldr	r3, [r7, #12]
 8013878:	4403      	add	r3, r0
 801387a:	404a      	eors	r2, r1
 801387c:	b2d2      	uxtb	r2, r2
 801387e:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8013880:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8013884:	3301      	adds	r3, #1
 8013886:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 801388a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801388e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8013892:	2a10      	cmp	r2, #16
 8013894:	bfa8      	it	ge
 8013896:	2210      	movge	r2, #16
 8013898:	b212      	sxth	r2, r2
 801389a:	4293      	cmp	r3, r2
 801389c:	dbd6      	blt.n	801384c <PayloadEncrypt+0xb8>
        }
        size -= 16;
 801389e:	897b      	ldrh	r3, [r7, #10]
 80138a0:	3b10      	subs	r3, #16
 80138a2:	b29b      	uxth	r3, r3
 80138a4:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 80138a6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80138aa:	3310      	adds	r3, #16
 80138ac:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    while( size > 0 )
 80138b0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	dcb2      	bgt.n	801381e <PayloadEncrypt+0x8a>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80138b8:	2300      	movs	r3, #0
}
 80138ba:	4618      	mov	r0, r3
 80138bc:	3738      	adds	r7, #56	@ 0x38
 80138be:	46bd      	mov	sp, r7
 80138c0:	bd80      	pop	{r7, pc}

080138c2 <PrepareB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in,out] b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 80138c2:	b490      	push	{r4, r7}
 80138c4:	b082      	sub	sp, #8
 80138c6:	af00      	add	r7, sp, #0
 80138c8:	4604      	mov	r4, r0
 80138ca:	4608      	mov	r0, r1
 80138cc:	4611      	mov	r1, r2
 80138ce:	461a      	mov	r2, r3
 80138d0:	4623      	mov	r3, r4
 80138d2:	80fb      	strh	r3, [r7, #6]
 80138d4:	4603      	mov	r3, r0
 80138d6:	717b      	strb	r3, [r7, #5]
 80138d8:	460b      	mov	r3, r1
 80138da:	713b      	strb	r3, [r7, #4]
 80138dc:	4613      	mov	r3, r2
 80138de:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 80138e0:	69bb      	ldr	r3, [r7, #24]
 80138e2:	2b00      	cmp	r3, #0
 80138e4:	d101      	bne.n	80138ea <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80138e6:	2309      	movs	r3, #9
 80138e8:	e04e      	b.n	8013988 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 80138ea:	69bb      	ldr	r3, [r7, #24]
 80138ec:	2249      	movs	r2, #73	@ 0x49
 80138ee:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    /* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 80138f0:	69bb      	ldr	r3, [r7, #24]
 80138f2:	3301      	adds	r3, #1
 80138f4:	2200      	movs	r2, #0
 80138f6:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 80138f8:	69bb      	ldr	r3, [r7, #24]
 80138fa:	3302      	adds	r3, #2
 80138fc:	2200      	movs	r2, #0
 80138fe:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 8013900:	69bb      	ldr	r3, [r7, #24]
 8013902:	3303      	adds	r3, #3
 8013904:	2200      	movs	r2, #0
 8013906:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8013908:	69bb      	ldr	r3, [r7, #24]
 801390a:	3304      	adds	r3, #4
 801390c:	2200      	movs	r2, #0
 801390e:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 8013910:	69bb      	ldr	r3, [r7, #24]
 8013912:	3305      	adds	r3, #5
 8013914:	78fa      	ldrb	r2, [r7, #3]
 8013916:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8013918:	69bb      	ldr	r3, [r7, #24]
 801391a:	3306      	adds	r3, #6
 801391c:	693a      	ldr	r2, [r7, #16]
 801391e:	b2d2      	uxtb	r2, r2
 8013920:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8013922:	693b      	ldr	r3, [r7, #16]
 8013924:	0a1a      	lsrs	r2, r3, #8
 8013926:	69bb      	ldr	r3, [r7, #24]
 8013928:	3307      	adds	r3, #7
 801392a:	b2d2      	uxtb	r2, r2
 801392c:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 801392e:	693b      	ldr	r3, [r7, #16]
 8013930:	0c1a      	lsrs	r2, r3, #16
 8013932:	69bb      	ldr	r3, [r7, #24]
 8013934:	3308      	adds	r3, #8
 8013936:	b2d2      	uxtb	r2, r2
 8013938:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 801393a:	693b      	ldr	r3, [r7, #16]
 801393c:	0e1a      	lsrs	r2, r3, #24
 801393e:	69bb      	ldr	r3, [r7, #24]
 8013940:	3309      	adds	r3, #9
 8013942:	b2d2      	uxtb	r2, r2
 8013944:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 8013946:	69bb      	ldr	r3, [r7, #24]
 8013948:	330a      	adds	r3, #10
 801394a:	697a      	ldr	r2, [r7, #20]
 801394c:	b2d2      	uxtb	r2, r2
 801394e:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 8013950:	697b      	ldr	r3, [r7, #20]
 8013952:	0a1a      	lsrs	r2, r3, #8
 8013954:	69bb      	ldr	r3, [r7, #24]
 8013956:	330b      	adds	r3, #11
 8013958:	b2d2      	uxtb	r2, r2
 801395a:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 801395c:	697b      	ldr	r3, [r7, #20]
 801395e:	0c1a      	lsrs	r2, r3, #16
 8013960:	69bb      	ldr	r3, [r7, #24]
 8013962:	330c      	adds	r3, #12
 8013964:	b2d2      	uxtb	r2, r2
 8013966:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8013968:	697b      	ldr	r3, [r7, #20]
 801396a:	0e1a      	lsrs	r2, r3, #24
 801396c:	69bb      	ldr	r3, [r7, #24]
 801396e:	330d      	adds	r3, #13
 8013970:	b2d2      	uxtb	r2, r2
 8013972:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 8013974:	69bb      	ldr	r3, [r7, #24]
 8013976:	330e      	adds	r3, #14
 8013978:	2200      	movs	r2, #0
 801397a:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 801397c:	69bb      	ldr	r3, [r7, #24]
 801397e:	330f      	adds	r3, #15
 8013980:	88fa      	ldrh	r2, [r7, #6]
 8013982:	b2d2      	uxtb	r2, r2
 8013984:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8013986:	2300      	movs	r3, #0
}
 8013988:	4618      	mov	r0, r3
 801398a:	3708      	adds	r7, #8
 801398c:	46bd      	mov	sp, r7
 801398e:	bc90      	pop	{r4, r7}
 8013990:	4770      	bx	lr

08013992 <ComputeCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 8013992:	b590      	push	{r4, r7, lr}
 8013994:	b08b      	sub	sp, #44	@ 0x2c
 8013996:	af04      	add	r7, sp, #16
 8013998:	6078      	str	r0, [r7, #4]
 801399a:	4608      	mov	r0, r1
 801399c:	4611      	mov	r1, r2
 801399e:	461a      	mov	r2, r3
 80139a0:	4603      	mov	r3, r0
 80139a2:	807b      	strh	r3, [r7, #2]
 80139a4:	460b      	mov	r3, r1
 80139a6:	707b      	strb	r3, [r7, #1]
 80139a8:	4613      	mov	r3, r2
 80139aa:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 80139ac:	687b      	ldr	r3, [r7, #4]
 80139ae:	2b00      	cmp	r3, #0
 80139b0:	d002      	beq.n	80139b8 <ComputeCmacB0+0x26>
 80139b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80139b4:	2b00      	cmp	r3, #0
 80139b6:	d101      	bne.n	80139bc <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80139b8:	2309      	movs	r3, #9
 80139ba:	e024      	b.n	8013a06 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80139bc:	887b      	ldrh	r3, [r7, #2]
 80139be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80139c2:	d901      	bls.n	80139c8 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80139c4:	230d      	movs	r3, #13
 80139c6:	e01e      	b.n	8013a06 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 80139c8:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 80139cc:	783a      	ldrb	r2, [r7, #0]
 80139ce:	7879      	ldrb	r1, [r7, #1]
 80139d0:	8878      	ldrh	r0, [r7, #2]
 80139d2:	f107 0308 	add.w	r3, r7, #8
 80139d6:	9302      	str	r3, [sp, #8]
 80139d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80139da:	9301      	str	r3, [sp, #4]
 80139dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80139de:	9300      	str	r3, [sp, #0]
 80139e0:	4623      	mov	r3, r4
 80139e2:	f7ff ff6e 	bl	80138c2 <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 80139e6:	7879      	ldrb	r1, [r7, #1]
 80139e8:	887a      	ldrh	r2, [r7, #2]
 80139ea:	f107 0008 	add.w	r0, r7, #8
 80139ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80139f0:	9300      	str	r3, [sp, #0]
 80139f2:	460b      	mov	r3, r1
 80139f4:	6879      	ldr	r1, [r7, #4]
 80139f6:	f7f8 fbb9 	bl	800c16c <SecureElementComputeAesCmac>
 80139fa:	4603      	mov	r3, r0
 80139fc:	2b00      	cmp	r3, #0
 80139fe:	d001      	beq.n	8013a04 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013a00:	230e      	movs	r3, #14
 8013a02:	e000      	b.n	8013a06 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8013a04:	2300      	movs	r3, #0
}
 8013a06:	4618      	mov	r0, r3
 8013a08:	371c      	adds	r7, #28
 8013a0a:	46bd      	mov	sp, r7
 8013a0c:	bd90      	pop	{r4, r7, pc}

08013a0e <VerifyCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in] expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8013a0e:	b590      	push	{r4, r7, lr}
 8013a10:	b0cd      	sub	sp, #308	@ 0x134
 8013a12:	af04      	add	r7, sp, #16
 8013a14:	f507 7490 	add.w	r4, r7, #288	@ 0x120
 8013a18:	f5a4 748e 	sub.w	r4, r4, #284	@ 0x11c
 8013a1c:	6020      	str	r0, [r4, #0]
 8013a1e:	460c      	mov	r4, r1
 8013a20:	4610      	mov	r0, r2
 8013a22:	4619      	mov	r1, r3
 8013a24:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8013a28:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8013a2c:	4622      	mov	r2, r4
 8013a2e:	801a      	strh	r2, [r3, #0]
 8013a30:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8013a34:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8013a38:	4602      	mov	r2, r0
 8013a3a:	701a      	strb	r2, [r3, #0]
 8013a3c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8013a40:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8013a44:	460a      	mov	r2, r1
 8013a46:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 8013a48:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8013a4c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8013a50:	681b      	ldr	r3, [r3, #0]
 8013a52:	2b00      	cmp	r3, #0
 8013a54:	d101      	bne.n	8013a5a <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013a56:	2309      	movs	r3, #9
 8013a58:	e063      	b.n	8013b22 <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8013a5a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8013a5e:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8013a62:	881b      	ldrh	r3, [r3, #0]
 8013a64:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013a68:	d901      	bls.n	8013a6e <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8013a6a:	230d      	movs	r3, #13
 8013a6c:	e059      	b.n	8013b22 <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 8013a6e:	f107 030c 	add.w	r3, r7, #12
 8013a72:	f44f 7288 	mov.w	r2, #272	@ 0x110
 8013a76:	2100      	movs	r1, #0
 8013a78:	4618      	mov	r0, r3
 8013a7a:	f003 fb29 	bl	80170d0 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8013a7e:	f897 4130 	ldrb.w	r4, [r7, #304]	@ 0x130
 8013a82:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8013a86:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8013a8a:	781a      	ldrb	r2, [r3, #0]
 8013a8c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8013a90:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8013a94:	7819      	ldrb	r1, [r3, #0]
 8013a96:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8013a9a:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8013a9e:	8818      	ldrh	r0, [r3, #0]
 8013aa0:	f107 030c 	add.w	r3, r7, #12
 8013aa4:	9302      	str	r3, [sp, #8]
 8013aa6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8013aaa:	9301      	str	r3, [sp, #4]
 8013aac:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8013ab0:	9300      	str	r3, [sp, #0]
 8013ab2:	4623      	mov	r3, r4
 8013ab4:	f7ff ff05 	bl	80138c2 <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8013ab8:	f107 030c 	add.w	r3, r7, #12
 8013abc:	3310      	adds	r3, #16
 8013abe:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8013ac2:	f5a2 728f 	sub.w	r2, r2, #286	@ 0x11e
 8013ac6:	8812      	ldrh	r2, [r2, #0]
 8013ac8:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8013acc:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 8013ad0:	6809      	ldr	r1, [r1, #0]
 8013ad2:	4618      	mov	r0, r3
 8013ad4:	f003 fac1 	bl	801705a <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8013ad8:	2306      	movs	r3, #6
 8013ada:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8013ade:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8013ae2:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8013ae6:	881b      	ldrh	r3, [r3, #0]
 8013ae8:	3310      	adds	r3, #16
 8013aea:	b299      	uxth	r1, r3
 8013aec:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8013af0:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8013af4:	781b      	ldrb	r3, [r3, #0]
 8013af6:	f107 000c 	add.w	r0, r7, #12
 8013afa:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8013afe:	f7f8 fb53 	bl	800c1a8 <SecureElementVerifyAesCmac>
 8013b02:	4603      	mov	r3, r0
 8013b04:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8013b08:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8013b0c:	2b00      	cmp	r3, #0
 8013b0e:	d101      	bne.n	8013b14 <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8013b10:	2300      	movs	r3, #0
 8013b12:	e006      	b.n	8013b22 <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8013b14:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8013b18:	2b01      	cmp	r3, #1
 8013b1a:	d101      	bne.n	8013b20 <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8013b1c:	2301      	movs	r3, #1
 8013b1e:	e000      	b.n	8013b22 <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013b20:	230e      	movs	r3, #14
}
 8013b22:	4618      	mov	r0, r3
 8013b24:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8013b28:	46bd      	mov	sp, r7
 8013b2a:	bd90      	pop	{r4, r7, pc}

08013b2c <GetKeyAddrItem>:
 * \param [in] addrID         - Address identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8013b2c:	b480      	push	{r7}
 8013b2e:	b085      	sub	sp, #20
 8013b30:	af00      	add	r7, sp, #0
 8013b32:	4603      	mov	r3, r0
 8013b34:	6039      	str	r1, [r7, #0]
 8013b36:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8013b38:	2300      	movs	r3, #0
 8013b3a:	73fb      	strb	r3, [r7, #15]
 8013b3c:	e011      	b.n	8013b62 <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 8013b3e:	7bfb      	ldrb	r3, [r7, #15]
 8013b40:	4a0c      	ldr	r2, [pc, #48]	@ (8013b74 <GetKeyAddrItem+0x48>)
 8013b42:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8013b46:	79fa      	ldrb	r2, [r7, #7]
 8013b48:	429a      	cmp	r2, r3
 8013b4a:	d107      	bne.n	8013b5c <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8013b4c:	7bfb      	ldrb	r3, [r7, #15]
 8013b4e:	009b      	lsls	r3, r3, #2
 8013b50:	4a08      	ldr	r2, [pc, #32]	@ (8013b74 <GetKeyAddrItem+0x48>)
 8013b52:	441a      	add	r2, r3
 8013b54:	683b      	ldr	r3, [r7, #0]
 8013b56:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 8013b58:	2300      	movs	r3, #0
 8013b5a:	e006      	b.n	8013b6a <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8013b5c:	7bfb      	ldrb	r3, [r7, #15]
 8013b5e:	3301      	adds	r3, #1
 8013b60:	73fb      	strb	r3, [r7, #15]
 8013b62:	7bfb      	ldrb	r3, [r7, #15]
 8013b64:	2b01      	cmp	r3, #1
 8013b66:	d9ea      	bls.n	8013b3e <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 8013b68:	230b      	movs	r3, #11
}
 8013b6a:	4618      	mov	r0, r3
 8013b6c:	3714      	adds	r7, #20
 8013b6e:	46bd      	mov	sp, r7
 8013b70:	bc80      	pop	{r7}
 8013b72:	4770      	bx	lr
 8013b74:	20000108 	.word	0x20000108

08013b78 <DeriveSessionKey10x>:
 * \param [in] netID          - Network Identifier
 * \param [in] deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 8013b78:	b580      	push	{r7, lr}
 8013b7a:	b088      	sub	sp, #32
 8013b7c:	af00      	add	r7, sp, #0
 8013b7e:	60b9      	str	r1, [r7, #8]
 8013b80:	607a      	str	r2, [r7, #4]
 8013b82:	461a      	mov	r2, r3
 8013b84:	4603      	mov	r3, r0
 8013b86:	73fb      	strb	r3, [r7, #15]
 8013b88:	4613      	mov	r3, r2
 8013b8a:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 8013b8c:	f107 0310 	add.w	r3, r7, #16
 8013b90:	2200      	movs	r2, #0
 8013b92:	601a      	str	r2, [r3, #0]
 8013b94:	605a      	str	r2, [r3, #4]
 8013b96:	609a      	str	r2, [r3, #8]
 8013b98:	60da      	str	r2, [r3, #12]

    /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
    switch( keyID )
 8013b9a:	7bfb      	ldrb	r3, [r7, #15]
 8013b9c:	2b02      	cmp	r3, #2
 8013b9e:	d002      	beq.n	8013ba6 <DeriveSessionKey10x+0x2e>
 8013ba0:	2b03      	cmp	r3, #3
 8013ba2:	d003      	beq.n	8013bac <DeriveSessionKey10x+0x34>
 8013ba4:	e005      	b.n	8013bb2 <DeriveSessionKey10x+0x3a>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 8013ba6:	2301      	movs	r3, #1
 8013ba8:	743b      	strb	r3, [r7, #16]
            break;
 8013baa:	e004      	b.n	8013bb6 <DeriveSessionKey10x+0x3e>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8013bac:	2302      	movs	r3, #2
 8013bae:	743b      	strb	r3, [r7, #16]
            break;
 8013bb0:	e001      	b.n	8013bb6 <DeriveSessionKey10x+0x3e>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8013bb2:	230a      	movs	r3, #10
 8013bb4:	e02a      	b.n	8013c0c <DeriveSessionKey10x+0x94>
    }
   /* ST_WORKAROUND_END */

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 8013bb6:	68bb      	ldr	r3, [r7, #8]
 8013bb8:	b2db      	uxtb	r3, r3
 8013bba:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 8013bbc:	68bb      	ldr	r3, [r7, #8]
 8013bbe:	0a1b      	lsrs	r3, r3, #8
 8013bc0:	b2db      	uxtb	r3, r3
 8013bc2:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 8013bc4:	68bb      	ldr	r3, [r7, #8]
 8013bc6:	0c1b      	lsrs	r3, r3, #16
 8013bc8:	b2db      	uxtb	r3, r3
 8013bca:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	b2db      	uxtb	r3, r3
 8013bd0:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 8013bd2:	687b      	ldr	r3, [r7, #4]
 8013bd4:	0a1b      	lsrs	r3, r3, #8
 8013bd6:	b2db      	uxtb	r3, r3
 8013bd8:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	0c1b      	lsrs	r3, r3, #16
 8013bde:	b2db      	uxtb	r3, r3
 8013be0:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 8013be2:	89bb      	ldrh	r3, [r7, #12]
 8013be4:	b2db      	uxtb	r3, r3
 8013be6:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 8013be8:	89bb      	ldrh	r3, [r7, #12]
 8013bea:	0a1b      	lsrs	r3, r3, #8
 8013bec:	b29b      	uxth	r3, r3
 8013bee:	b2db      	uxtb	r3, r3
 8013bf0:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8013bf2:	7bfa      	ldrb	r2, [r7, #15]
 8013bf4:	f107 0310 	add.w	r3, r7, #16
 8013bf8:	2101      	movs	r1, #1
 8013bfa:	4618      	mov	r0, r3
 8013bfc:	f7f8 fb6a 	bl	800c2d4 <SecureElementDeriveAndStoreKey>
 8013c00:	4603      	mov	r3, r0
 8013c02:	2b00      	cmp	r3, #0
 8013c04:	d001      	beq.n	8013c0a <DeriveSessionKey10x+0x92>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013c06:	230e      	movs	r3, #14
 8013c08:	e000      	b.n	8013c0c <DeriveSessionKey10x+0x94>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8013c0a:	2300      	movs	r3, #0
}
 8013c0c:	4618      	mov	r0, r3
 8013c0e:	3720      	adds	r7, #32
 8013c10:	46bd      	mov	sp, r7
 8013c12:	bd80      	pop	{r7, pc}

08013c14 <GetLastFcntDown>:
 * \param [in]    lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8013c14:	b480      	push	{r7}
 8013c16:	b083      	sub	sp, #12
 8013c18:	af00      	add	r7, sp, #0
 8013c1a:	4603      	mov	r3, r0
 8013c1c:	6039      	str	r1, [r7, #0]
 8013c1e:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8013c20:	683b      	ldr	r3, [r7, #0]
 8013c22:	2b00      	cmp	r3, #0
 8013c24:	d101      	bne.n	8013c2a <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013c26:	2309      	movs	r3, #9
 8013c28:	e03b      	b.n	8013ca2 <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 8013c2a:	79fb      	ldrb	r3, [r7, #7]
 8013c2c:	3b01      	subs	r3, #1
 8013c2e:	2b03      	cmp	r3, #3
 8013c30:	d834      	bhi.n	8013c9c <GetLastFcntDown+0x88>
 8013c32:	a201      	add	r2, pc, #4	@ (adr r2, 8013c38 <GetLastFcntDown+0x24>)
 8013c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c38:	08013c49 	.word	0x08013c49
 8013c3c:	08013c61 	.word	0x08013c61
 8013c40:	08013c79 	.word	0x08013c79
 8013c44:	08013c91 	.word	0x08013c91
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 8013c48:	4b18      	ldr	r3, [pc, #96]	@ (8013cac <GetLastFcntDown+0x98>)
 8013c4a:	681b      	ldr	r3, [r3, #0]
 8013c4c:	691a      	ldr	r2, [r3, #16]
 8013c4e:	683b      	ldr	r3, [r7, #0]
 8013c50:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.NFCntDown;
 8013c52:	4b16      	ldr	r3, [pc, #88]	@ (8013cac <GetLastFcntDown+0x98>)
 8013c54:	681a      	ldr	r2, [r3, #0]
 8013c56:	4b15      	ldr	r3, [pc, #84]	@ (8013cac <GetLastFcntDown+0x98>)
 8013c58:	681b      	ldr	r3, [r3, #0]
 8013c5a:	6912      	ldr	r2, [r2, #16]
 8013c5c:	621a      	str	r2, [r3, #32]
            break;
 8013c5e:	e01f      	b.n	8013ca0 <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 8013c60:	4b12      	ldr	r3, [pc, #72]	@ (8013cac <GetLastFcntDown+0x98>)
 8013c62:	681b      	ldr	r3, [r3, #0]
 8013c64:	695a      	ldr	r2, [r3, #20]
 8013c66:	683b      	ldr	r3, [r7, #0]
 8013c68:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.AFCntDown;
 8013c6a:	4b10      	ldr	r3, [pc, #64]	@ (8013cac <GetLastFcntDown+0x98>)
 8013c6c:	681a      	ldr	r2, [r3, #0]
 8013c6e:	4b0f      	ldr	r3, [pc, #60]	@ (8013cac <GetLastFcntDown+0x98>)
 8013c70:	681b      	ldr	r3, [r3, #0]
 8013c72:	6952      	ldr	r2, [r2, #20]
 8013c74:	621a      	str	r2, [r3, #32]
            break;
 8013c76:	e013      	b.n	8013ca0 <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 8013c78:	4b0c      	ldr	r3, [pc, #48]	@ (8013cac <GetLastFcntDown+0x98>)
 8013c7a:	681b      	ldr	r3, [r3, #0]
 8013c7c:	699a      	ldr	r2, [r3, #24]
 8013c7e:	683b      	ldr	r3, [r7, #0]
 8013c80:	601a      	str	r2, [r3, #0]
            CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 8013c82:	4b0a      	ldr	r3, [pc, #40]	@ (8013cac <GetLastFcntDown+0x98>)
 8013c84:	681a      	ldr	r2, [r3, #0]
 8013c86:	4b09      	ldr	r3, [pc, #36]	@ (8013cac <GetLastFcntDown+0x98>)
 8013c88:	681b      	ldr	r3, [r3, #0]
 8013c8a:	6992      	ldr	r2, [r2, #24]
 8013c8c:	621a      	str	r2, [r3, #32]
            break;
 8013c8e:	e007      	b.n	8013ca0 <GetLastFcntDown+0x8c>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 8013c90:	4b06      	ldr	r3, [pc, #24]	@ (8013cac <GetLastFcntDown+0x98>)
 8013c92:	681b      	ldr	r3, [r3, #0]
 8013c94:	69da      	ldr	r2, [r3, #28]
 8013c96:	683b      	ldr	r3, [r7, #0]
 8013c98:	601a      	str	r2, [r3, #0]
            break;
 8013c9a:	e001      	b.n	8013ca0 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8013c9c:	2305      	movs	r3, #5
 8013c9e:	e000      	b.n	8013ca2 <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8013ca0:	2300      	movs	r3, #0
}
 8013ca2:	4618      	mov	r0, r3
 8013ca4:	370c      	adds	r7, #12
 8013ca6:	46bd      	mov	sp, r7
 8013ca8:	bc80      	pop	{r7}
 8013caa:	4770      	bx	lr
 8013cac:	20001be4 	.word	0x20001be4

08013cb0 <CheckFCntDown>:
 * \param [in]    currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8013cb0:	b580      	push	{r7, lr}
 8013cb2:	b084      	sub	sp, #16
 8013cb4:	af00      	add	r7, sp, #0
 8013cb6:	4603      	mov	r3, r0
 8013cb8:	6039      	str	r1, [r7, #0]
 8013cba:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8013cbc:	2300      	movs	r3, #0
 8013cbe:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8013cc0:	f107 020c 	add.w	r2, r7, #12
 8013cc4:	79fb      	ldrb	r3, [r7, #7]
 8013cc6:	4611      	mov	r1, r2
 8013cc8:	4618      	mov	r0, r3
 8013cca:	f7ff ffa3 	bl	8013c14 <GetLastFcntDown>
 8013cce:	4603      	mov	r3, r0
 8013cd0:	2b00      	cmp	r3, #0
 8013cd2:	d001      	beq.n	8013cd8 <CheckFCntDown+0x28>
    {
        return false;
 8013cd4:	2300      	movs	r3, #0
 8013cd6:	e00a      	b.n	8013cee <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8013cd8:	68fb      	ldr	r3, [r7, #12]
 8013cda:	683a      	ldr	r2, [r7, #0]
 8013cdc:	429a      	cmp	r2, r3
 8013cde:	d803      	bhi.n	8013ce8 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 8013ce0:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 8013ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013ce6:	d101      	bne.n	8013cec <CheckFCntDown+0x3c>
    {
        return true;
 8013ce8:	2301      	movs	r3, #1
 8013cea:	e000      	b.n	8013cee <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8013cec:	2300      	movs	r3, #0
    }
}
 8013cee:	4618      	mov	r0, r3
 8013cf0:	3710      	adds	r7, #16
 8013cf2:	46bd      	mov	sp, r7
 8013cf4:	bd80      	pop	{r7, pc}
	...

08013cf8 <UpdateFCntDown>:
 * \param [in]    currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8013cf8:	b480      	push	{r7}
 8013cfa:	b083      	sub	sp, #12
 8013cfc:	af00      	add	r7, sp, #0
 8013cfe:	4603      	mov	r3, r0
 8013d00:	6039      	str	r1, [r7, #0]
 8013d02:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8013d04:	79fb      	ldrb	r3, [r7, #7]
 8013d06:	3b01      	subs	r3, #1
 8013d08:	2b03      	cmp	r3, #3
 8013d0a:	d81f      	bhi.n	8013d4c <UpdateFCntDown+0x54>
 8013d0c:	a201      	add	r2, pc, #4	@ (adr r2, 8013d14 <UpdateFCntDown+0x1c>)
 8013d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013d12:	bf00      	nop
 8013d14:	08013d25 	.word	0x08013d25
 8013d18:	08013d2f 	.word	0x08013d2f
 8013d1c:	08013d39 	.word	0x08013d39
 8013d20:	08013d43 	.word	0x08013d43
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 8013d24:	4b0c      	ldr	r3, [pc, #48]	@ (8013d58 <UpdateFCntDown+0x60>)
 8013d26:	681b      	ldr	r3, [r3, #0]
 8013d28:	683a      	ldr	r2, [r7, #0]
 8013d2a:	611a      	str	r2, [r3, #16]
            break;
 8013d2c:	e00f      	b.n	8013d4e <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 8013d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8013d58 <UpdateFCntDown+0x60>)
 8013d30:	681b      	ldr	r3, [r3, #0]
 8013d32:	683a      	ldr	r2, [r7, #0]
 8013d34:	615a      	str	r2, [r3, #20]
            break;
 8013d36:	e00a      	b.n	8013d4e <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 8013d38:	4b07      	ldr	r3, [pc, #28]	@ (8013d58 <UpdateFCntDown+0x60>)
 8013d3a:	681b      	ldr	r3, [r3, #0]
 8013d3c:	683a      	ldr	r2, [r7, #0]
 8013d3e:	619a      	str	r2, [r3, #24]
            break;
 8013d40:	e005      	b.n	8013d4e <UpdateFCntDown+0x56>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 8013d42:	4b05      	ldr	r3, [pc, #20]	@ (8013d58 <UpdateFCntDown+0x60>)
 8013d44:	681b      	ldr	r3, [r3, #0]
 8013d46:	683a      	ldr	r2, [r7, #0]
 8013d48:	61da      	str	r2, [r3, #28]
            break;
 8013d4a:	e000      	b.n	8013d4e <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 8013d4c:	bf00      	nop
    }
}
 8013d4e:	bf00      	nop
 8013d50:	370c      	adds	r7, #12
 8013d52:	46bd      	mov	sp, r7
 8013d54:	bc80      	pop	{r7}
 8013d56:	4770      	bx	lr
 8013d58:	20001be4 	.word	0x20001be4

08013d5c <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 8013d5c:	b480      	push	{r7}
 8013d5e:	b083      	sub	sp, #12
 8013d60:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 8013d62:	4b18      	ldr	r3, [pc, #96]	@ (8013dc4 <ResetFCnts+0x68>)
 8013d64:	681b      	ldr	r3, [r3, #0]
 8013d66:	2200      	movs	r2, #0
 8013d68:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8013d6a:	4b16      	ldr	r3, [pc, #88]	@ (8013dc4 <ResetFCnts+0x68>)
 8013d6c:	681b      	ldr	r3, [r3, #0]
 8013d6e:	f04f 32ff 	mov.w	r2, #4294967295
 8013d72:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8013d74:	4b13      	ldr	r3, [pc, #76]	@ (8013dc4 <ResetFCnts+0x68>)
 8013d76:	681b      	ldr	r3, [r3, #0]
 8013d78:	f04f 32ff 	mov.w	r2, #4294967295
 8013d7c:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8013d7e:	4b11      	ldr	r3, [pc, #68]	@ (8013dc4 <ResetFCnts+0x68>)
 8013d80:	681b      	ldr	r3, [r3, #0]
 8013d82:	f04f 32ff 	mov.w	r2, #4294967295
 8013d86:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 8013d88:	4b0e      	ldr	r3, [pc, #56]	@ (8013dc4 <ResetFCnts+0x68>)
 8013d8a:	681a      	ldr	r2, [r3, #0]
 8013d8c:	4b0d      	ldr	r3, [pc, #52]	@ (8013dc4 <ResetFCnts+0x68>)
 8013d8e:	681b      	ldr	r3, [r3, #0]
 8013d90:	6992      	ldr	r2, [r2, #24]
 8013d92:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013d94:	2300      	movs	r3, #0
 8013d96:	607b      	str	r3, [r7, #4]
 8013d98:	e00b      	b.n	8013db2 <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITAL_VALUE;
 8013d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8013dc4 <ResetFCnts+0x68>)
 8013d9c:	681a      	ldr	r2, [r3, #0]
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	3306      	adds	r3, #6
 8013da2:	009b      	lsls	r3, r3, #2
 8013da4:	4413      	add	r3, r2
 8013da6:	f04f 32ff 	mov.w	r2, #4294967295
 8013daa:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013dac:	687b      	ldr	r3, [r7, #4]
 8013dae:	3301      	adds	r3, #1
 8013db0:	607b      	str	r3, [r7, #4]
 8013db2:	687b      	ldr	r3, [r7, #4]
 8013db4:	2b00      	cmp	r3, #0
 8013db6:	ddf0      	ble.n	8013d9a <ResetFCnts+0x3e>
    }
}
 8013db8:	bf00      	nop
 8013dba:	bf00      	nop
 8013dbc:	370c      	adds	r7, #12
 8013dbe:	46bd      	mov	sp, r7
 8013dc0:	bc80      	pop	{r7}
 8013dc2:	4770      	bx	lr
 8013dc4:	20001be4 	.word	0x20001be4

08013dc8 <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 8013dc8:	b580      	push	{r7, lr}
 8013dca:	b082      	sub	sp, #8
 8013dcc:	af00      	add	r7, sp, #0
 8013dce:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	2b00      	cmp	r3, #0
 8013dd4:	d101      	bne.n	8013dda <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 8013dd6:	2308      	movs	r3, #8
 8013dd8:	e01c      	b.n	8013e14 <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 8013dda:	4a10      	ldr	r2, [pc, #64]	@ (8013e1c <LoRaMacCryptoInit+0x54>)
 8013ddc:	687b      	ldr	r3, [r7, #4]
 8013dde:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 8013de0:	4b0e      	ldr	r3, [pc, #56]	@ (8013e1c <LoRaMacCryptoInit+0x54>)
 8013de2:	681b      	ldr	r3, [r3, #0]
 8013de4:	2228      	movs	r2, #40	@ 0x28
 8013de6:	2100      	movs	r1, #0
 8013de8:	4618      	mov	r0, r3
 8013dea:	f003 f971 	bl	80170d0 <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 8013dee:	4b0b      	ldr	r3, [pc, #44]	@ (8013e1c <LoRaMacCryptoInit+0x54>)
 8013df0:	681b      	ldr	r3, [r3, #0]
 8013df2:	2201      	movs	r2, #1
 8013df4:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 8013df6:	4b09      	ldr	r3, [pc, #36]	@ (8013e1c <LoRaMacCryptoInit+0x54>)
 8013df8:	681b      	ldr	r3, [r3, #0]
 8013dfa:	2201      	movs	r2, #1
 8013dfc:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 8013dfe:	4b07      	ldr	r3, [pc, #28]	@ (8013e1c <LoRaMacCryptoInit+0x54>)
 8013e00:	681b      	ldr	r3, [r3, #0]
 8013e02:	2201      	movs	r2, #1
 8013e04:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 8013e06:	4b05      	ldr	r3, [pc, #20]	@ (8013e1c <LoRaMacCryptoInit+0x54>)
 8013e08:	681b      	ldr	r3, [r3, #0]
 8013e0a:	2200      	movs	r2, #0
 8013e0c:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8013e0e:	f7ff ffa5 	bl	8013d5c <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 8013e12:	2300      	movs	r3, #0
}
 8013e14:	4618      	mov	r0, r3
 8013e16:	3708      	adds	r7, #8
 8013e18:	46bd      	mov	sp, r7
 8013e1a:	bd80      	pop	{r7, pc}
 8013e1c:	20001be4 	.word	0x20001be4

08013e20 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8013e20:	b480      	push	{r7}
 8013e22:	b083      	sub	sp, #12
 8013e24:	af00      	add	r7, sp, #0
 8013e26:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 8013e28:	4b04      	ldr	r3, [pc, #16]	@ (8013e3c <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8013e2a:	681b      	ldr	r3, [r3, #0]
 8013e2c:	687a      	ldr	r2, [r7, #4]
 8013e2e:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8013e30:	2300      	movs	r3, #0
}
 8013e32:	4618      	mov	r0, r3
 8013e34:	370c      	adds	r7, #12
 8013e36:	46bd      	mov	sp, r7
 8013e38:	bc80      	pop	{r7}
 8013e3a:	4770      	bx	lr
 8013e3c:	20001be4 	.word	0x20001be4

08013e40 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8013e40:	b480      	push	{r7}
 8013e42:	b083      	sub	sp, #12
 8013e44:	af00      	add	r7, sp, #0
 8013e46:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8013e48:	687b      	ldr	r3, [r7, #4]
 8013e4a:	2b00      	cmp	r3, #0
 8013e4c:	d101      	bne.n	8013e52 <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013e4e:	2309      	movs	r3, #9
 8013e50:	e006      	b.n	8013e60 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 8013e52:	4b06      	ldr	r3, [pc, #24]	@ (8013e6c <LoRaMacCryptoGetFCntUp+0x2c>)
 8013e54:	681b      	ldr	r3, [r3, #0]
 8013e56:	68db      	ldr	r3, [r3, #12]
 8013e58:	1c5a      	adds	r2, r3, #1
 8013e5a:	687b      	ldr	r3, [r7, #4]
 8013e5c:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8013e5e:	2300      	movs	r3, #0
}
 8013e60:	4618      	mov	r0, r3
 8013e62:	370c      	adds	r7, #12
 8013e64:	46bd      	mov	sp, r7
 8013e66:	bc80      	pop	{r7}
 8013e68:	4770      	bx	lr
 8013e6a:	bf00      	nop
 8013e6c:	20001be4 	.word	0x20001be4

08013e70 <LoRaMacCryptoGetFCntDown>:

    return LORAMAC_CRYPTO_SUCCESS;
}
#elif (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000400 ))
LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint32_t frameFcnt, uint32_t* currentDown )
{
 8013e70:	b580      	push	{r7, lr}
 8013e72:	b088      	sub	sp, #32
 8013e74:	af00      	add	r7, sp, #0
 8013e76:	4603      	mov	r3, r0
 8013e78:	60b9      	str	r1, [r7, #8]
 8013e7a:	607a      	str	r2, [r7, #4]
 8013e7c:	73fb      	strb	r3, [r7, #15]
    uint32_t lastDown = 0;
 8013e7e:	2300      	movs	r3, #0
 8013e80:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 8013e82:	2300      	movs	r3, #0
 8013e84:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 8013e86:	2312      	movs	r3, #18
 8013e88:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 8013e8a:	687b      	ldr	r3, [r7, #4]
 8013e8c:	2b00      	cmp	r3, #0
 8013e8e:	d101      	bne.n	8013e94 <LoRaMacCryptoGetFCntDown+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013e90:	2309      	movs	r3, #9
 8013e92:	e035      	b.n	8013f00 <LoRaMacCryptoGetFCntDown+0x90>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8013e94:	f107 0214 	add.w	r2, r7, #20
 8013e98:	7bfb      	ldrb	r3, [r7, #15]
 8013e9a:	4611      	mov	r1, r2
 8013e9c:	4618      	mov	r0, r3
 8013e9e:	f7ff feb9 	bl	8013c14 <GetLastFcntDown>
 8013ea2:	4603      	mov	r3, r0
 8013ea4:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8013ea6:	7efb      	ldrb	r3, [r7, #27]
 8013ea8:	2b00      	cmp	r3, #0
 8013eaa:	d001      	beq.n	8013eb0 <LoRaMacCryptoGetFCntDown+0x40>
    {
        return cryptoStatus;
 8013eac:	7efb      	ldrb	r3, [r7, #27]
 8013eae:	e027      	b.n	8013f00 <LoRaMacCryptoGetFCntDown+0x90>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 8013eb0:	697b      	ldr	r3, [r7, #20]
 8013eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013eb6:	d103      	bne.n	8013ec0 <LoRaMacCryptoGetFCntDown+0x50>
    {
        *currentDown = frameFcnt;
 8013eb8:	687b      	ldr	r3, [r7, #4]
 8013eba:	68ba      	ldr	r2, [r7, #8]
 8013ebc:	601a      	str	r2, [r3, #0]
 8013ebe:	e01e      	b.n	8013efe <LoRaMacCryptoGetFCntDown+0x8e>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8013ec0:	697b      	ldr	r3, [r7, #20]
 8013ec2:	b29b      	uxth	r3, r3
 8013ec4:	68ba      	ldr	r2, [r7, #8]
 8013ec6:	1ad3      	subs	r3, r2, r3
 8013ec8:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 8013eca:	69fb      	ldr	r3, [r7, #28]
 8013ecc:	2b00      	cmp	r3, #0
 8013ece:	dd05      	ble.n	8013edc <LoRaMacCryptoGetFCntDown+0x6c>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8013ed0:	697a      	ldr	r2, [r7, #20]
 8013ed2:	69fb      	ldr	r3, [r7, #28]
 8013ed4:	441a      	add	r2, r3
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	601a      	str	r2, [r3, #0]
 8013eda:	e010      	b.n	8013efe <LoRaMacCryptoGetFCntDown+0x8e>
        }
        else if( fCntDiff == 0 )
 8013edc:	69fb      	ldr	r3, [r7, #28]
 8013ede:	2b00      	cmp	r3, #0
 8013ee0:	d104      	bne.n	8013eec <LoRaMacCryptoGetFCntDown+0x7c>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 8013ee2:	697a      	ldr	r2, [r7, #20]
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8013ee8:	2307      	movs	r3, #7
 8013eea:	e009      	b.n	8013f00 <LoRaMacCryptoGetFCntDown+0x90>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8013eec:	697b      	ldr	r3, [r7, #20]
 8013eee:	0c1b      	lsrs	r3, r3, #16
 8013ef0:	041b      	lsls	r3, r3, #16
 8013ef2:	68ba      	ldr	r2, [r7, #8]
 8013ef4:	4413      	add	r3, r2
 8013ef6:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 8013efa:	687b      	ldr	r3, [r7, #4]
 8013efc:	601a      	str	r2, [r3, #0]
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8013efe:	2300      	movs	r3, #0
}
 8013f00:	4618      	mov	r0, r3
 8013f02:	3720      	adds	r7, #32
 8013f04:	46bd      	mov	sp, r7
 8013f06:	bd80      	pop	{r7, pc}

08013f08 <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8013f08:	b480      	push	{r7}
 8013f0a:	b085      	sub	sp, #20
 8013f0c:	af00      	add	r7, sp, #0
 8013f0e:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	2b00      	cmp	r3, #0
 8013f14:	d101      	bne.n	8013f1a <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013f16:	2309      	movs	r3, #9
 8013f18:	e017      	b.n	8013f4a <LoRaMacCryptoSetMulticastReference+0x42>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013f1a:	2300      	movs	r3, #0
 8013f1c:	60fb      	str	r3, [r7, #12]
 8013f1e:	e010      	b.n	8013f42 <LoRaMacCryptoSetMulticastReference+0x3a>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 8013f20:	4b0c      	ldr	r3, [pc, #48]	@ (8013f54 <LoRaMacCryptoSetMulticastReference+0x4c>)
 8013f22:	6819      	ldr	r1, [r3, #0]
 8013f24:	68fb      	ldr	r3, [r7, #12]
 8013f26:	222c      	movs	r2, #44	@ 0x2c
 8013f28:	fb02 f303 	mul.w	r3, r2, r3
 8013f2c:	687a      	ldr	r2, [r7, #4]
 8013f2e:	4413      	add	r3, r2
 8013f30:	68fa      	ldr	r2, [r7, #12]
 8013f32:	3206      	adds	r2, #6
 8013f34:	0092      	lsls	r2, r2, #2
 8013f36:	440a      	add	r2, r1
 8013f38:	3204      	adds	r2, #4
 8013f3a:	621a      	str	r2, [r3, #32]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013f3c:	68fb      	ldr	r3, [r7, #12]
 8013f3e:	3301      	adds	r3, #1
 8013f40:	60fb      	str	r3, [r7, #12]
 8013f42:	68fb      	ldr	r3, [r7, #12]
 8013f44:	2b00      	cmp	r3, #0
 8013f46:	ddeb      	ble.n	8013f20 <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8013f48:	2300      	movs	r3, #0
}
 8013f4a:	4618      	mov	r0, r3
 8013f4c:	3714      	adds	r7, #20
 8013f4e:	46bd      	mov	sp, r7
 8013f50:	bc80      	pop	{r7}
 8013f52:	4770      	bx	lr
 8013f54:	20001be4 	.word	0x20001be4

08013f58 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8013f58:	b580      	push	{r7, lr}
 8013f5a:	b082      	sub	sp, #8
 8013f5c:	af00      	add	r7, sp, #0
 8013f5e:	4603      	mov	r3, r0
 8013f60:	6039      	str	r1, [r7, #0]
 8013f62:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8013f64:	79fb      	ldrb	r3, [r7, #7]
 8013f66:	6839      	ldr	r1, [r7, #0]
 8013f68:	4618      	mov	r0, r3
 8013f6a:	f7f8 f8a1 	bl	800c0b0 <SecureElementSetKey>
 8013f6e:	4603      	mov	r3, r0
 8013f70:	2b00      	cmp	r3, #0
 8013f72:	d001      	beq.n	8013f78 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013f74:	230e      	movs	r3, #14
 8013f76:	e018      	b.n	8013faa <LoRaMacCryptoSetKey+0x52>
    }
    if( keyID == APP_KEY )
 8013f78:	79fb      	ldrb	r3, [r7, #7]
 8013f7a:	2b00      	cmp	r3, #0
 8013f7c:	d114      	bne.n	8013fa8 <LoRaMacCryptoSetKey+0x50>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( CryptoNvm->LrWanVersion.Fields.Minor, keyID ) != LORAMAC_CRYPTO_SUCCESS )
 8013f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8013fb4 <LoRaMacCryptoSetKey+0x5c>)
 8013f80:	681b      	ldr	r3, [r3, #0]
 8013f82:	789b      	ldrb	r3, [r3, #2]
 8013f84:	79fa      	ldrb	r2, [r7, #7]
 8013f86:	4611      	mov	r1, r2
 8013f88:	4618      	mov	r0, r3
 8013f8a:	f000 fa35 	bl	80143f8 <LoRaMacCryptoDeriveMcRootKey>
 8013f8e:	4603      	mov	r3, r0
 8013f90:	2b00      	cmp	r3, #0
 8013f92:	d001      	beq.n	8013f98 <LoRaMacCryptoSetKey+0x40>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013f94:	230e      	movs	r3, #14
 8013f96:	e008      	b.n	8013faa <LoRaMacCryptoSetKey+0x52>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8013f98:	2004      	movs	r0, #4
 8013f9a:	f000 fa57 	bl	801444c <LoRaMacCryptoDeriveMcKEKey>
 8013f9e:	4603      	mov	r3, r0
 8013fa0:	2b00      	cmp	r3, #0
 8013fa2:	d001      	beq.n	8013fa8 <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8013fa4:	230e      	movs	r3, #14
 8013fa6:	e000      	b.n	8013faa <LoRaMacCryptoSetKey+0x52>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8013fa8:	2300      	movs	r3, #0
}
 8013faa:	4618      	mov	r0, r3
 8013fac:	3708      	adds	r7, #8
 8013fae:	46bd      	mov	sp, r7
 8013fb0:	bd80      	pop	{r7, pc}
 8013fb2:	bf00      	nop
 8013fb4:	20001be4 	.word	0x20001be4

08013fb8 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8013fb8:	b580      	push	{r7, lr}
 8013fba:	b086      	sub	sp, #24
 8013fbc:	af02      	add	r7, sp, #8
 8013fbe:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	2b00      	cmp	r3, #0
 8013fc4:	d101      	bne.n	8013fca <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013fc6:	2309      	movs	r3, #9
 8013fc8:	e02d      	b.n	8014026 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 8013fca:	2301      	movs	r3, #1
 8013fcc:	73fb      	strb	r3, [r7, #15]
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
    SecureElementRandomNumber( &devNonce );
    CryptoNvm->DevNonce = devNonce;
#else
    CryptoNvm->DevNonce++;
 8013fce:	4b18      	ldr	r3, [pc, #96]	@ (8014030 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8013fd0:	681b      	ldr	r3, [r3, #0]
 8013fd2:	889a      	ldrh	r2, [r3, #4]
 8013fd4:	3201      	adds	r2, #1
 8013fd6:	b292      	uxth	r2, r2
 8013fd8:	809a      	strh	r2, [r3, #4]
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 8013fda:	4b15      	ldr	r3, [pc, #84]	@ (8014030 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8013fdc:	681b      	ldr	r3, [r3, #0]
 8013fde:	889a      	ldrh	r2, [r3, #4]
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8013fe4:	6878      	ldr	r0, [r7, #4]
 8013fe6:	f000 fc10 	bl	801480a <LoRaMacSerializerJoinRequest>
 8013fea:	4603      	mov	r3, r0
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	d001      	beq.n	8013ff4 <LoRaMacCryptoPrepareJoinRequest+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8013ff0:	2310      	movs	r3, #16
 8013ff2:	e018      	b.n	8014026 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8013ff4:	687b      	ldr	r3, [r7, #4]
 8013ff6:	6819      	ldr	r1, [r3, #0]
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	3318      	adds	r3, #24
 8013ffc:	7bfa      	ldrb	r2, [r7, #15]
 8013ffe:	9300      	str	r3, [sp, #0]
 8014000:	4613      	mov	r3, r2
 8014002:	2213      	movs	r2, #19
 8014004:	2000      	movs	r0, #0
 8014006:	f7f8 f8b1 	bl	800c16c <SecureElementComputeAesCmac>
 801400a:	4603      	mov	r3, r0
 801400c:	2b00      	cmp	r3, #0
 801400e:	d001      	beq.n	8014014 <LoRaMacCryptoPrepareJoinRequest+0x5c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014010:	230e      	movs	r3, #14
 8014012:	e008      	b.n	8014026 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8014014:	6878      	ldr	r0, [r7, #4]
 8014016:	f000 fbf8 	bl	801480a <LoRaMacSerializerJoinRequest>
 801401a:	4603      	mov	r3, r0
 801401c:	2b00      	cmp	r3, #0
 801401e:	d001      	beq.n	8014024 <LoRaMacCryptoPrepareJoinRequest+0x6c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014020:	2310      	movs	r3, #16
 8014022:	e000      	b.n	8014026 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014024:	2300      	movs	r3, #0
}
 8014026:	4618      	mov	r0, r3
 8014028:	3710      	adds	r7, #16
 801402a:	46bd      	mov	sp, r7
 801402c:	bd80      	pop	{r7, pc}
 801402e:	bf00      	nop
 8014030:	20001be4 	.word	0x20001be4

08014034 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8014034:	b590      	push	{r4, r7, lr}
 8014036:	b097      	sub	sp, #92	@ 0x5c
 8014038:	af04      	add	r7, sp, #16
 801403a:	4603      	mov	r3, r0
 801403c:	60b9      	str	r1, [r7, #8]
 801403e:	607a      	str	r2, [r7, #4]
 8014040:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 8014042:	687b      	ldr	r3, [r7, #4]
 8014044:	2b00      	cmp	r3, #0
 8014046:	d002      	beq.n	801404e <LoRaMacCryptoHandleJoinAccept+0x1a>
 8014048:	68bb      	ldr	r3, [r7, #8]
 801404a:	2b00      	cmp	r3, #0
 801404c:	d101      	bne.n	8014052 <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801404e:	2309      	movs	r3, #9
 8014050:	e0bb      	b.n	80141ca <LoRaMacCryptoHandleJoinAccept+0x196>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8014052:	2312      	movs	r3, #18
 8014054:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8014058:	f107 0318 	add.w	r3, r7, #24
 801405c:	2221      	movs	r2, #33	@ 0x21
 801405e:	2100      	movs	r1, #0
 8014060:	4618      	mov	r0, r3
 8014062:	f008 fb24 	bl	801c6ae <memset>
    uint8_t versionMinor         = 0;
 8014066:	2300      	movs	r3, #0
 8014068:	75fb      	strb	r3, [r7, #23]
    uint16_t nonce               = CryptoNvm->DevNonce;
 801406a:	4b5a      	ldr	r3, [pc, #360]	@ (80141d4 <LoRaMacCryptoHandleJoinAccept+0x1a0>)
 801406c:	681b      	ldr	r3, [r3, #0]
 801406e:	889b      	ldrh	r3, [r3, #4]
 8014070:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 8014074:	687b      	ldr	r3, [r7, #4]
 8014076:	681c      	ldr	r4, [r3, #0]
 8014078:	687b      	ldr	r3, [r7, #4]
 801407a:	791b      	ldrb	r3, [r3, #4]
 801407c:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 8014080:	7bf8      	ldrb	r0, [r7, #15]
 8014082:	f107 0217 	add.w	r2, r7, #23
 8014086:	9202      	str	r2, [sp, #8]
 8014088:	f107 0218 	add.w	r2, r7, #24
 801408c:	9201      	str	r2, [sp, #4]
 801408e:	9300      	str	r3, [sp, #0]
 8014090:	4623      	mov	r3, r4
 8014092:	460a      	mov	r2, r1
 8014094:	68b9      	ldr	r1, [r7, #8]
 8014096:	f7f8 f95c 	bl	800c352 <SecureElementProcessJoinAccept>
 801409a:	4603      	mov	r3, r0
 801409c:	2b00      	cmp	r3, #0
 801409e:	d001      	beq.n	80140a4 <LoRaMacCryptoHandleJoinAccept+0x70>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80140a0:	230e      	movs	r3, #14
 80140a2:	e092      	b.n	80141ca <LoRaMacCryptoHandleJoinAccept+0x196>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 80140a4:	687b      	ldr	r3, [r7, #4]
 80140a6:	6818      	ldr	r0, [r3, #0]
 80140a8:	687b      	ldr	r3, [r7, #4]
 80140aa:	791b      	ldrb	r3, [r3, #4]
 80140ac:	461a      	mov	r2, r3
 80140ae:	f107 0318 	add.w	r3, r7, #24
 80140b2:	4619      	mov	r1, r3
 80140b4:	f002 ffd1 	bl	801705a <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80140b8:	6878      	ldr	r0, [r7, #4]
 80140ba:	f000 f9e9 	bl	8014490 <LoRaMacParserJoinAccept>
 80140be:	4603      	mov	r3, r0
 80140c0:	2b00      	cmp	r3, #0
 80140c2:	d001      	beq.n	80140c8 <LoRaMacCryptoHandleJoinAccept+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80140c4:	230f      	movs	r3, #15
 80140c6:	e080      	b.n	80141ca <LoRaMacCryptoHandleJoinAccept+0x196>
    }

    uint32_t currentJoinNonce;

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	799b      	ldrb	r3, [r3, #6]
 80140cc:	643b      	str	r3, [r7, #64]	@ 0x40
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 80140ce:	687b      	ldr	r3, [r7, #4]
 80140d0:	79db      	ldrb	r3, [r3, #7]
 80140d2:	021b      	lsls	r3, r3, #8
 80140d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80140d6:	4313      	orrs	r3, r2
 80140d8:	643b      	str	r3, [r7, #64]	@ 0x40
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 80140da:	687b      	ldr	r3, [r7, #4]
 80140dc:	7a1b      	ldrb	r3, [r3, #8]
 80140de:	041b      	lsls	r3, r3, #16
 80140e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80140e2:	4313      	orrs	r3, r2
 80140e4:	643b      	str	r3, [r7, #64]	@ 0x40
#if( USE_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    if( currentJoinNonce > CryptoNvm->JoinNonce )
#else
    // Check if the JoinNonce is different from the previous one
    if( currentJoinNonce != CryptoNvm->JoinNonce )
 80140e6:	4b3b      	ldr	r3, [pc, #236]	@ (80141d4 <LoRaMacCryptoHandleJoinAccept+0x1a0>)
 80140e8:	681b      	ldr	r3, [r3, #0]
 80140ea:	689b      	ldr	r3, [r3, #8]
 80140ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80140ee:	429a      	cmp	r2, r3
 80140f0:	d010      	beq.n	8014114 <LoRaMacCryptoHandleJoinAccept+0xe0>
#endif /* USE_JOIN_NONCE_COUNTER_CHECK */
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 80140f2:	4b38      	ldr	r3, [pc, #224]	@ (80141d4 <LoRaMacCryptoHandleJoinAccept+0x1a0>)
 80140f4:	681b      	ldr	r3, [r3, #0]
 80140f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80140f8:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveMcRootKey( versionMinor, APP_KEY );
 80140fa:	7dfb      	ldrb	r3, [r7, #23]
 80140fc:	2100      	movs	r1, #0
 80140fe:	4618      	mov	r0, r3
 8014100:	f000 f97a 	bl	80143f8 <LoRaMacCryptoDeriveMcRootKey>
 8014104:	4603      	mov	r3, r0
 8014106:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801410a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801410e:	2b00      	cmp	r3, #0
 8014110:	d005      	beq.n	801411e <LoRaMacCryptoHandleJoinAccept+0xea>
 8014112:	e001      	b.n	8014118 <LoRaMacCryptoHandleJoinAccept+0xe4>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 8014114:	2303      	movs	r3, #3
 8014116:	e058      	b.n	80141ca <LoRaMacCryptoHandleJoinAccept+0x196>
    {
        return retval;
 8014118:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801411c:	e055      	b.n	80141ca <LoRaMacCryptoHandleJoinAccept+0x196>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 801411e:	2004      	movs	r0, #4
 8014120:	f000 f994 	bl	801444c <LoRaMacCryptoDeriveMcKEKey>
 8014124:	4603      	mov	r3, r0
 8014126:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801412a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801412e:	2b00      	cmp	r3, #0
 8014130:	d002      	beq.n	8014138 <LoRaMacCryptoHandleJoinAccept+0x104>
    {
        return retval;
 8014132:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014136:	e048      	b.n	80141ca <LoRaMacCryptoHandleJoinAccept+0x196>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 8014138:	687b      	ldr	r3, [r7, #4]
 801413a:	7a5b      	ldrb	r3, [r3, #9]
 801413c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 801413e:	687b      	ldr	r3, [r7, #4]
 8014140:	7a9b      	ldrb	r3, [r3, #10]
 8014142:	021b      	lsls	r3, r3, #8
 8014144:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014146:	4313      	orrs	r3, r2
 8014148:	63fb      	str	r3, [r7, #60]	@ 0x3c
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 801414a:	687b      	ldr	r3, [r7, #4]
 801414c:	7adb      	ldrb	r3, [r3, #11]
 801414e:	041b      	lsls	r3, r3, #16
 8014150:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014152:	4313      	orrs	r3, r2
 8014154:	63fb      	str	r3, [r7, #60]	@ 0x3c

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 8014156:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801415a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801415c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801415e:	2003      	movs	r0, #3
 8014160:	f7ff fd0a 	bl	8013b78 <DeriveSessionKey10x>
 8014164:	4603      	mov	r3, r0
 8014166:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801416a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801416e:	2b00      	cmp	r3, #0
 8014170:	d002      	beq.n	8014178 <LoRaMacCryptoHandleJoinAccept+0x144>
        {
            return retval;
 8014172:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014176:	e028      	b.n	80141ca <LoRaMacCryptoHandleJoinAccept+0x196>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 8014178:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801417c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801417e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014180:	2002      	movs	r0, #2
 8014182:	f7ff fcf9 	bl	8013b78 <DeriveSessionKey10x>
 8014186:	4603      	mov	r3, r0
 8014188:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801418c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014190:	2b00      	cmp	r3, #0
 8014192:	d002      	beq.n	801419a <LoRaMacCryptoHandleJoinAccept+0x166>
        {
            return retval;
 8014194:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014198:	e017      	b.n	80141ca <LoRaMacCryptoHandleJoinAccept+0x196>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 801419a:	4b0e      	ldr	r3, [pc, #56]	@ (80141d4 <LoRaMacCryptoHandleJoinAccept+0x1a0>)
 801419c:	681b      	ldr	r3, [r3, #0]
 801419e:	7dfa      	ldrb	r2, [r7, #23]
 80141a0:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if( USE_LRWAN_1_1_X_CRYPTO == 1 )
    RJcount0 = 0;
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
    CryptoNvm->FCntList.FCntUp = 0;
 80141a2:	4b0c      	ldr	r3, [pc, #48]	@ (80141d4 <LoRaMacCryptoHandleJoinAccept+0x1a0>)
 80141a4:	681b      	ldr	r3, [r3, #0]
 80141a6:	2200      	movs	r2, #0
 80141a8:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 80141aa:	4b0a      	ldr	r3, [pc, #40]	@ (80141d4 <LoRaMacCryptoHandleJoinAccept+0x1a0>)
 80141ac:	681b      	ldr	r3, [r3, #0]
 80141ae:	f04f 32ff 	mov.w	r2, #4294967295
 80141b2:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 80141b4:	4b07      	ldr	r3, [pc, #28]	@ (80141d4 <LoRaMacCryptoHandleJoinAccept+0x1a0>)
 80141b6:	681b      	ldr	r3, [r3, #0]
 80141b8:	f04f 32ff 	mov.w	r2, #4294967295
 80141bc:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 80141be:	4b05      	ldr	r3, [pc, #20]	@ (80141d4 <LoRaMacCryptoHandleJoinAccept+0x1a0>)
 80141c0:	681b      	ldr	r3, [r3, #0]
 80141c2:	f04f 32ff 	mov.w	r2, #4294967295
 80141c6:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 80141c8:	2300      	movs	r3, #0
}
 80141ca:	4618      	mov	r0, r3
 80141cc:	374c      	adds	r7, #76	@ 0x4c
 80141ce:	46bd      	mov	sp, r7
 80141d0:	bd90      	pop	{r4, r7, pc}
 80141d2:	bf00      	nop
 80141d4:	20001be4 	.word	0x20001be4

080141d8 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 80141d8:	b590      	push	{r4, r7, lr}
 80141da:	b08b      	sub	sp, #44	@ 0x2c
 80141dc:	af04      	add	r7, sp, #16
 80141de:	60f8      	str	r0, [r7, #12]
 80141e0:	607b      	str	r3, [r7, #4]
 80141e2:	460b      	mov	r3, r1
 80141e4:	72fb      	strb	r3, [r7, #11]
 80141e6:	4613      	mov	r3, r2
 80141e8:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80141ea:	2312      	movs	r3, #18
 80141ec:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 80141ee:	2303      	movs	r3, #3
 80141f0:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 80141f2:	687b      	ldr	r3, [r7, #4]
 80141f4:	2b00      	cmp	r3, #0
 80141f6:	d101      	bne.n	80141fc <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80141f8:	2309      	movs	r3, #9
 80141fa:	e05e      	b.n	80142ba <LoRaMacCryptoSecureMessage+0xe2>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 80141fc:	4b31      	ldr	r3, [pc, #196]	@ (80142c4 <LoRaMacCryptoSecureMessage+0xec>)
 80141fe:	681b      	ldr	r3, [r3, #0]
 8014200:	68db      	ldr	r3, [r3, #12]
 8014202:	68fa      	ldr	r2, [r7, #12]
 8014204:	429a      	cmp	r2, r3
 8014206:	d201      	bcs.n	801420c <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8014208:	2306      	movs	r3, #6
 801420a:	e056      	b.n	80142ba <LoRaMacCryptoSecureMessage+0xe2>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 801420c:	687b      	ldr	r3, [r7, #4]
 801420e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014212:	2b00      	cmp	r3, #0
 8014214:	d101      	bne.n	801421a <LoRaMacCryptoSecureMessage+0x42>
        // Use network session key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8014216:	2302      	movs	r3, #2
 8014218:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 801421a:	4b2a      	ldr	r3, [pc, #168]	@ (80142c4 <LoRaMacCryptoSecureMessage+0xec>)
 801421c:	681b      	ldr	r3, [r3, #0]
 801421e:	68db      	ldr	r3, [r3, #12]
 8014220:	68fa      	ldr	r2, [r7, #12]
 8014222:	429a      	cmp	r2, r3
 8014224:	d916      	bls.n	8014254 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8014226:	687b      	ldr	r3, [r7, #4]
 8014228:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801422a:	687b      	ldr	r3, [r7, #4]
 801422c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014230:	b219      	sxth	r1, r3
 8014232:	687b      	ldr	r3, [r7, #4]
 8014234:	689c      	ldr	r4, [r3, #8]
 8014236:	7dfa      	ldrb	r2, [r7, #23]
 8014238:	68fb      	ldr	r3, [r7, #12]
 801423a:	9301      	str	r3, [sp, #4]
 801423c:	2300      	movs	r3, #0
 801423e:	9300      	str	r3, [sp, #0]
 8014240:	4623      	mov	r3, r4
 8014242:	f7ff faa7 	bl	8013794 <PayloadEncrypt>
 8014246:	4603      	mov	r3, r0
 8014248:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801424a:	7dbb      	ldrb	r3, [r7, #22]
 801424c:	2b00      	cmp	r3, #0
 801424e:	d001      	beq.n	8014254 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8014250:	7dbb      	ldrb	r3, [r7, #22]
 8014252:	e032      	b.n	80142ba <LoRaMacCryptoSecureMessage+0xe2>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8014254:	6878      	ldr	r0, [r7, #4]
 8014256:	f000 fb5a 	bl	801490e <LoRaMacSerializerData>
 801425a:	4603      	mov	r3, r0
 801425c:	2b00      	cmp	r3, #0
 801425e:	d001      	beq.n	8014264 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014260:	2310      	movs	r3, #16
 8014262:	e02a      	b.n	80142ba <LoRaMacCryptoSecureMessage+0xe2>
        // Use network session key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8014264:	2302      	movs	r3, #2
 8014266:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8014268:	687b      	ldr	r3, [r7, #4]
 801426a:	6818      	ldr	r0, [r3, #0]
 801426c:	687b      	ldr	r3, [r7, #4]
 801426e:	791b      	ldrb	r3, [r3, #4]
 8014270:	3b04      	subs	r3, #4
 8014272:	b299      	uxth	r1, r3
 8014274:	687b      	ldr	r3, [r7, #4]
 8014276:	689b      	ldr	r3, [r3, #8]
 8014278:	687a      	ldr	r2, [r7, #4]
 801427a:	322c      	adds	r2, #44	@ 0x2c
 801427c:	7dfc      	ldrb	r4, [r7, #23]
 801427e:	9203      	str	r2, [sp, #12]
 8014280:	68fa      	ldr	r2, [r7, #12]
 8014282:	9202      	str	r2, [sp, #8]
 8014284:	9301      	str	r3, [sp, #4]
 8014286:	2300      	movs	r3, #0
 8014288:	9300      	str	r3, [sp, #0]
 801428a:	2300      	movs	r3, #0
 801428c:	4622      	mov	r2, r4
 801428e:	f7ff fb80 	bl	8013992 <ComputeCmacB0>
 8014292:	4603      	mov	r3, r0
 8014294:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014296:	7dbb      	ldrb	r3, [r7, #22]
 8014298:	2b00      	cmp	r3, #0
 801429a:	d001      	beq.n	80142a0 <LoRaMacCryptoSecureMessage+0xc8>
        {
            return retval;
 801429c:	7dbb      	ldrb	r3, [r7, #22]
 801429e:	e00c      	b.n	80142ba <LoRaMacCryptoSecureMessage+0xe2>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80142a0:	6878      	ldr	r0, [r7, #4]
 80142a2:	f000 fb34 	bl	801490e <LoRaMacSerializerData>
 80142a6:	4603      	mov	r3, r0
 80142a8:	2b00      	cmp	r3, #0
 80142aa:	d001      	beq.n	80142b0 <LoRaMacCryptoSecureMessage+0xd8>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80142ac:	2310      	movs	r3, #16
 80142ae:	e004      	b.n	80142ba <LoRaMacCryptoSecureMessage+0xe2>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 80142b0:	4b04      	ldr	r3, [pc, #16]	@ (80142c4 <LoRaMacCryptoSecureMessage+0xec>)
 80142b2:	681b      	ldr	r3, [r3, #0]
 80142b4:	68fa      	ldr	r2, [r7, #12]
 80142b6:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 80142b8:	2300      	movs	r3, #0
}
 80142ba:	4618      	mov	r0, r3
 80142bc:	371c      	adds	r7, #28
 80142be:	46bd      	mov	sp, r7
 80142c0:	bd90      	pop	{r4, r7, pc}
 80142c2:	bf00      	nop
 80142c4:	20001be4 	.word	0x20001be4

080142c8 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 80142c8:	b590      	push	{r4, r7, lr}
 80142ca:	b08b      	sub	sp, #44	@ 0x2c
 80142cc:	af04      	add	r7, sp, #16
 80142ce:	60b9      	str	r1, [r7, #8]
 80142d0:	607b      	str	r3, [r7, #4]
 80142d2:	4603      	mov	r3, r0
 80142d4:	73fb      	strb	r3, [r7, #15]
 80142d6:	4613      	mov	r3, r2
 80142d8:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 80142da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80142dc:	2b00      	cmp	r3, #0
 80142de:	d101      	bne.n	80142e4 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80142e0:	2309      	movs	r3, #9
 80142e2:	e083      	b.n	80143ec <LoRaMacCryptoUnsecureMessage+0x124>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 80142e4:	7bbb      	ldrb	r3, [r7, #14]
 80142e6:	6879      	ldr	r1, [r7, #4]
 80142e8:	4618      	mov	r0, r3
 80142ea:	f7ff fce1 	bl	8013cb0 <CheckFCntDown>
 80142ee:	4603      	mov	r3, r0
 80142f0:	f083 0301 	eor.w	r3, r3, #1
 80142f4:	b2db      	uxtb	r3, r3
 80142f6:	2b00      	cmp	r3, #0
 80142f8:	d001      	beq.n	80142fe <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 80142fa:	2306      	movs	r3, #6
 80142fc:	e076      	b.n	80143ec <LoRaMacCryptoUnsecureMessage+0x124>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80142fe:	2312      	movs	r3, #18
 8014300:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8014302:	2303      	movs	r3, #3
 8014304:	75fb      	strb	r3, [r7, #23]
    /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8014306:	2302      	movs	r3, #2
 8014308:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    /* ST_WORKAROUND_END */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 801430a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801430c:	f000 f98b 	bl	8014626 <LoRaMacParserData>
 8014310:	4603      	mov	r3, r0
 8014312:	2b00      	cmp	r3, #0
 8014314:	d001      	beq.n	801431a <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8014316:	230f      	movs	r3, #15
 8014318:	e068      	b.n	80143ec <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 801431a:	f107 0210 	add.w	r2, r7, #16
 801431e:	7bfb      	ldrb	r3, [r7, #15]
 8014320:	4611      	mov	r1, r2
 8014322:	4618      	mov	r0, r3
 8014324:	f7ff fc02 	bl	8013b2c <GetKeyAddrItem>
 8014328:	4603      	mov	r3, r0
 801432a:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801432c:	7d7b      	ldrb	r3, [r7, #21]
 801432e:	2b00      	cmp	r3, #0
 8014330:	d001      	beq.n	8014336 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8014332:	7d7b      	ldrb	r3, [r7, #21]
 8014334:	e05a      	b.n	80143ec <LoRaMacCryptoUnsecureMessage+0x124>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8014336:	693b      	ldr	r3, [r7, #16]
 8014338:	785b      	ldrb	r3, [r3, #1]
 801433a:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 801433c:	693b      	ldr	r3, [r7, #16]
 801433e:	789b      	ldrb	r3, [r3, #2]
 8014340:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8014342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014344:	689b      	ldr	r3, [r3, #8]
 8014346:	68ba      	ldr	r2, [r7, #8]
 8014348:	429a      	cmp	r2, r3
 801434a:	d001      	beq.n	8014350 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 801434c:	2302      	movs	r3, #2
 801434e:	e04d      	b.n	80143ec <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8014350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014352:	7b1b      	ldrb	r3, [r3, #12]
 8014354:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8014358:	b2db      	uxtb	r3, r3
 801435a:	2b00      	cmp	r3, #0
 801435c:	bf14      	ite	ne
 801435e:	2301      	movne	r3, #1
 8014360:	2300      	moveq	r3, #0
 8014362:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8014364:	4b23      	ldr	r3, [pc, #140]	@ (80143f4 <LoRaMacCryptoUnsecureMessage+0x12c>)
 8014366:	681b      	ldr	r3, [r3, #0]
 8014368:	789b      	ldrb	r3, [r3, #2]
 801436a:	2b00      	cmp	r3, #0
 801436c:	d101      	bne.n	8014372 <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 801436e:	2300      	movs	r3, #0
 8014370:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8014372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014374:	6818      	ldr	r0, [r3, #0]
 8014376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014378:	791b      	ldrb	r3, [r3, #4]
 801437a:	3b04      	subs	r3, #4
 801437c:	b299      	uxth	r1, r3
 801437e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014382:	7dbc      	ldrb	r4, [r7, #22]
 8014384:	7d3a      	ldrb	r2, [r7, #20]
 8014386:	9303      	str	r3, [sp, #12]
 8014388:	687b      	ldr	r3, [r7, #4]
 801438a:	9302      	str	r3, [sp, #8]
 801438c:	68bb      	ldr	r3, [r7, #8]
 801438e:	9301      	str	r3, [sp, #4]
 8014390:	2301      	movs	r3, #1
 8014392:	9300      	str	r3, [sp, #0]
 8014394:	4623      	mov	r3, r4
 8014396:	f7ff fb3a 	bl	8013a0e <VerifyCmacB0>
 801439a:	4603      	mov	r3, r0
 801439c:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801439e:	7d7b      	ldrb	r3, [r7, #21]
 80143a0:	2b00      	cmp	r3, #0
 80143a2:	d001      	beq.n	80143a8 <LoRaMacCryptoUnsecureMessage+0xe0>
    {
        return retval;
 80143a4:	7d7b      	ldrb	r3, [r7, #21]
 80143a6:	e021      	b.n	80143ec <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 80143a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80143ae:	2b00      	cmp	r3, #0
 80143b0:	d101      	bne.n	80143b6 <LoRaMacCryptoUnsecureMessage+0xee>
        // Use network session encryption key
        /* ST_WORKAROUND_BEGIN: integrate 1.1.x keys only if required */
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 80143b2:	2302      	movs	r3, #2
 80143b4:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        /* ST_WORKAROUND_END */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 80143b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143b8:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80143ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80143c0:	b219      	sxth	r1, r3
 80143c2:	7dfa      	ldrb	r2, [r7, #23]
 80143c4:	687b      	ldr	r3, [r7, #4]
 80143c6:	9301      	str	r3, [sp, #4]
 80143c8:	2301      	movs	r3, #1
 80143ca:	9300      	str	r3, [sp, #0]
 80143cc:	68bb      	ldr	r3, [r7, #8]
 80143ce:	f7ff f9e1 	bl	8013794 <PayloadEncrypt>
 80143d2:	4603      	mov	r3, r0
 80143d4:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80143d6:	7d7b      	ldrb	r3, [r7, #21]
 80143d8:	2b00      	cmp	r3, #0
 80143da:	d001      	beq.n	80143e0 <LoRaMacCryptoUnsecureMessage+0x118>
    {
        return retval;
 80143dc:	7d7b      	ldrb	r3, [r7, #21]
 80143de:	e005      	b.n	80143ec <LoRaMacCryptoUnsecureMessage+0x124>
            }
        }
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 80143e0:	7bbb      	ldrb	r3, [r7, #14]
 80143e2:	6879      	ldr	r1, [r7, #4]
 80143e4:	4618      	mov	r0, r3
 80143e6:	f7ff fc87 	bl	8013cf8 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 80143ea:	2300      	movs	r3, #0
}
 80143ec:	4618      	mov	r0, r3
 80143ee:	371c      	adds	r7, #28
 80143f0:	46bd      	mov	sp, r7
 80143f2:	bd90      	pop	{r4, r7, pc}
 80143f4:	20001be4 	.word	0x20001be4

080143f8 <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 80143f8:	b580      	push	{r7, lr}
 80143fa:	b086      	sub	sp, #24
 80143fc:	af00      	add	r7, sp, #0
 80143fe:	4603      	mov	r3, r0
 8014400:	460a      	mov	r2, r1
 8014402:	71fb      	strb	r3, [r7, #7]
 8014404:	4613      	mov	r3, r2
 8014406:	71bb      	strb	r3, [r7, #6]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 8014408:	79bb      	ldrb	r3, [r7, #6]
 801440a:	2b00      	cmp	r3, #0
 801440c:	d001      	beq.n	8014412 <LoRaMacCryptoDeriveMcRootKey+0x1a>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801440e:	230a      	movs	r3, #10
 8014410:	e018      	b.n	8014444 <LoRaMacCryptoDeriveMcRootKey+0x4c>
    }
    uint8_t compBase[16] = { 0 };
 8014412:	f107 0308 	add.w	r3, r7, #8
 8014416:	2200      	movs	r2, #0
 8014418:	601a      	str	r2, [r3, #0]
 801441a:	605a      	str	r2, [r3, #4]
 801441c:	609a      	str	r2, [r3, #8]
 801441e:	60da      	str	r2, [r3, #12]

    if( versionMinor == 1 )
 8014420:	79fb      	ldrb	r3, [r7, #7]
 8014422:	2b01      	cmp	r3, #1
 8014424:	d101      	bne.n	801442a <LoRaMacCryptoDeriveMcRootKey+0x32>
    {
        compBase[0] = 0x20;
 8014426:	2320      	movs	r3, #32
 8014428:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 801442a:	79b9      	ldrb	r1, [r7, #6]
 801442c:	f107 0308 	add.w	r3, r7, #8
 8014430:	2204      	movs	r2, #4
 8014432:	4618      	mov	r0, r3
 8014434:	f7f7 ff4e 	bl	800c2d4 <SecureElementDeriveAndStoreKey>
 8014438:	4603      	mov	r3, r0
 801443a:	2b00      	cmp	r3, #0
 801443c:	d001      	beq.n	8014442 <LoRaMacCryptoDeriveMcRootKey+0x4a>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801443e:	230e      	movs	r3, #14
 8014440:	e000      	b.n	8014444 <LoRaMacCryptoDeriveMcRootKey+0x4c>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014442:	2300      	movs	r3, #0
}
 8014444:	4618      	mov	r0, r3
 8014446:	3718      	adds	r7, #24
 8014448:	46bd      	mov	sp, r7
 801444a:	bd80      	pop	{r7, pc}

0801444c <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 801444c:	b580      	push	{r7, lr}
 801444e:	b086      	sub	sp, #24
 8014450:	af00      	add	r7, sp, #0
 8014452:	4603      	mov	r3, r0
 8014454:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 8014456:	79fb      	ldrb	r3, [r7, #7]
 8014458:	2b04      	cmp	r3, #4
 801445a:	d001      	beq.n	8014460 <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801445c:	230a      	movs	r3, #10
 801445e:	e013      	b.n	8014488 <LoRaMacCryptoDeriveMcKEKey+0x3c>
    }
    uint8_t compBase[16] = { 0 };
 8014460:	f107 0308 	add.w	r3, r7, #8
 8014464:	2200      	movs	r2, #0
 8014466:	601a      	str	r2, [r3, #0]
 8014468:	605a      	str	r2, [r3, #4]
 801446a:	609a      	str	r2, [r3, #8]
 801446c:	60da      	str	r2, [r3, #12]

    if( SecureElementDeriveAndStoreKey( compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 801446e:	79f9      	ldrb	r1, [r7, #7]
 8014470:	f107 0308 	add.w	r3, r7, #8
 8014474:	227f      	movs	r2, #127	@ 0x7f
 8014476:	4618      	mov	r0, r3
 8014478:	f7f7 ff2c 	bl	800c2d4 <SecureElementDeriveAndStoreKey>
 801447c:	4603      	mov	r3, r0
 801447e:	2b00      	cmp	r3, #0
 8014480:	d001      	beq.n	8014486 <LoRaMacCryptoDeriveMcKEKey+0x3a>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014482:	230e      	movs	r3, #14
 8014484:	e000      	b.n	8014488 <LoRaMacCryptoDeriveMcKEKey+0x3c>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014486:	2300      	movs	r3, #0
}
 8014488:	4618      	mov	r0, r3
 801448a:	3718      	adds	r7, #24
 801448c:	46bd      	mov	sp, r7
 801448e:	bd80      	pop	{r7, pc}

08014490 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8014490:	b580      	push	{r7, lr}
 8014492:	b084      	sub	sp, #16
 8014494:	af00      	add	r7, sp, #0
 8014496:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014498:	687b      	ldr	r3, [r7, #4]
 801449a:	2b00      	cmp	r3, #0
 801449c:	d003      	beq.n	80144a6 <LoRaMacParserJoinAccept+0x16>
 801449e:	687b      	ldr	r3, [r7, #4]
 80144a0:	681b      	ldr	r3, [r3, #0]
 80144a2:	2b00      	cmp	r3, #0
 80144a4:	d101      	bne.n	80144aa <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 80144a6:	2302      	movs	r3, #2
 80144a8:	e0b9      	b.n	801461e <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 80144aa:	2300      	movs	r3, #0
 80144ac:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 80144ae:	687b      	ldr	r3, [r7, #4]
 80144b0:	681a      	ldr	r2, [r3, #0]
 80144b2:	89fb      	ldrh	r3, [r7, #14]
 80144b4:	1c59      	adds	r1, r3, #1
 80144b6:	81f9      	strh	r1, [r7, #14]
 80144b8:	4413      	add	r3, r2
 80144ba:	781a      	ldrb	r2, [r3, #0]
 80144bc:	687b      	ldr	r3, [r7, #4]
 80144be:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 80144c0:	687b      	ldr	r3, [r7, #4]
 80144c2:	1d98      	adds	r0, r3, #6
 80144c4:	687b      	ldr	r3, [r7, #4]
 80144c6:	681a      	ldr	r2, [r3, #0]
 80144c8:	89fb      	ldrh	r3, [r7, #14]
 80144ca:	4413      	add	r3, r2
 80144cc:	2203      	movs	r2, #3
 80144ce:	4619      	mov	r1, r3
 80144d0:	f002 fdc3 	bl	801705a <memcpy1>
    bufItr = bufItr + 3;
 80144d4:	89fb      	ldrh	r3, [r7, #14]
 80144d6:	3303      	adds	r3, #3
 80144d8:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 80144da:	687b      	ldr	r3, [r7, #4]
 80144dc:	f103 0009 	add.w	r0, r3, #9
 80144e0:	687b      	ldr	r3, [r7, #4]
 80144e2:	681a      	ldr	r2, [r3, #0]
 80144e4:	89fb      	ldrh	r3, [r7, #14]
 80144e6:	4413      	add	r3, r2
 80144e8:	2203      	movs	r2, #3
 80144ea:	4619      	mov	r1, r3
 80144ec:	f002 fdb5 	bl	801705a <memcpy1>
    bufItr = bufItr + 3;
 80144f0:	89fb      	ldrh	r3, [r7, #14]
 80144f2:	3303      	adds	r3, #3
 80144f4:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 80144f6:	687b      	ldr	r3, [r7, #4]
 80144f8:	681a      	ldr	r2, [r3, #0]
 80144fa:	89fb      	ldrh	r3, [r7, #14]
 80144fc:	1c59      	adds	r1, r3, #1
 80144fe:	81f9      	strh	r1, [r7, #14]
 8014500:	4413      	add	r3, r2
 8014502:	781b      	ldrb	r3, [r3, #0]
 8014504:	461a      	mov	r2, r3
 8014506:	687b      	ldr	r3, [r7, #4]
 8014508:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801450a:	687b      	ldr	r3, [r7, #4]
 801450c:	681a      	ldr	r2, [r3, #0]
 801450e:	89fb      	ldrh	r3, [r7, #14]
 8014510:	1c59      	adds	r1, r3, #1
 8014512:	81f9      	strh	r1, [r7, #14]
 8014514:	4413      	add	r3, r2
 8014516:	781b      	ldrb	r3, [r3, #0]
 8014518:	021a      	lsls	r2, r3, #8
 801451a:	687b      	ldr	r3, [r7, #4]
 801451c:	68db      	ldr	r3, [r3, #12]
 801451e:	431a      	orrs	r2, r3
 8014520:	687b      	ldr	r3, [r7, #4]
 8014522:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8014524:	687b      	ldr	r3, [r7, #4]
 8014526:	681a      	ldr	r2, [r3, #0]
 8014528:	89fb      	ldrh	r3, [r7, #14]
 801452a:	1c59      	adds	r1, r3, #1
 801452c:	81f9      	strh	r1, [r7, #14]
 801452e:	4413      	add	r3, r2
 8014530:	781b      	ldrb	r3, [r3, #0]
 8014532:	041a      	lsls	r2, r3, #16
 8014534:	687b      	ldr	r3, [r7, #4]
 8014536:	68db      	ldr	r3, [r3, #12]
 8014538:	431a      	orrs	r2, r3
 801453a:	687b      	ldr	r3, [r7, #4]
 801453c:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 801453e:	687b      	ldr	r3, [r7, #4]
 8014540:	681a      	ldr	r2, [r3, #0]
 8014542:	89fb      	ldrh	r3, [r7, #14]
 8014544:	1c59      	adds	r1, r3, #1
 8014546:	81f9      	strh	r1, [r7, #14]
 8014548:	4413      	add	r3, r2
 801454a:	781b      	ldrb	r3, [r3, #0]
 801454c:	061a      	lsls	r2, r3, #24
 801454e:	687b      	ldr	r3, [r7, #4]
 8014550:	68db      	ldr	r3, [r3, #12]
 8014552:	431a      	orrs	r2, r3
 8014554:	687b      	ldr	r3, [r7, #4]
 8014556:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8014558:	687b      	ldr	r3, [r7, #4]
 801455a:	681a      	ldr	r2, [r3, #0]
 801455c:	89fb      	ldrh	r3, [r7, #14]
 801455e:	1c59      	adds	r1, r3, #1
 8014560:	81f9      	strh	r1, [r7, #14]
 8014562:	4413      	add	r3, r2
 8014564:	781a      	ldrb	r2, [r3, #0]
 8014566:	687b      	ldr	r3, [r7, #4]
 8014568:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 801456a:	687b      	ldr	r3, [r7, #4]
 801456c:	681a      	ldr	r2, [r3, #0]
 801456e:	89fb      	ldrh	r3, [r7, #14]
 8014570:	1c59      	adds	r1, r3, #1
 8014572:	81f9      	strh	r1, [r7, #14]
 8014574:	4413      	add	r3, r2
 8014576:	781a      	ldrb	r2, [r3, #0]
 8014578:	687b      	ldr	r3, [r7, #4]
 801457a:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 801457c:	687b      	ldr	r3, [r7, #4]
 801457e:	791b      	ldrb	r3, [r3, #4]
 8014580:	1f1a      	subs	r2, r3, #4
 8014582:	89fb      	ldrh	r3, [r7, #14]
 8014584:	1ad3      	subs	r3, r2, r3
 8014586:	2b10      	cmp	r3, #16
 8014588:	d10e      	bne.n	80145a8 <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 801458a:	687b      	ldr	r3, [r7, #4]
 801458c:	f103 0012 	add.w	r0, r3, #18
 8014590:	687b      	ldr	r3, [r7, #4]
 8014592:	681a      	ldr	r2, [r3, #0]
 8014594:	89fb      	ldrh	r3, [r7, #14]
 8014596:	4413      	add	r3, r2
 8014598:	2210      	movs	r2, #16
 801459a:	4619      	mov	r1, r3
 801459c:	f002 fd5d 	bl	801705a <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 80145a0:	89fb      	ldrh	r3, [r7, #14]
 80145a2:	3310      	adds	r3, #16
 80145a4:	81fb      	strh	r3, [r7, #14]
 80145a6:	e008      	b.n	80145ba <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 80145a8:	687b      	ldr	r3, [r7, #4]
 80145aa:	791b      	ldrb	r3, [r3, #4]
 80145ac:	1f1a      	subs	r2, r3, #4
 80145ae:	89fb      	ldrh	r3, [r7, #14]
 80145b0:	1ad3      	subs	r3, r2, r3
 80145b2:	2b00      	cmp	r3, #0
 80145b4:	dd01      	ble.n	80145ba <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 80145b6:	2301      	movs	r3, #1
 80145b8:	e031      	b.n	801461e <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 80145ba:	687b      	ldr	r3, [r7, #4]
 80145bc:	681a      	ldr	r2, [r3, #0]
 80145be:	89fb      	ldrh	r3, [r7, #14]
 80145c0:	1c59      	adds	r1, r3, #1
 80145c2:	81f9      	strh	r1, [r7, #14]
 80145c4:	4413      	add	r3, r2
 80145c6:	781b      	ldrb	r3, [r3, #0]
 80145c8:	461a      	mov	r2, r3
 80145ca:	687b      	ldr	r3, [r7, #4]
 80145cc:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80145ce:	687b      	ldr	r3, [r7, #4]
 80145d0:	681a      	ldr	r2, [r3, #0]
 80145d2:	89fb      	ldrh	r3, [r7, #14]
 80145d4:	1c59      	adds	r1, r3, #1
 80145d6:	81f9      	strh	r1, [r7, #14]
 80145d8:	4413      	add	r3, r2
 80145da:	781b      	ldrb	r3, [r3, #0]
 80145dc:	021a      	lsls	r2, r3, #8
 80145de:	687b      	ldr	r3, [r7, #4]
 80145e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80145e2:	431a      	orrs	r2, r3
 80145e4:	687b      	ldr	r3, [r7, #4]
 80145e6:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80145e8:	687b      	ldr	r3, [r7, #4]
 80145ea:	681a      	ldr	r2, [r3, #0]
 80145ec:	89fb      	ldrh	r3, [r7, #14]
 80145ee:	1c59      	adds	r1, r3, #1
 80145f0:	81f9      	strh	r1, [r7, #14]
 80145f2:	4413      	add	r3, r2
 80145f4:	781b      	ldrb	r3, [r3, #0]
 80145f6:	041a      	lsls	r2, r3, #16
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80145fc:	431a      	orrs	r2, r3
 80145fe:	687b      	ldr	r3, [r7, #4]
 8014600:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8014602:	687b      	ldr	r3, [r7, #4]
 8014604:	681a      	ldr	r2, [r3, #0]
 8014606:	89fb      	ldrh	r3, [r7, #14]
 8014608:	1c59      	adds	r1, r3, #1
 801460a:	81f9      	strh	r1, [r7, #14]
 801460c:	4413      	add	r3, r2
 801460e:	781b      	ldrb	r3, [r3, #0]
 8014610:	061a      	lsls	r2, r3, #24
 8014612:	687b      	ldr	r3, [r7, #4]
 8014614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014616:	431a      	orrs	r2, r3
 8014618:	687b      	ldr	r3, [r7, #4]
 801461a:	625a      	str	r2, [r3, #36]	@ 0x24

    return LORAMAC_PARSER_SUCCESS;
 801461c:	2300      	movs	r3, #0
}
 801461e:	4618      	mov	r0, r3
 8014620:	3710      	adds	r7, #16
 8014622:	46bd      	mov	sp, r7
 8014624:	bd80      	pop	{r7, pc}

08014626 <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 8014626:	b580      	push	{r7, lr}
 8014628:	b084      	sub	sp, #16
 801462a:	af00      	add	r7, sp, #0
 801462c:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	2b00      	cmp	r3, #0
 8014632:	d003      	beq.n	801463c <LoRaMacParserData+0x16>
 8014634:	687b      	ldr	r3, [r7, #4]
 8014636:	681b      	ldr	r3, [r3, #0]
 8014638:	2b00      	cmp	r3, #0
 801463a:	d101      	bne.n	8014640 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 801463c:	2302      	movs	r3, #2
 801463e:	e0e0      	b.n	8014802 <LoRaMacParserData+0x1dc>
    }

    uint16_t bufItr = 0;
 8014640:	2300      	movs	r3, #0
 8014642:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	681a      	ldr	r2, [r3, #0]
 8014648:	89fb      	ldrh	r3, [r7, #14]
 801464a:	1c59      	adds	r1, r3, #1
 801464c:	81f9      	strh	r1, [r7, #14]
 801464e:	4413      	add	r3, r2
 8014650:	781a      	ldrb	r2, [r3, #0]
 8014652:	687b      	ldr	r3, [r7, #4]
 8014654:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 8014656:	687b      	ldr	r3, [r7, #4]
 8014658:	681a      	ldr	r2, [r3, #0]
 801465a:	89fb      	ldrh	r3, [r7, #14]
 801465c:	1c59      	adds	r1, r3, #1
 801465e:	81f9      	strh	r1, [r7, #14]
 8014660:	4413      	add	r3, r2
 8014662:	781b      	ldrb	r3, [r3, #0]
 8014664:	461a      	mov	r2, r3
 8014666:	687b      	ldr	r3, [r7, #4]
 8014668:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801466a:	687b      	ldr	r3, [r7, #4]
 801466c:	681a      	ldr	r2, [r3, #0]
 801466e:	89fb      	ldrh	r3, [r7, #14]
 8014670:	1c59      	adds	r1, r3, #1
 8014672:	81f9      	strh	r1, [r7, #14]
 8014674:	4413      	add	r3, r2
 8014676:	781b      	ldrb	r3, [r3, #0]
 8014678:	021a      	lsls	r2, r3, #8
 801467a:	687b      	ldr	r3, [r7, #4]
 801467c:	689b      	ldr	r3, [r3, #8]
 801467e:	431a      	orrs	r2, r3
 8014680:	687b      	ldr	r3, [r7, #4]
 8014682:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8014684:	687b      	ldr	r3, [r7, #4]
 8014686:	681a      	ldr	r2, [r3, #0]
 8014688:	89fb      	ldrh	r3, [r7, #14]
 801468a:	1c59      	adds	r1, r3, #1
 801468c:	81f9      	strh	r1, [r7, #14]
 801468e:	4413      	add	r3, r2
 8014690:	781b      	ldrb	r3, [r3, #0]
 8014692:	041a      	lsls	r2, r3, #16
 8014694:	687b      	ldr	r3, [r7, #4]
 8014696:	689b      	ldr	r3, [r3, #8]
 8014698:	431a      	orrs	r2, r3
 801469a:	687b      	ldr	r3, [r7, #4]
 801469c:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 801469e:	687b      	ldr	r3, [r7, #4]
 80146a0:	681a      	ldr	r2, [r3, #0]
 80146a2:	89fb      	ldrh	r3, [r7, #14]
 80146a4:	1c59      	adds	r1, r3, #1
 80146a6:	81f9      	strh	r1, [r7, #14]
 80146a8:	4413      	add	r3, r2
 80146aa:	781b      	ldrb	r3, [r3, #0]
 80146ac:	061a      	lsls	r2, r3, #24
 80146ae:	687b      	ldr	r3, [r7, #4]
 80146b0:	689b      	ldr	r3, [r3, #8]
 80146b2:	431a      	orrs	r2, r3
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 80146b8:	687b      	ldr	r3, [r7, #4]
 80146ba:	681a      	ldr	r2, [r3, #0]
 80146bc:	89fb      	ldrh	r3, [r7, #14]
 80146be:	1c59      	adds	r1, r3, #1
 80146c0:	81f9      	strh	r1, [r7, #14]
 80146c2:	4413      	add	r3, r2
 80146c4:	781a      	ldrb	r2, [r3, #0]
 80146c6:	687b      	ldr	r3, [r7, #4]
 80146c8:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 80146ca:	687b      	ldr	r3, [r7, #4]
 80146cc:	681a      	ldr	r2, [r3, #0]
 80146ce:	89fb      	ldrh	r3, [r7, #14]
 80146d0:	1c59      	adds	r1, r3, #1
 80146d2:	81f9      	strh	r1, [r7, #14]
 80146d4:	4413      	add	r3, r2
 80146d6:	781b      	ldrb	r3, [r3, #0]
 80146d8:	461a      	mov	r2, r3
 80146da:	687b      	ldr	r3, [r7, #4]
 80146dc:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 80146de:	687b      	ldr	r3, [r7, #4]
 80146e0:	681a      	ldr	r2, [r3, #0]
 80146e2:	89fb      	ldrh	r3, [r7, #14]
 80146e4:	1c59      	adds	r1, r3, #1
 80146e6:	81f9      	strh	r1, [r7, #14]
 80146e8:	4413      	add	r3, r2
 80146ea:	781b      	ldrb	r3, [r3, #0]
 80146ec:	0219      	lsls	r1, r3, #8
 80146ee:	687b      	ldr	r3, [r7, #4]
 80146f0:	89db      	ldrh	r3, [r3, #14]
 80146f2:	b21a      	sxth	r2, r3
 80146f4:	b20b      	sxth	r3, r1
 80146f6:	4313      	orrs	r3, r2
 80146f8:	b21b      	sxth	r3, r3
 80146fa:	b29a      	uxth	r2, r3
 80146fc:	687b      	ldr	r3, [r7, #4]
 80146fe:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8014700:	687b      	ldr	r3, [r7, #4]
 8014702:	f103 0010 	add.w	r0, r3, #16
 8014706:	687b      	ldr	r3, [r7, #4]
 8014708:	681a      	ldr	r2, [r3, #0]
 801470a:	89fb      	ldrh	r3, [r7, #14]
 801470c:	18d1      	adds	r1, r2, r3
 801470e:	687b      	ldr	r3, [r7, #4]
 8014710:	7b1b      	ldrb	r3, [r3, #12]
 8014712:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014716:	b2db      	uxtb	r3, r3
 8014718:	461a      	mov	r2, r3
 801471a:	f002 fc9e 	bl	801705a <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 801471e:	687b      	ldr	r3, [r7, #4]
 8014720:	7b1b      	ldrb	r3, [r3, #12]
 8014722:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014726:	b2db      	uxtb	r3, r3
 8014728:	461a      	mov	r2, r3
 801472a:	89fb      	ldrh	r3, [r7, #14]
 801472c:	4413      	add	r3, r2
 801472e:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8014730:	687b      	ldr	r3, [r7, #4]
 8014732:	2200      	movs	r2, #0
 8014734:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 8014738:	687b      	ldr	r3, [r7, #4]
 801473a:	2200      	movs	r2, #0
 801473c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8014740:	687b      	ldr	r3, [r7, #4]
 8014742:	791b      	ldrb	r3, [r3, #4]
 8014744:	461a      	mov	r2, r3
 8014746:	89fb      	ldrh	r3, [r7, #14]
 8014748:	1ad3      	subs	r3, r2, r3
 801474a:	2b04      	cmp	r3, #4
 801474c:	dd27      	ble.n	801479e <LoRaMacParserData+0x178>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 801474e:	687b      	ldr	r3, [r7, #4]
 8014750:	681a      	ldr	r2, [r3, #0]
 8014752:	89fb      	ldrh	r3, [r7, #14]
 8014754:	1c59      	adds	r1, r3, #1
 8014756:	81f9      	strh	r1, [r7, #14]
 8014758:	4413      	add	r3, r2
 801475a:	781a      	ldrb	r2, [r3, #0]
 801475c:	687b      	ldr	r3, [r7, #4]
 801475e:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	791a      	ldrb	r2, [r3, #4]
 8014766:	89fb      	ldrh	r3, [r7, #14]
 8014768:	b2db      	uxtb	r3, r3
 801476a:	1ad3      	subs	r3, r2, r3
 801476c:	b2db      	uxtb	r3, r3
 801476e:	3b04      	subs	r3, #4
 8014770:	b2da      	uxtb	r2, r3
 8014772:	687b      	ldr	r3, [r7, #4]
 8014774:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 8014778:	687b      	ldr	r3, [r7, #4]
 801477a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801477c:	687b      	ldr	r3, [r7, #4]
 801477e:	681a      	ldr	r2, [r3, #0]
 8014780:	89fb      	ldrh	r3, [r7, #14]
 8014782:	18d1      	adds	r1, r2, r3
 8014784:	687b      	ldr	r3, [r7, #4]
 8014786:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801478a:	461a      	mov	r2, r3
 801478c:	f002 fc65 	bl	801705a <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8014790:	687b      	ldr	r3, [r7, #4]
 8014792:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014796:	461a      	mov	r2, r3
 8014798:	89fb      	ldrh	r3, [r7, #14]
 801479a:	4413      	add	r3, r2
 801479c:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 801479e:	687b      	ldr	r3, [r7, #4]
 80147a0:	681a      	ldr	r2, [r3, #0]
 80147a2:	687b      	ldr	r3, [r7, #4]
 80147a4:	791b      	ldrb	r3, [r3, #4]
 80147a6:	3b04      	subs	r3, #4
 80147a8:	4413      	add	r3, r2
 80147aa:	781b      	ldrb	r3, [r3, #0]
 80147ac:	461a      	mov	r2, r3
 80147ae:	687b      	ldr	r3, [r7, #4]
 80147b0:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 80147b2:	687b      	ldr	r3, [r7, #4]
 80147b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80147b6:	687b      	ldr	r3, [r7, #4]
 80147b8:	6819      	ldr	r1, [r3, #0]
 80147ba:	687b      	ldr	r3, [r7, #4]
 80147bc:	791b      	ldrb	r3, [r3, #4]
 80147be:	3b03      	subs	r3, #3
 80147c0:	440b      	add	r3, r1
 80147c2:	781b      	ldrb	r3, [r3, #0]
 80147c4:	021b      	lsls	r3, r3, #8
 80147c6:	431a      	orrs	r2, r3
 80147c8:	687b      	ldr	r3, [r7, #4]
 80147ca:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	6819      	ldr	r1, [r3, #0]
 80147d4:	687b      	ldr	r3, [r7, #4]
 80147d6:	791b      	ldrb	r3, [r3, #4]
 80147d8:	3b02      	subs	r3, #2
 80147da:	440b      	add	r3, r1
 80147dc:	781b      	ldrb	r3, [r3, #0]
 80147de:	041b      	lsls	r3, r3, #16
 80147e0:	431a      	orrs	r2, r3
 80147e2:	687b      	ldr	r3, [r7, #4]
 80147e4:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80147ea:	687b      	ldr	r3, [r7, #4]
 80147ec:	6819      	ldr	r1, [r3, #0]
 80147ee:	687b      	ldr	r3, [r7, #4]
 80147f0:	791b      	ldrb	r3, [r3, #4]
 80147f2:	3b01      	subs	r3, #1
 80147f4:	440b      	add	r3, r1
 80147f6:	781b      	ldrb	r3, [r3, #0]
 80147f8:	061b      	lsls	r3, r3, #24
 80147fa:	431a      	orrs	r2, r3
 80147fc:	687b      	ldr	r3, [r7, #4]
 80147fe:	62da      	str	r2, [r3, #44]	@ 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8014800:	2300      	movs	r3, #0
}
 8014802:	4618      	mov	r0, r3
 8014804:	3710      	adds	r7, #16
 8014806:	46bd      	mov	sp, r7
 8014808:	bd80      	pop	{r7, pc}

0801480a <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 801480a:	b580      	push	{r7, lr}
 801480c:	b084      	sub	sp, #16
 801480e:	af00      	add	r7, sp, #0
 8014810:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014812:	687b      	ldr	r3, [r7, #4]
 8014814:	2b00      	cmp	r3, #0
 8014816:	d003      	beq.n	8014820 <LoRaMacSerializerJoinRequest+0x16>
 8014818:	687b      	ldr	r3, [r7, #4]
 801481a:	681b      	ldr	r3, [r3, #0]
 801481c:	2b00      	cmp	r3, #0
 801481e:	d101      	bne.n	8014824 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8014820:	2301      	movs	r3, #1
 8014822:	e070      	b.n	8014906 <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 8014824:	2300      	movs	r3, #0
 8014826:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8014828:	687b      	ldr	r3, [r7, #4]
 801482a:	791b      	ldrb	r3, [r3, #4]
 801482c:	2b16      	cmp	r3, #22
 801482e:	d801      	bhi.n	8014834 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8014830:	2302      	movs	r3, #2
 8014832:	e068      	b.n	8014906 <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8014834:	687b      	ldr	r3, [r7, #4]
 8014836:	681a      	ldr	r2, [r3, #0]
 8014838:	89fb      	ldrh	r3, [r7, #14]
 801483a:	1c59      	adds	r1, r3, #1
 801483c:	81f9      	strh	r1, [r7, #14]
 801483e:	4413      	add	r3, r2
 8014840:	687a      	ldr	r2, [r7, #4]
 8014842:	7952      	ldrb	r2, [r2, #5]
 8014844:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	681a      	ldr	r2, [r3, #0]
 801484a:	89fb      	ldrh	r3, [r7, #14]
 801484c:	18d0      	adds	r0, r2, r3
 801484e:	687b      	ldr	r3, [r7, #4]
 8014850:	3306      	adds	r3, #6
 8014852:	2208      	movs	r2, #8
 8014854:	4619      	mov	r1, r3
 8014856:	f002 fc1b 	bl	8017090 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 801485a:	89fb      	ldrh	r3, [r7, #14]
 801485c:	3308      	adds	r3, #8
 801485e:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8014860:	687b      	ldr	r3, [r7, #4]
 8014862:	681a      	ldr	r2, [r3, #0]
 8014864:	89fb      	ldrh	r3, [r7, #14]
 8014866:	18d0      	adds	r0, r2, r3
 8014868:	687b      	ldr	r3, [r7, #4]
 801486a:	330e      	adds	r3, #14
 801486c:	2208      	movs	r2, #8
 801486e:	4619      	mov	r1, r3
 8014870:	f002 fc0e 	bl	8017090 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 8014874:	89fb      	ldrh	r3, [r7, #14]
 8014876:	3308      	adds	r3, #8
 8014878:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 801487a:	687b      	ldr	r3, [r7, #4]
 801487c:	8ad9      	ldrh	r1, [r3, #22]
 801487e:	687b      	ldr	r3, [r7, #4]
 8014880:	681a      	ldr	r2, [r3, #0]
 8014882:	89fb      	ldrh	r3, [r7, #14]
 8014884:	1c58      	adds	r0, r3, #1
 8014886:	81f8      	strh	r0, [r7, #14]
 8014888:	4413      	add	r3, r2
 801488a:	b2ca      	uxtb	r2, r1
 801488c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 801488e:	687b      	ldr	r3, [r7, #4]
 8014890:	8adb      	ldrh	r3, [r3, #22]
 8014892:	0a1b      	lsrs	r3, r3, #8
 8014894:	b299      	uxth	r1, r3
 8014896:	687b      	ldr	r3, [r7, #4]
 8014898:	681a      	ldr	r2, [r3, #0]
 801489a:	89fb      	ldrh	r3, [r7, #14]
 801489c:	1c58      	adds	r0, r3, #1
 801489e:	81f8      	strh	r0, [r7, #14]
 80148a0:	4413      	add	r3, r2
 80148a2:	b2ca      	uxtb	r2, r1
 80148a4:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 80148a6:	687b      	ldr	r3, [r7, #4]
 80148a8:	6999      	ldr	r1, [r3, #24]
 80148aa:	687b      	ldr	r3, [r7, #4]
 80148ac:	681a      	ldr	r2, [r3, #0]
 80148ae:	89fb      	ldrh	r3, [r7, #14]
 80148b0:	1c58      	adds	r0, r3, #1
 80148b2:	81f8      	strh	r0, [r7, #14]
 80148b4:	4413      	add	r3, r2
 80148b6:	b2ca      	uxtb	r2, r1
 80148b8:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 80148ba:	687b      	ldr	r3, [r7, #4]
 80148bc:	699b      	ldr	r3, [r3, #24]
 80148be:	0a19      	lsrs	r1, r3, #8
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	681a      	ldr	r2, [r3, #0]
 80148c4:	89fb      	ldrh	r3, [r7, #14]
 80148c6:	1c58      	adds	r0, r3, #1
 80148c8:	81f8      	strh	r0, [r7, #14]
 80148ca:	4413      	add	r3, r2
 80148cc:	b2ca      	uxtb	r2, r1
 80148ce:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 80148d0:	687b      	ldr	r3, [r7, #4]
 80148d2:	699b      	ldr	r3, [r3, #24]
 80148d4:	0c19      	lsrs	r1, r3, #16
 80148d6:	687b      	ldr	r3, [r7, #4]
 80148d8:	681a      	ldr	r2, [r3, #0]
 80148da:	89fb      	ldrh	r3, [r7, #14]
 80148dc:	1c58      	adds	r0, r3, #1
 80148de:	81f8      	strh	r0, [r7, #14]
 80148e0:	4413      	add	r3, r2
 80148e2:	b2ca      	uxtb	r2, r1
 80148e4:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 80148e6:	687b      	ldr	r3, [r7, #4]
 80148e8:	699b      	ldr	r3, [r3, #24]
 80148ea:	0e19      	lsrs	r1, r3, #24
 80148ec:	687b      	ldr	r3, [r7, #4]
 80148ee:	681a      	ldr	r2, [r3, #0]
 80148f0:	89fb      	ldrh	r3, [r7, #14]
 80148f2:	1c58      	adds	r0, r3, #1
 80148f4:	81f8      	strh	r0, [r7, #14]
 80148f6:	4413      	add	r3, r2
 80148f8:	b2ca      	uxtb	r2, r1
 80148fa:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 80148fc:	89fb      	ldrh	r3, [r7, #14]
 80148fe:	b2da      	uxtb	r2, r3
 8014900:	687b      	ldr	r3, [r7, #4]
 8014902:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8014904:	2300      	movs	r3, #0
}
 8014906:	4618      	mov	r0, r3
 8014908:	3710      	adds	r7, #16
 801490a:	46bd      	mov	sp, r7
 801490c:	bd80      	pop	{r7, pc}

0801490e <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 801490e:	b580      	push	{r7, lr}
 8014910:	b084      	sub	sp, #16
 8014912:	af00      	add	r7, sp, #0
 8014914:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014916:	687b      	ldr	r3, [r7, #4]
 8014918:	2b00      	cmp	r3, #0
 801491a:	d003      	beq.n	8014924 <LoRaMacSerializerData+0x16>
 801491c:	687b      	ldr	r3, [r7, #4]
 801491e:	681b      	ldr	r3, [r3, #0]
 8014920:	2b00      	cmp	r3, #0
 8014922:	d101      	bne.n	8014928 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8014924:	2301      	movs	r3, #1
 8014926:	e0e3      	b.n	8014af0 <LoRaMacSerializerData+0x1e2>
    }

    uint16_t bufItr = 0;
 8014928:	2300      	movs	r3, #0
 801492a:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 801492c:	2308      	movs	r3, #8
 801492e:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8014930:	687b      	ldr	r3, [r7, #4]
 8014932:	7b1b      	ldrb	r3, [r3, #12]
 8014934:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014938:	b2db      	uxtb	r3, r3
 801493a:	461a      	mov	r2, r3
 801493c:	89bb      	ldrh	r3, [r7, #12]
 801493e:	4413      	add	r3, r2
 8014940:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 8014942:	687b      	ldr	r3, [r7, #4]
 8014944:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014948:	2b00      	cmp	r3, #0
 801494a:	d002      	beq.n	8014952 <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 801494c:	89bb      	ldrh	r3, [r7, #12]
 801494e:	3301      	adds	r3, #1
 8014950:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8014952:	687b      	ldr	r3, [r7, #4]
 8014954:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014958:	461a      	mov	r2, r3
 801495a:	89bb      	ldrh	r3, [r7, #12]
 801495c:	4413      	add	r3, r2
 801495e:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8014960:	89bb      	ldrh	r3, [r7, #12]
 8014962:	3304      	adds	r3, #4
 8014964:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 8014966:	687b      	ldr	r3, [r7, #4]
 8014968:	791b      	ldrb	r3, [r3, #4]
 801496a:	461a      	mov	r2, r3
 801496c:	89bb      	ldrh	r3, [r7, #12]
 801496e:	4293      	cmp	r3, r2
 8014970:	d901      	bls.n	8014976 <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8014972:	2302      	movs	r3, #2
 8014974:	e0bc      	b.n	8014af0 <LoRaMacSerializerData+0x1e2>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8014976:	687b      	ldr	r3, [r7, #4]
 8014978:	681a      	ldr	r2, [r3, #0]
 801497a:	89fb      	ldrh	r3, [r7, #14]
 801497c:	1c59      	adds	r1, r3, #1
 801497e:	81f9      	strh	r1, [r7, #14]
 8014980:	4413      	add	r3, r2
 8014982:	687a      	ldr	r2, [r7, #4]
 8014984:	7952      	ldrb	r2, [r2, #5]
 8014986:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8014988:	687b      	ldr	r3, [r7, #4]
 801498a:	6899      	ldr	r1, [r3, #8]
 801498c:	687b      	ldr	r3, [r7, #4]
 801498e:	681a      	ldr	r2, [r3, #0]
 8014990:	89fb      	ldrh	r3, [r7, #14]
 8014992:	1c58      	adds	r0, r3, #1
 8014994:	81f8      	strh	r0, [r7, #14]
 8014996:	4413      	add	r3, r2
 8014998:	b2ca      	uxtb	r2, r1
 801499a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 801499c:	687b      	ldr	r3, [r7, #4]
 801499e:	689b      	ldr	r3, [r3, #8]
 80149a0:	0a19      	lsrs	r1, r3, #8
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	681a      	ldr	r2, [r3, #0]
 80149a6:	89fb      	ldrh	r3, [r7, #14]
 80149a8:	1c58      	adds	r0, r3, #1
 80149aa:	81f8      	strh	r0, [r7, #14]
 80149ac:	4413      	add	r3, r2
 80149ae:	b2ca      	uxtb	r2, r1
 80149b0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	689b      	ldr	r3, [r3, #8]
 80149b6:	0c19      	lsrs	r1, r3, #16
 80149b8:	687b      	ldr	r3, [r7, #4]
 80149ba:	681a      	ldr	r2, [r3, #0]
 80149bc:	89fb      	ldrh	r3, [r7, #14]
 80149be:	1c58      	adds	r0, r3, #1
 80149c0:	81f8      	strh	r0, [r7, #14]
 80149c2:	4413      	add	r3, r2
 80149c4:	b2ca      	uxtb	r2, r1
 80149c6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	689b      	ldr	r3, [r3, #8]
 80149cc:	0e19      	lsrs	r1, r3, #24
 80149ce:	687b      	ldr	r3, [r7, #4]
 80149d0:	681a      	ldr	r2, [r3, #0]
 80149d2:	89fb      	ldrh	r3, [r7, #14]
 80149d4:	1c58      	adds	r0, r3, #1
 80149d6:	81f8      	strh	r0, [r7, #14]
 80149d8:	4413      	add	r3, r2
 80149da:	b2ca      	uxtb	r2, r1
 80149dc:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 80149de:	687b      	ldr	r3, [r7, #4]
 80149e0:	681a      	ldr	r2, [r3, #0]
 80149e2:	89fb      	ldrh	r3, [r7, #14]
 80149e4:	1c59      	adds	r1, r3, #1
 80149e6:	81f9      	strh	r1, [r7, #14]
 80149e8:	4413      	add	r3, r2
 80149ea:	687a      	ldr	r2, [r7, #4]
 80149ec:	7b12      	ldrb	r2, [r2, #12]
 80149ee:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 80149f0:	687b      	ldr	r3, [r7, #4]
 80149f2:	89d9      	ldrh	r1, [r3, #14]
 80149f4:	687b      	ldr	r3, [r7, #4]
 80149f6:	681a      	ldr	r2, [r3, #0]
 80149f8:	89fb      	ldrh	r3, [r7, #14]
 80149fa:	1c58      	adds	r0, r3, #1
 80149fc:	81f8      	strh	r0, [r7, #14]
 80149fe:	4413      	add	r3, r2
 8014a00:	b2ca      	uxtb	r2, r1
 8014a02:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 8014a04:	687b      	ldr	r3, [r7, #4]
 8014a06:	89db      	ldrh	r3, [r3, #14]
 8014a08:	0a1b      	lsrs	r3, r3, #8
 8014a0a:	b299      	uxth	r1, r3
 8014a0c:	687b      	ldr	r3, [r7, #4]
 8014a0e:	681a      	ldr	r2, [r3, #0]
 8014a10:	89fb      	ldrh	r3, [r7, #14]
 8014a12:	1c58      	adds	r0, r3, #1
 8014a14:	81f8      	strh	r0, [r7, #14]
 8014a16:	4413      	add	r3, r2
 8014a18:	b2ca      	uxtb	r2, r1
 8014a1a:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8014a1c:	687b      	ldr	r3, [r7, #4]
 8014a1e:	681a      	ldr	r2, [r3, #0]
 8014a20:	89fb      	ldrh	r3, [r7, #14]
 8014a22:	18d0      	adds	r0, r2, r3
 8014a24:	687b      	ldr	r3, [r7, #4]
 8014a26:	f103 0110 	add.w	r1, r3, #16
 8014a2a:	687b      	ldr	r3, [r7, #4]
 8014a2c:	7b1b      	ldrb	r3, [r3, #12]
 8014a2e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014a32:	b2db      	uxtb	r3, r3
 8014a34:	461a      	mov	r2, r3
 8014a36:	f002 fb10 	bl	801705a <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8014a3a:	687b      	ldr	r3, [r7, #4]
 8014a3c:	7b1b      	ldrb	r3, [r3, #12]
 8014a3e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8014a42:	b2db      	uxtb	r3, r3
 8014a44:	461a      	mov	r2, r3
 8014a46:	89fb      	ldrh	r3, [r7, #14]
 8014a48:	4413      	add	r3, r2
 8014a4a:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014a52:	2b00      	cmp	r3, #0
 8014a54:	d009      	beq.n	8014a6a <LoRaMacSerializerData+0x15c>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 8014a56:	687b      	ldr	r3, [r7, #4]
 8014a58:	681a      	ldr	r2, [r3, #0]
 8014a5a:	89fb      	ldrh	r3, [r7, #14]
 8014a5c:	1c59      	adds	r1, r3, #1
 8014a5e:	81f9      	strh	r1, [r7, #14]
 8014a60:	4413      	add	r3, r2
 8014a62:	687a      	ldr	r2, [r7, #4]
 8014a64:	f892 2020 	ldrb.w	r2, [r2, #32]
 8014a68:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 8014a6a:	687b      	ldr	r3, [r7, #4]
 8014a6c:	681a      	ldr	r2, [r3, #0]
 8014a6e:	89fb      	ldrh	r3, [r7, #14]
 8014a70:	18d0      	adds	r0, r2, r3
 8014a72:	687b      	ldr	r3, [r7, #4]
 8014a74:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8014a76:	687b      	ldr	r3, [r7, #4]
 8014a78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014a7c:	461a      	mov	r2, r3
 8014a7e:	f002 faec 	bl	801705a <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8014a82:	687b      	ldr	r3, [r7, #4]
 8014a84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014a88:	461a      	mov	r2, r3
 8014a8a:	89fb      	ldrh	r3, [r7, #14]
 8014a8c:	4413      	add	r3, r2
 8014a8e:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8014a90:	687b      	ldr	r3, [r7, #4]
 8014a92:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8014a94:	687b      	ldr	r3, [r7, #4]
 8014a96:	681a      	ldr	r2, [r3, #0]
 8014a98:	89fb      	ldrh	r3, [r7, #14]
 8014a9a:	1c58      	adds	r0, r3, #1
 8014a9c:	81f8      	strh	r0, [r7, #14]
 8014a9e:	4413      	add	r3, r2
 8014aa0:	b2ca      	uxtb	r2, r1
 8014aa2:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8014aa4:	687b      	ldr	r3, [r7, #4]
 8014aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014aa8:	0a19      	lsrs	r1, r3, #8
 8014aaa:	687b      	ldr	r3, [r7, #4]
 8014aac:	681a      	ldr	r2, [r3, #0]
 8014aae:	89fb      	ldrh	r3, [r7, #14]
 8014ab0:	1c58      	adds	r0, r3, #1
 8014ab2:	81f8      	strh	r0, [r7, #14]
 8014ab4:	4413      	add	r3, r2
 8014ab6:	b2ca      	uxtb	r2, r1
 8014ab8:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8014aba:	687b      	ldr	r3, [r7, #4]
 8014abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014abe:	0c19      	lsrs	r1, r3, #16
 8014ac0:	687b      	ldr	r3, [r7, #4]
 8014ac2:	681a      	ldr	r2, [r3, #0]
 8014ac4:	89fb      	ldrh	r3, [r7, #14]
 8014ac6:	1c58      	adds	r0, r3, #1
 8014ac8:	81f8      	strh	r0, [r7, #14]
 8014aca:	4413      	add	r3, r2
 8014acc:	b2ca      	uxtb	r2, r1
 8014ace:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8014ad0:	687b      	ldr	r3, [r7, #4]
 8014ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014ad4:	0e19      	lsrs	r1, r3, #24
 8014ad6:	687b      	ldr	r3, [r7, #4]
 8014ad8:	681a      	ldr	r2, [r3, #0]
 8014ada:	89fb      	ldrh	r3, [r7, #14]
 8014adc:	1c58      	adds	r0, r3, #1
 8014ade:	81f8      	strh	r0, [r7, #14]
 8014ae0:	4413      	add	r3, r2
 8014ae2:	b2ca      	uxtb	r2, r1
 8014ae4:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8014ae6:	89fb      	ldrh	r3, [r7, #14]
 8014ae8:	b2da      	uxtb	r2, r3
 8014aea:	687b      	ldr	r3, [r7, #4]
 8014aec:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8014aee:	2300      	movs	r3, #0
}
 8014af0:	4618      	mov	r0, r3
 8014af2:	3710      	adds	r7, #16
 8014af4:	46bd      	mov	sp, r7
 8014af6:	bd80      	pop	{r7, pc}

08014af8 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8014af8:	b480      	push	{r7}
 8014afa:	b083      	sub	sp, #12
 8014afc:	af00      	add	r7, sp, #0
 8014afe:	4603      	mov	r3, r0
 8014b00:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014b02:	79fb      	ldrb	r3, [r7, #7]
 8014b04:	2b00      	cmp	r3, #0
 8014b06:	d101      	bne.n	8014b0c <RegionIsActive+0x14>
    {
        AS923_IS_ACTIVE( );
 8014b08:	2301      	movs	r3, #1
 8014b0a:	e000      	b.n	8014b0e <RegionIsActive+0x16>
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 8014b0c:	2300      	movs	r3, #0
        }
    }
}
 8014b0e:	4618      	mov	r0, r3
 8014b10:	370c      	adds	r7, #12
 8014b12:	46bd      	mov	sp, r7
 8014b14:	bc80      	pop	{r7}
 8014b16:	4770      	bx	lr

08014b18 <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 8014b18:	b580      	push	{r7, lr}
 8014b1a:	b084      	sub	sp, #16
 8014b1c:	af00      	add	r7, sp, #0
 8014b1e:	4603      	mov	r3, r0
 8014b20:	6039      	str	r1, [r7, #0]
 8014b22:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 8014b24:	2300      	movs	r3, #0
 8014b26:	60bb      	str	r3, [r7, #8]
    switch( region )
 8014b28:	79fb      	ldrb	r3, [r7, #7]
 8014b2a:	2b00      	cmp	r3, #0
 8014b2c:	d105      	bne.n	8014b3a <RegionGetPhyParam+0x22>
    {
        AS923_GET_PHY_PARAM( );
 8014b2e:	6838      	ldr	r0, [r7, #0]
 8014b30:	f000 f9ec 	bl	8014f0c <RegionAS923GetPhyParam>
 8014b34:	4603      	mov	r3, r0
 8014b36:	60fb      	str	r3, [r7, #12]
 8014b38:	e001      	b.n	8014b3e <RegionGetPhyParam+0x26>
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 8014b3a:	68bb      	ldr	r3, [r7, #8]
 8014b3c:	60fb      	str	r3, [r7, #12]
        }
    }
}
 8014b3e:	68fb      	ldr	r3, [r7, #12]
 8014b40:	4618      	mov	r0, r3
 8014b42:	3710      	adds	r7, #16
 8014b44:	46bd      	mov	sp, r7
 8014b46:	bd80      	pop	{r7, pc}

08014b48 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 8014b48:	b580      	push	{r7, lr}
 8014b4a:	b082      	sub	sp, #8
 8014b4c:	af00      	add	r7, sp, #0
 8014b4e:	4603      	mov	r3, r0
 8014b50:	6039      	str	r1, [r7, #0]
 8014b52:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014b54:	79fb      	ldrb	r3, [r7, #7]
 8014b56:	2b00      	cmp	r3, #0
 8014b58:	d103      	bne.n	8014b62 <RegionSetBandTxDone+0x1a>
    {
        AS923_SET_BAND_TX_DONE( );
 8014b5a:	6838      	ldr	r0, [r7, #0]
 8014b5c:	f000 fb4c 	bl	80151f8 <RegionAS923SetBandTxDone>
 8014b60:	e000      	b.n	8014b64 <RegionSetBandTxDone+0x1c>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8014b62:	bf00      	nop
        }
    }
}
 8014b64:	3708      	adds	r7, #8
 8014b66:	46bd      	mov	sp, r7
 8014b68:	bd80      	pop	{r7, pc}

08014b6a <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 8014b6a:	b580      	push	{r7, lr}
 8014b6c:	b082      	sub	sp, #8
 8014b6e:	af00      	add	r7, sp, #0
 8014b70:	4603      	mov	r3, r0
 8014b72:	6039      	str	r1, [r7, #0]
 8014b74:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014b76:	79fb      	ldrb	r3, [r7, #7]
 8014b78:	2b00      	cmp	r3, #0
 8014b7a:	d103      	bne.n	8014b84 <RegionInitDefaults+0x1a>
    {
        AS923_INIT_DEFAULTS( );
 8014b7c:	6838      	ldr	r0, [r7, #0]
 8014b7e:	f000 fb67 	bl	8015250 <RegionAS923InitDefaults>
 8014b82:	e000      	b.n	8014b86 <RegionInitDefaults+0x1c>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8014b84:	bf00      	nop
        }
    }
}
 8014b86:	bf00      	nop
 8014b88:	3708      	adds	r7, #8
 8014b8a:	46bd      	mov	sp, r7
 8014b8c:	bd80      	pop	{r7, pc}

08014b8e <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8014b8e:	b580      	push	{r7, lr}
 8014b90:	b082      	sub	sp, #8
 8014b92:	af00      	add	r7, sp, #0
 8014b94:	4603      	mov	r3, r0
 8014b96:	6039      	str	r1, [r7, #0]
 8014b98:	71fb      	strb	r3, [r7, #7]
 8014b9a:	4613      	mov	r3, r2
 8014b9c:	71bb      	strb	r3, [r7, #6]
    switch( region )
 8014b9e:	79fb      	ldrb	r3, [r7, #7]
 8014ba0:	2b00      	cmp	r3, #0
 8014ba2:	d106      	bne.n	8014bb2 <RegionVerify+0x24>
    {
        AS923_VERIFY( );
 8014ba4:	79bb      	ldrb	r3, [r7, #6]
 8014ba6:	4619      	mov	r1, r3
 8014ba8:	6838      	ldr	r0, [r7, #0]
 8014baa:	f000 fbe3 	bl	8015374 <RegionAS923Verify>
 8014bae:	4603      	mov	r3, r0
 8014bb0:	e000      	b.n	8014bb4 <RegionVerify+0x26>
        IN865_VERIFY( );
        US915_VERIFY( );
        RU864_VERIFY( );
        default:
        {
            return false;
 8014bb2:	2300      	movs	r3, #0
        }
    }
}
 8014bb4:	4618      	mov	r0, r3
 8014bb6:	3708      	adds	r7, #8
 8014bb8:	46bd      	mov	sp, r7
 8014bba:	bd80      	pop	{r7, pc}

08014bbc <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 8014bbc:	b580      	push	{r7, lr}
 8014bbe:	b082      	sub	sp, #8
 8014bc0:	af00      	add	r7, sp, #0
 8014bc2:	4603      	mov	r3, r0
 8014bc4:	6039      	str	r1, [r7, #0]
 8014bc6:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014bc8:	79fb      	ldrb	r3, [r7, #7]
 8014bca:	2b00      	cmp	r3, #0
 8014bcc:	d103      	bne.n	8014bd6 <RegionApplyCFList+0x1a>
    {
        AS923_APPLY_CF_LIST( );
 8014bce:	6838      	ldr	r0, [r7, #0]
 8014bd0:	f000 fc6e 	bl	80154b0 <RegionAS923ApplyCFList>
 8014bd4:	e000      	b.n	8014bd8 <RegionApplyCFList+0x1c>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8014bd6:	bf00      	nop
        }
    }
}
 8014bd8:	bf00      	nop
 8014bda:	3708      	adds	r7, #8
 8014bdc:	46bd      	mov	sp, r7
 8014bde:	bd80      	pop	{r7, pc}

08014be0 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8014be0:	b580      	push	{r7, lr}
 8014be2:	b082      	sub	sp, #8
 8014be4:	af00      	add	r7, sp, #0
 8014be6:	4603      	mov	r3, r0
 8014be8:	6039      	str	r1, [r7, #0]
 8014bea:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014bec:	79fb      	ldrb	r3, [r7, #7]
 8014bee:	2b00      	cmp	r3, #0
 8014bf0:	d104      	bne.n	8014bfc <RegionChanMaskSet+0x1c>
    {
        AS923_CHAN_MASK_SET( );
 8014bf2:	6838      	ldr	r0, [r7, #0]
 8014bf4:	f000 fcd0 	bl	8015598 <RegionAS923ChanMaskSet>
 8014bf8:	4603      	mov	r3, r0
 8014bfa:	e000      	b.n	8014bfe <RegionChanMaskSet+0x1e>
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8014bfc:	2300      	movs	r3, #0
        }
    }
}
 8014bfe:	4618      	mov	r0, r3
 8014c00:	3708      	adds	r7, #8
 8014c02:	46bd      	mov	sp, r7
 8014c04:	bd80      	pop	{r7, pc}

08014c06 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8014c06:	b580      	push	{r7, lr}
 8014c08:	b082      	sub	sp, #8
 8014c0a:	af00      	add	r7, sp, #0
 8014c0c:	603b      	str	r3, [r7, #0]
 8014c0e:	4603      	mov	r3, r0
 8014c10:	71fb      	strb	r3, [r7, #7]
 8014c12:	460b      	mov	r3, r1
 8014c14:	71bb      	strb	r3, [r7, #6]
 8014c16:	4613      	mov	r3, r2
 8014c18:	717b      	strb	r3, [r7, #5]
    switch( region )
 8014c1a:	79fb      	ldrb	r3, [r7, #7]
 8014c1c:	2b00      	cmp	r3, #0
 8014c1e:	d107      	bne.n	8014c30 <RegionComputeRxWindowParameters+0x2a>
    {
        AS923_COMPUTE_RX_WINDOW_PARAMETERS( );
 8014c20:	7979      	ldrb	r1, [r7, #5]
 8014c22:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8014c26:	693b      	ldr	r3, [r7, #16]
 8014c28:	683a      	ldr	r2, [r7, #0]
 8014c2a:	f000 fcdf 	bl	80155ec <RegionAS923ComputeRxWindowParameters>
 8014c2e:	e000      	b.n	8014c32 <RegionComputeRxWindowParameters+0x2c>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 8014c30:	bf00      	nop
        }
    }
}
 8014c32:	bf00      	nop
 8014c34:	3708      	adds	r7, #8
 8014c36:	46bd      	mov	sp, r7
 8014c38:	bd80      	pop	{r7, pc}

08014c3a <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8014c3a:	b580      	push	{r7, lr}
 8014c3c:	b084      	sub	sp, #16
 8014c3e:	af00      	add	r7, sp, #0
 8014c40:	4603      	mov	r3, r0
 8014c42:	60b9      	str	r1, [r7, #8]
 8014c44:	607a      	str	r2, [r7, #4]
 8014c46:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8014c48:	7bfb      	ldrb	r3, [r7, #15]
 8014c4a:	2b00      	cmp	r3, #0
 8014c4c:	d105      	bne.n	8014c5a <RegionRxConfig+0x20>
    {
        AS923_RX_CONFIG( );
 8014c4e:	6879      	ldr	r1, [r7, #4]
 8014c50:	68b8      	ldr	r0, [r7, #8]
 8014c52:	f000 fd25 	bl	80156a0 <RegionAS923RxConfig>
 8014c56:	4603      	mov	r3, r0
 8014c58:	e000      	b.n	8014c5c <RegionRxConfig+0x22>
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8014c5a:	2300      	movs	r3, #0
        }
    }
}
 8014c5c:	4618      	mov	r0, r3
 8014c5e:	3710      	adds	r7, #16
 8014c60:	46bd      	mov	sp, r7
 8014c62:	bd80      	pop	{r7, pc}

08014c64 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8014c64:	b580      	push	{r7, lr}
 8014c66:	b084      	sub	sp, #16
 8014c68:	af00      	add	r7, sp, #0
 8014c6a:	60b9      	str	r1, [r7, #8]
 8014c6c:	607a      	str	r2, [r7, #4]
 8014c6e:	603b      	str	r3, [r7, #0]
 8014c70:	4603      	mov	r3, r0
 8014c72:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8014c74:	7bfb      	ldrb	r3, [r7, #15]
 8014c76:	2b00      	cmp	r3, #0
 8014c78:	d106      	bne.n	8014c88 <RegionTxConfig+0x24>
    {
        AS923_TX_CONFIG( );
 8014c7a:	683a      	ldr	r2, [r7, #0]
 8014c7c:	6879      	ldr	r1, [r7, #4]
 8014c7e:	68b8      	ldr	r0, [r7, #8]
 8014c80:	f000 fdde 	bl	8015840 <RegionAS923TxConfig>
 8014c84:	4603      	mov	r3, r0
 8014c86:	e000      	b.n	8014c8a <RegionTxConfig+0x26>
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 8014c88:	2300      	movs	r3, #0
        }
    }
}
 8014c8a:	4618      	mov	r0, r3
 8014c8c:	3710      	adds	r7, #16
 8014c8e:	46bd      	mov	sp, r7
 8014c90:	bd80      	pop	{r7, pc}

08014c92 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8014c92:	b580      	push	{r7, lr}
 8014c94:	b086      	sub	sp, #24
 8014c96:	af02      	add	r7, sp, #8
 8014c98:	60b9      	str	r1, [r7, #8]
 8014c9a:	607a      	str	r2, [r7, #4]
 8014c9c:	603b      	str	r3, [r7, #0]
 8014c9e:	4603      	mov	r3, r0
 8014ca0:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8014ca2:	7bfb      	ldrb	r3, [r7, #15]
 8014ca4:	2b00      	cmp	r3, #0
 8014ca6:	d109      	bne.n	8014cbc <RegionLinkAdrReq+0x2a>
    {
        AS923_LINK_ADR_REQ( );
 8014ca8:	69fb      	ldr	r3, [r7, #28]
 8014caa:	9300      	str	r3, [sp, #0]
 8014cac:	69bb      	ldr	r3, [r7, #24]
 8014cae:	683a      	ldr	r2, [r7, #0]
 8014cb0:	6879      	ldr	r1, [r7, #4]
 8014cb2:	68b8      	ldr	r0, [r7, #8]
 8014cb4:	f000 fe94 	bl	80159e0 <RegionAS923LinkAdrReq>
 8014cb8:	4603      	mov	r3, r0
 8014cba:	e000      	b.n	8014cbe <RegionLinkAdrReq+0x2c>
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8014cbc:	2300      	movs	r3, #0
        }
    }
}
 8014cbe:	4618      	mov	r0, r3
 8014cc0:	3710      	adds	r7, #16
 8014cc2:	46bd      	mov	sp, r7
 8014cc4:	bd80      	pop	{r7, pc}

08014cc6 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8014cc6:	b580      	push	{r7, lr}
 8014cc8:	b082      	sub	sp, #8
 8014cca:	af00      	add	r7, sp, #0
 8014ccc:	4603      	mov	r3, r0
 8014cce:	6039      	str	r1, [r7, #0]
 8014cd0:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014cd2:	79fb      	ldrb	r3, [r7, #7]
 8014cd4:	2b00      	cmp	r3, #0
 8014cd6:	d104      	bne.n	8014ce2 <RegionRxParamSetupReq+0x1c>
    {
        AS923_RX_PARAM_SETUP_REQ( );
 8014cd8:	6838      	ldr	r0, [r7, #0]
 8014cda:	f000 ffa3 	bl	8015c24 <RegionAS923RxParamSetupReq>
 8014cde:	4603      	mov	r3, r0
 8014ce0:	e000      	b.n	8014ce4 <RegionRxParamSetupReq+0x1e>
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8014ce2:	2300      	movs	r3, #0
        }
    }
}
 8014ce4:	4618      	mov	r0, r3
 8014ce6:	3708      	adds	r7, #8
 8014ce8:	46bd      	mov	sp, r7
 8014cea:	bd80      	pop	{r7, pc}

08014cec <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8014cec:	b580      	push	{r7, lr}
 8014cee:	b082      	sub	sp, #8
 8014cf0:	af00      	add	r7, sp, #0
 8014cf2:	4603      	mov	r3, r0
 8014cf4:	6039      	str	r1, [r7, #0]
 8014cf6:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014cf8:	79fb      	ldrb	r3, [r7, #7]
 8014cfa:	2b00      	cmp	r3, #0
 8014cfc:	d104      	bne.n	8014d08 <RegionNewChannelReq+0x1c>
    {
        AS923_NEW_CHANNEL_REQ( );
 8014cfe:	6838      	ldr	r0, [r7, #0]
 8014d00:	f000 ffc8 	bl	8015c94 <RegionAS923NewChannelReq>
 8014d04:	4603      	mov	r3, r0
 8014d06:	e000      	b.n	8014d0a <RegionNewChannelReq+0x1e>
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8014d08:	2300      	movs	r3, #0
        }
    }
}
 8014d0a:	4618      	mov	r0, r3
 8014d0c:	3708      	adds	r7, #8
 8014d0e:	46bd      	mov	sp, r7
 8014d10:	bd80      	pop	{r7, pc}

08014d12 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 8014d12:	b580      	push	{r7, lr}
 8014d14:	b082      	sub	sp, #8
 8014d16:	af00      	add	r7, sp, #0
 8014d18:	4603      	mov	r3, r0
 8014d1a:	6039      	str	r1, [r7, #0]
 8014d1c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014d1e:	79fb      	ldrb	r3, [r7, #7]
 8014d20:	2b00      	cmp	r3, #0
 8014d22:	d104      	bne.n	8014d2e <RegionTxParamSetupReq+0x1c>
    {
        AS923_TX_PARAM_SETUP_REQ( );
 8014d24:	6838      	ldr	r0, [r7, #0]
 8014d26:	f001 f813 	bl	8015d50 <RegionAS923TxParamSetupReq>
 8014d2a:	4603      	mov	r3, r0
 8014d2c:	e000      	b.n	8014d30 <RegionTxParamSetupReq+0x1e>
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8014d2e:	2300      	movs	r3, #0
        }
    }
}
 8014d30:	4618      	mov	r0, r3
 8014d32:	3708      	adds	r7, #8
 8014d34:	46bd      	mov	sp, r7
 8014d36:	bd80      	pop	{r7, pc}

08014d38 <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8014d38:	b580      	push	{r7, lr}
 8014d3a:	b082      	sub	sp, #8
 8014d3c:	af00      	add	r7, sp, #0
 8014d3e:	4603      	mov	r3, r0
 8014d40:	6039      	str	r1, [r7, #0]
 8014d42:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8014d44:	79fb      	ldrb	r3, [r7, #7]
 8014d46:	2b00      	cmp	r3, #0
 8014d48:	d104      	bne.n	8014d54 <RegionDlChannelReq+0x1c>
    {
        AS923_DL_CHANNEL_REQ( );
 8014d4a:	6838      	ldr	r0, [r7, #0]
 8014d4c:	f001 f80a 	bl	8015d64 <RegionAS923DlChannelReq>
 8014d50:	4603      	mov	r3, r0
 8014d52:	e000      	b.n	8014d56 <RegionDlChannelReq+0x1e>
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8014d54:	2300      	movs	r3, #0
        }
    }
}
 8014d56:	4618      	mov	r0, r3
 8014d58:	3708      	adds	r7, #8
 8014d5a:	46bd      	mov	sp, r7
 8014d5c:	bd80      	pop	{r7, pc}

08014d5e <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8014d5e:	b580      	push	{r7, lr}
 8014d60:	b082      	sub	sp, #8
 8014d62:	af00      	add	r7, sp, #0
 8014d64:	4603      	mov	r3, r0
 8014d66:	71fb      	strb	r3, [r7, #7]
 8014d68:	460b      	mov	r3, r1
 8014d6a:	71bb      	strb	r3, [r7, #6]
 8014d6c:	4613      	mov	r3, r2
 8014d6e:	717b      	strb	r3, [r7, #5]
    switch( region )
 8014d70:	79fb      	ldrb	r3, [r7, #7]
 8014d72:	2b00      	cmp	r3, #0
 8014d74:	d108      	bne.n	8014d88 <RegionAlternateDr+0x2a>
    {
        AS923_ALTERNATE_DR( );
 8014d76:	797a      	ldrb	r2, [r7, #5]
 8014d78:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8014d7c:	4611      	mov	r1, r2
 8014d7e:	4618      	mov	r0, r3
 8014d80:	f001 f830 	bl	8015de4 <RegionAS923AlternateDr>
 8014d84:	4603      	mov	r3, r0
 8014d86:	e000      	b.n	8014d8a <RegionAlternateDr+0x2c>
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8014d88:	2300      	movs	r3, #0
        }
    }
}
 8014d8a:	4618      	mov	r0, r3
 8014d8c:	3708      	adds	r7, #8
 8014d8e:	46bd      	mov	sp, r7
 8014d90:	bd80      	pop	{r7, pc}

08014d92 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8014d92:	b580      	push	{r7, lr}
 8014d94:	b084      	sub	sp, #16
 8014d96:	af00      	add	r7, sp, #0
 8014d98:	60b9      	str	r1, [r7, #8]
 8014d9a:	607a      	str	r2, [r7, #4]
 8014d9c:	603b      	str	r3, [r7, #0]
 8014d9e:	4603      	mov	r3, r0
 8014da0:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8014da2:	7bfb      	ldrb	r3, [r7, #15]
 8014da4:	2b00      	cmp	r3, #0
 8014da6:	d107      	bne.n	8014db8 <RegionNextChannel+0x26>
    {
        AS923_NEXT_CHANNEL( );
 8014da8:	69bb      	ldr	r3, [r7, #24]
 8014daa:	683a      	ldr	r2, [r7, #0]
 8014dac:	6879      	ldr	r1, [r7, #4]
 8014dae:	68b8      	ldr	r0, [r7, #8]
 8014db0:	f001 f826 	bl	8015e00 <RegionAS923NextChannel>
 8014db4:	4603      	mov	r3, r0
 8014db6:	e000      	b.n	8014dba <RegionNextChannel+0x28>
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8014db8:	2309      	movs	r3, #9
        }
    }
}
 8014dba:	4618      	mov	r0, r3
 8014dbc:	3710      	adds	r7, #16
 8014dbe:	46bd      	mov	sp, r7
 8014dc0:	bd80      	pop	{r7, pc}

08014dc2 <RegionApplyDrOffset>:
    }
}
#endif /* REGION_VERSION */

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8014dc2:	b590      	push	{r4, r7, lr}
 8014dc4:	b083      	sub	sp, #12
 8014dc6:	af00      	add	r7, sp, #0
 8014dc8:	4604      	mov	r4, r0
 8014dca:	4608      	mov	r0, r1
 8014dcc:	4611      	mov	r1, r2
 8014dce:	461a      	mov	r2, r3
 8014dd0:	4623      	mov	r3, r4
 8014dd2:	71fb      	strb	r3, [r7, #7]
 8014dd4:	4603      	mov	r3, r0
 8014dd6:	71bb      	strb	r3, [r7, #6]
 8014dd8:	460b      	mov	r3, r1
 8014dda:	717b      	strb	r3, [r7, #5]
 8014ddc:	4613      	mov	r3, r2
 8014dde:	713b      	strb	r3, [r7, #4]
    switch( region )
 8014de0:	79fb      	ldrb	r3, [r7, #7]
 8014de2:	2b00      	cmp	r3, #0
 8014de4:	d109      	bne.n	8014dfa <RegionApplyDrOffset+0x38>
    {
        AS923_APPLY_DR_OFFSET( );
 8014de6:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8014dea:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8014dee:	79bb      	ldrb	r3, [r7, #6]
 8014df0:	4618      	mov	r0, r3
 8014df2:	f001 f979 	bl	80160e8 <RegionAS923ApplyDrOffset>
 8014df6:	4603      	mov	r3, r0
 8014df8:	e000      	b.n	8014dfc <RegionApplyDrOffset+0x3a>
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 8014dfa:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 8014dfc:	4618      	mov	r0, r3
 8014dfe:	370c      	adds	r7, #12
 8014e00:	46bd      	mov	sp, r7
 8014e02:	bd90      	pop	{r4, r7, pc}

08014e04 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8014e04:	b480      	push	{r7}
 8014e06:	b083      	sub	sp, #12
 8014e08:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 8014e0a:	4b04      	ldr	r3, [pc, #16]	@ (8014e1c <RegionGetVersion+0x18>)
 8014e0c:	607b      	str	r3, [r7, #4]

    return version;
 8014e0e:	687b      	ldr	r3, [r7, #4]
}
 8014e10:	4618      	mov	r0, r3
 8014e12:	370c      	adds	r7, #12
 8014e14:	46bd      	mov	sp, r7
 8014e16:	bc80      	pop	{r7}
 8014e18:	4770      	bx	lr
 8014e1a:	bf00      	nop
 8014e1c:	02010001 	.word	0x02010001

08014e20 <VerifyRfFreq>:
static Band_t* RegionBands;
#endif /* REGION_VERSION */

// Static functions
static bool VerifyRfFreq( uint32_t freq )
{
 8014e20:	b580      	push	{r7, lr}
 8014e22:	b082      	sub	sp, #8
 8014e24:	af00      	add	r7, sp, #0
 8014e26:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8014e28:	4b0d      	ldr	r3, [pc, #52]	@ (8014e60 <VerifyRfFreq+0x40>)
 8014e2a:	6a1b      	ldr	r3, [r3, #32]
 8014e2c:	6878      	ldr	r0, [r7, #4]
 8014e2e:	4798      	blx	r3
 8014e30:	4603      	mov	r3, r0
 8014e32:	f083 0301 	eor.w	r3, r3, #1
 8014e36:	b2db      	uxtb	r3, r3
 8014e38:	2b00      	cmp	r3, #0
 8014e3a:	d001      	beq.n	8014e40 <VerifyRfFreq+0x20>
    {
        return false;
 8014e3c:	2300      	movs	r3, #0
 8014e3e:	e00a      	b.n	8014e56 <VerifyRfFreq+0x36>
    }

    if( ( freq < AS923_MIN_RF_FREQUENCY ) || ( freq > AS923_MAX_RF_FREQUENCY ) )
 8014e40:	687b      	ldr	r3, [r7, #4]
 8014e42:	4a08      	ldr	r2, [pc, #32]	@ (8014e64 <VerifyRfFreq+0x44>)
 8014e44:	4293      	cmp	r3, r2
 8014e46:	d903      	bls.n	8014e50 <VerifyRfFreq+0x30>
 8014e48:	687b      	ldr	r3, [r7, #4]
 8014e4a:	4a07      	ldr	r2, [pc, #28]	@ (8014e68 <VerifyRfFreq+0x48>)
 8014e4c:	4293      	cmp	r3, r2
 8014e4e:	d901      	bls.n	8014e54 <VerifyRfFreq+0x34>
    {
        return false;
 8014e50:	2300      	movs	r3, #0
 8014e52:	e000      	b.n	8014e56 <VerifyRfFreq+0x36>
    }
    return true;
 8014e54:	2301      	movs	r3, #1
}
 8014e56:	4618      	mov	r0, r3
 8014e58:	3708      	adds	r7, #8
 8014e5a:	46bd      	mov	sp, r7
 8014e5c:	bd80      	pop	{r7, pc}
 8014e5e:	bf00      	nop
 8014e60:	0801f51c 	.word	0x0801f51c
 8014e64:	3689cabf 	.word	0x3689cabf
 8014e68:	37502800 	.word	0x37502800

08014e6c <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8014e6c:	b590      	push	{r4, r7, lr}
 8014e6e:	b08b      	sub	sp, #44	@ 0x2c
 8014e70:	af04      	add	r7, sp, #16
 8014e72:	4603      	mov	r3, r0
 8014e74:	460a      	mov	r2, r1
 8014e76:	71fb      	strb	r3, [r7, #7]
 8014e78:	4613      	mov	r3, r2
 8014e7a:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesAS923[datarate];
 8014e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014e80:	4a1f      	ldr	r2, [pc, #124]	@ (8014f00 <GetTimeOnAir+0x94>)
 8014e82:	5cd3      	ldrb	r3, [r2, r3]
 8014e84:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsAS923 );
 8014e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014e8a:	491e      	ldr	r1, [pc, #120]	@ (8014f04 <GetTimeOnAir+0x98>)
 8014e8c:	4618      	mov	r0, r3
 8014e8e:	f002 f835 	bl	8016efc <RegionCommonGetBandwidth>
 8014e92:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 8014e94:	2300      	movs	r3, #0
 8014e96:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 8014e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014e9c:	2b07      	cmp	r3, #7
 8014e9e:	d118      	bne.n	8014ed2 <GetTimeOnAir+0x66>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8014ea0:	4b19      	ldr	r3, [pc, #100]	@ (8014f08 <GetTimeOnAir+0x9c>)
 8014ea2:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8014ea4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8014ea8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8014eac:	fb02 f303 	mul.w	r3, r2, r3
 8014eb0:	4619      	mov	r1, r3
 8014eb2:	88bb      	ldrh	r3, [r7, #4]
 8014eb4:	b2db      	uxtb	r3, r3
 8014eb6:	2201      	movs	r2, #1
 8014eb8:	9203      	str	r2, [sp, #12]
 8014eba:	9302      	str	r3, [sp, #8]
 8014ebc:	2300      	movs	r3, #0
 8014ebe:	9301      	str	r3, [sp, #4]
 8014ec0:	2305      	movs	r3, #5
 8014ec2:	9300      	str	r3, [sp, #0]
 8014ec4:	2300      	movs	r3, #0
 8014ec6:	460a      	mov	r2, r1
 8014ec8:	68f9      	ldr	r1, [r7, #12]
 8014eca:	2000      	movs	r0, #0
 8014ecc:	47a0      	blx	r4
 8014ece:	6178      	str	r0, [r7, #20]
 8014ed0:	e011      	b.n	8014ef6 <GetTimeOnAir+0x8a>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8014ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8014f08 <GetTimeOnAir+0x9c>)
 8014ed4:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8014ed6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8014eda:	88bb      	ldrh	r3, [r7, #4]
 8014edc:	b2db      	uxtb	r3, r3
 8014ede:	2101      	movs	r1, #1
 8014ee0:	9103      	str	r1, [sp, #12]
 8014ee2:	9302      	str	r3, [sp, #8]
 8014ee4:	2300      	movs	r3, #0
 8014ee6:	9301      	str	r3, [sp, #4]
 8014ee8:	2308      	movs	r3, #8
 8014eea:	9300      	str	r3, [sp, #0]
 8014eec:	2301      	movs	r3, #1
 8014eee:	68f9      	ldr	r1, [r7, #12]
 8014ef0:	2001      	movs	r0, #1
 8014ef2:	47a0      	blx	r4
 8014ef4:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 8014ef6:	697b      	ldr	r3, [r7, #20]
}
 8014ef8:	4618      	mov	r0, r3
 8014efa:	371c      	adds	r7, #28
 8014efc:	46bd      	mov	sp, r7
 8014efe:	bd90      	pop	{r4, r7, pc}
 8014f00:	0801f45c 	.word	0x0801f45c
 8014f04:	0801f464 	.word	0x0801f464
 8014f08:	0801f51c 	.word	0x0801f51c

08014f0c <RegionAS923GetPhyParam>:
#endif /* REGION_AS923 */

PhyParam_t RegionAS923GetPhyParam( GetPhyParams_t* getPhy )
{
 8014f0c:	b580      	push	{r7, lr}
 8014f0e:	b088      	sub	sp, #32
 8014f10:	af00      	add	r7, sp, #0
 8014f12:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8014f14:	2300      	movs	r3, #0
 8014f16:	61bb      	str	r3, [r7, #24]

#if defined( REGION_AS923 )
    switch( getPhy->Attribute )
 8014f18:	687b      	ldr	r3, [r7, #4]
 8014f1a:	781b      	ldrb	r3, [r3, #0]
 8014f1c:	3b01      	subs	r3, #1
 8014f1e:	2b37      	cmp	r3, #55	@ 0x37
 8014f20:	f200 814e 	bhi.w	80151c0 <RegionAS923GetPhyParam+0x2b4>
 8014f24:	a201      	add	r2, pc, #4	@ (adr r2, 8014f2c <RegionAS923GetPhyParam+0x20>)
 8014f26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014f2a:	bf00      	nop
 8014f2c:	0801500d 	.word	0x0801500d
 8014f30:	08015021 	.word	0x08015021
 8014f34:	080151c1 	.word	0x080151c1
 8014f38:	080151c1 	.word	0x080151c1
 8014f3c:	080151c1 	.word	0x080151c1
 8014f40:	08015035 	.word	0x08015035
 8014f44:	080151c1 	.word	0x080151c1
 8014f48:	0801507b 	.word	0x0801507b
 8014f4c:	080151c1 	.word	0x080151c1
 8014f50:	08015081 	.word	0x08015081
 8014f54:	08015087 	.word	0x08015087
 8014f58:	0801508d 	.word	0x0801508d
 8014f5c:	08015093 	.word	0x08015093
 8014f60:	080150bb 	.word	0x080150bb
 8014f64:	080150e3 	.word	0x080150e3
 8014f68:	080150e9 	.word	0x080150e9
 8014f6c:	080150f1 	.word	0x080150f1
 8014f70:	080150f9 	.word	0x080150f9
 8014f74:	08015101 	.word	0x08015101
 8014f78:	08015109 	.word	0x08015109
 8014f7c:	08015111 	.word	0x08015111
 8014f80:	08015125 	.word	0x08015125
 8014f84:	0801512b 	.word	0x0801512b
 8014f88:	08015131 	.word	0x08015131
 8014f8c:	08015137 	.word	0x08015137
 8014f90:	08015143 	.word	0x08015143
 8014f94:	0801514f 	.word	0x0801514f
 8014f98:	08015155 	.word	0x08015155
 8014f9c:	0801515d 	.word	0x0801515d
 8014fa0:	08015163 	.word	0x08015163
 8014fa4:	08015169 	.word	0x08015169
 8014fa8:	08015171 	.word	0x08015171
 8014fac:	0801503b 	.word	0x0801503b
 8014fb0:	080151c1 	.word	0x080151c1
 8014fb4:	080151c1 	.word	0x080151c1
 8014fb8:	080151c1 	.word	0x080151c1
 8014fbc:	080151c1 	.word	0x080151c1
 8014fc0:	080151c1 	.word	0x080151c1
 8014fc4:	080151c1 	.word	0x080151c1
 8014fc8:	080151c1 	.word	0x080151c1
 8014fcc:	080151c1 	.word	0x080151c1
 8014fd0:	080151c1 	.word	0x080151c1
 8014fd4:	080151c1 	.word	0x080151c1
 8014fd8:	080151c1 	.word	0x080151c1
 8014fdc:	080151c1 	.word	0x080151c1
 8014fe0:	080151c1 	.word	0x080151c1
 8014fe4:	08015177 	.word	0x08015177
 8014fe8:	0801517d 	.word	0x0801517d
 8014fec:	0801518b 	.word	0x0801518b
 8014ff0:	080151c1 	.word	0x080151c1
 8014ff4:	080151c1 	.word	0x080151c1
 8014ff8:	08015191 	.word	0x08015191
 8014ffc:	08015197 	.word	0x08015197
 8015000:	080151c1 	.word	0x080151c1
 8015004:	0801519d 	.word	0x0801519d
 8015008:	080151ad 	.word	0x080151ad
    {
        case PHY_MIN_RX_DR:
        {
            if( getPhy->DownlinkDwellTime == 0 )
 801500c:	687b      	ldr	r3, [r7, #4]
 801500e:	78db      	ldrb	r3, [r3, #3]
 8015010:	2b00      	cmp	r3, #0
 8015012:	d102      	bne.n	801501a <RegionAS923GetPhyParam+0x10e>
            {
                phyParam.Value = AS923_RX_MIN_DATARATE;
 8015014:	2300      	movs	r3, #0
 8015016:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AS923_DWELL_LIMIT_DATARATE;
            }
            break;
 8015018:	e0d3      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
                phyParam.Value = AS923_DWELL_LIMIT_DATARATE;
 801501a:	2302      	movs	r3, #2
 801501c:	61bb      	str	r3, [r7, #24]
            break;
 801501e:	e0d0      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_MIN_TX_DR:
        {
            if( getPhy->UplinkDwellTime == 0 )
 8015020:	687b      	ldr	r3, [r7, #4]
 8015022:	789b      	ldrb	r3, [r3, #2]
 8015024:	2b00      	cmp	r3, #0
 8015026:	d102      	bne.n	801502e <RegionAS923GetPhyParam+0x122>
            {
                phyParam.Value = AS923_TX_MIN_DATARATE;
 8015028:	2300      	movs	r3, #0
 801502a:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AS923_DWELL_LIMIT_DATARATE;
            }
            break;
 801502c:	e0c9      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
                phyParam.Value = AS923_DWELL_LIMIT_DATARATE;
 801502e:	2302      	movs	r3, #2
 8015030:	61bb      	str	r3, [r7, #24]
            break;
 8015032:	e0c6      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = AS923_DEFAULT_DATARATE;
 8015034:	2302      	movs	r3, #2
 8015036:	61bb      	str	r3, [r7, #24]
            break;
 8015038:	e0c3      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 801503a:	687b      	ldr	r3, [r7, #4]
 801503c:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8015040:	733b      	strb	r3, [r7, #12]
 8015042:	2307      	movs	r3, #7
 8015044:	737b      	strb	r3, [r7, #13]
                .MaxDr = ( int8_t )AS923_TX_MAX_DATARATE,
                .MinDr = ( int8_t )( ( getPhy->UplinkDwellTime == 0 ) ? AS923_TX_MIN_DATARATE : AS923_DWELL_LIMIT_DATARATE ),
 8015046:	687b      	ldr	r3, [r7, #4]
 8015048:	789b      	ldrb	r3, [r3, #2]
 801504a:	2b00      	cmp	r3, #0
 801504c:	d101      	bne.n	8015052 <RegionAS923GetPhyParam+0x146>
 801504e:	2300      	movs	r3, #0
 8015050:	e000      	b.n	8015054 <RegionAS923GetPhyParam+0x148>
 8015052:	2302      	movs	r3, #2
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8015054:	73bb      	strb	r3, [r7, #14]
 8015056:	2310      	movs	r3, #16
 8015058:	73fb      	strb	r3, [r7, #15]
                .NbChannels = AS923_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 801505a:	4b5d      	ldr	r3, [pc, #372]	@ (80151d0 <RegionAS923GetPhyParam+0x2c4>)
 801505c:	681b      	ldr	r3, [r3, #0]
 801505e:	f503 7358 	add.w	r3, r3, #864	@ 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8015062:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8015064:	4b5a      	ldr	r3, [pc, #360]	@ (80151d0 <RegionAS923GetPhyParam+0x2c4>)
 8015066:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8015068:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 801506a:	f107 030c 	add.w	r3, r7, #12
 801506e:	4618      	mov	r0, r3
 8015070:	f001 fef1 	bl	8016e56 <RegionCommonGetNextLowerTxDr>
 8015074:	4603      	mov	r3, r0
 8015076:	61bb      	str	r3, [r7, #24]
            break;
 8015078:	e0a3      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = AS923_MAX_TX_POWER;
 801507a:	2300      	movs	r3, #0
 801507c:	61bb      	str	r3, [r7, #24]
            break;
 801507e:	e0a0      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = AS923_DEFAULT_TX_POWER;
 8015080:	2300      	movs	r3, #0
 8015082:	61bb      	str	r3, [r7, #24]
            break;
 8015084:	e09d      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8015086:	2340      	movs	r3, #64	@ 0x40
 8015088:	61bb      	str	r3, [r7, #24]
            break;
 801508a:	e09a      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 801508c:	2320      	movs	r3, #32
 801508e:	61bb      	str	r3, [r7, #24]
            break;
 8015090:	e097      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_MAX_PAYLOAD:
        {
            if( getPhy->UplinkDwellTime == 0 )
 8015092:	687b      	ldr	r3, [r7, #4]
 8015094:	789b      	ldrb	r3, [r3, #2]
 8015096:	2b00      	cmp	r3, #0
 8015098:	d107      	bne.n	80150aa <RegionAS923GetPhyParam+0x19e>
            {
                phyParam.Value = MaxPayloadOfDatarateDwell0AS923[getPhy->Datarate];
 801509a:	687b      	ldr	r3, [r7, #4]
 801509c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80150a0:	461a      	mov	r2, r3
 80150a2:	4b4c      	ldr	r3, [pc, #304]	@ (80151d4 <RegionAS923GetPhyParam+0x2c8>)
 80150a4:	5c9b      	ldrb	r3, [r3, r2]
 80150a6:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateDwell1AS923[getPhy->Datarate];
            }
            break;
 80150a8:	e08b      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
                phyParam.Value = MaxPayloadOfDatarateDwell1AS923[getPhy->Datarate];
 80150aa:	687b      	ldr	r3, [r7, #4]
 80150ac:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80150b0:	461a      	mov	r2, r3
 80150b2:	4b49      	ldr	r3, [pc, #292]	@ (80151d8 <RegionAS923GetPhyParam+0x2cc>)
 80150b4:	5c9b      	ldrb	r3, [r3, r2]
 80150b6:	61bb      	str	r3, [r7, #24]
            break;
 80150b8:	e083      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        /* ST_WORKAROUND_BEGIN: Keep repeater feature */
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            if( getPhy->UplinkDwellTime == 0 )
 80150ba:	687b      	ldr	r3, [r7, #4]
 80150bc:	789b      	ldrb	r3, [r3, #2]
 80150be:	2b00      	cmp	r3, #0
 80150c0:	d107      	bne.n	80150d2 <RegionAS923GetPhyParam+0x1c6>
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AS923[getPhy->Datarate];
 80150c2:	687b      	ldr	r3, [r7, #4]
 80150c4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80150c8:	461a      	mov	r2, r3
 80150ca:	4b44      	ldr	r3, [pc, #272]	@ (80151dc <RegionAS923GetPhyParam+0x2d0>)
 80150cc:	5c9b      	ldrb	r3, [r3, r2]
 80150ce:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateDwell1AS923[getPhy->Datarate];
            }
            break;
 80150d0:	e077      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
                phyParam.Value = MaxPayloadOfDatarateDwell1AS923[getPhy->Datarate];
 80150d2:	687b      	ldr	r3, [r7, #4]
 80150d4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80150d8:	461a      	mov	r2, r3
 80150da:	4b3f      	ldr	r3, [pc, #252]	@ (80151d8 <RegionAS923GetPhyParam+0x2cc>)
 80150dc:	5c9b      	ldrb	r3, [r3, r2]
 80150de:	61bb      	str	r3, [r7, #24]
            break;
 80150e0:	e06f      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        /* ST_WORKAROUND_END */
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = AS923_DUTY_CYCLE_ENABLED;
 80150e2:	2300      	movs	r3, #0
 80150e4:	61bb      	str	r3, [r7, #24]
            break;
 80150e6:	e06c      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = AS923_MAX_RX_WINDOW;
 80150e8:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80150ec:	61bb      	str	r3, [r7, #24]
            break;
 80150ee:	e068      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 80150f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80150f4:	61bb      	str	r3, [r7, #24]
            break;
 80150f6:	e064      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 80150f8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80150fc:	61bb      	str	r3, [r7, #24]
            break;
 80150fe:	e060      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8015100:	f241 3388 	movw	r3, #5000	@ 0x1388
 8015104:	61bb      	str	r3, [r7, #24]
            break;
 8015106:	e05c      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8015108:	f241 7370 	movw	r3, #6000	@ 0x1770
 801510c:	61bb      	str	r3, [r7, #24]
            break;
 801510e:	e058      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
            break;
        }
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 8015110:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8015114:	4832      	ldr	r0, [pc, #200]	@ (80151e0 <RegionAS923GetPhyParam+0x2d4>)
 8015116:	f001 ff89 	bl	801702c <randr>
 801511a:	4603      	mov	r3, r0
 801511c:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8015120:	61bb      	str	r3, [r7, #24]
            break;
 8015122:	e04e      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8015124:	2300      	movs	r3, #0
 8015126:	61bb      	str	r3, [r7, #24]
            break;
 8015128:	e04b      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = AS923_RX_WND_2_FREQ - REGION_AS923_FREQ_OFFSET;
 801512a:	4b2e      	ldr	r3, [pc, #184]	@ (80151e4 <RegionAS923GetPhyParam+0x2d8>)
 801512c:	61bb      	str	r3, [r7, #24]
            break;
 801512e:	e048      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = AS923_RX_WND_2_DR;
 8015130:	2302      	movs	r3, #2
 8015132:	61bb      	str	r3, [r7, #24]
            break;
 8015134:	e045      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8015136:	4b26      	ldr	r3, [pc, #152]	@ (80151d0 <RegionAS923GetPhyParam+0x2c4>)
 8015138:	681b      	ldr	r3, [r3, #0]
 801513a:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 801513e:	61bb      	str	r3, [r7, #24]
            break;
 8015140:	e03f      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8015142:	4b23      	ldr	r3, [pc, #140]	@ (80151d0 <RegionAS923GetPhyParam+0x2c4>)
 8015144:	681b      	ldr	r3, [r3, #0]
 8015146:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 801514a:	61bb      	str	r3, [r7, #24]
            break;
 801514c:	e039      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = AS923_MAX_NB_CHANNELS;
 801514e:	2310      	movs	r3, #16
 8015150:	61bb      	str	r3, [r7, #24]
            break;
 8015152:	e036      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8015154:	4b1e      	ldr	r3, [pc, #120]	@ (80151d0 <RegionAS923GetPhyParam+0x2c4>)
 8015156:	681b      	ldr	r3, [r3, #0]
 8015158:	61bb      	str	r3, [r7, #24]
            break;
 801515a:	e032      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = AS923_DEFAULT_UPLINK_DWELL_TIME;
 801515c:	2301      	movs	r3, #1
 801515e:	61bb      	str	r3, [r7, #24]
            break;
 8015160:	e02f      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = AS923_DEFAULT_DOWNLINK_DWELL_TIME;
 8015162:	2300      	movs	r3, #0
 8015164:	61bb      	str	r3, [r7, #24]
            break;
 8015166:	e02c      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = AS923_DEFAULT_MAX_EIRP;
 8015168:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 801516c:	61bb      	str	r3, [r7, #24]
            break;
 801516e:	e028      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = AS923_DEFAULT_ANTENNA_GAIN;
 8015170:	4b1d      	ldr	r3, [pc, #116]	@ (80151e8 <RegionAS923GetPhyParam+0x2dc>)
 8015172:	61bb      	str	r3, [r7, #24]
            break;
 8015174:	e025      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = AS923_BEACON_CHANNEL_FREQ - REGION_AS923_FREQ_OFFSET;
 8015176:	4b1d      	ldr	r3, [pc, #116]	@ (80151ec <RegionAS923GetPhyParam+0x2e0>)
 8015178:	61bb      	str	r3, [r7, #24]
            break;
 801517a:	e022      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = AS923_BEACON_SIZE;
 801517c:	2311      	movs	r3, #17
 801517e:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = AS923_RFU1_SIZE;
 8015180:	2301      	movs	r3, #1
 8015182:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = AS923_RFU2_SIZE;
 8015184:	2300      	movs	r3, #0
 8015186:	76bb      	strb	r3, [r7, #26]
            break;
 8015188:	e01b      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = AS923_BEACON_CHANNEL_DR;
 801518a:	2303      	movs	r3, #3
 801518c:	61bb      	str	r3, [r7, #24]
            break;
 801518e:	e018      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            phyParam.Value = AS923_PING_SLOT_CHANNEL_FREQ;
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
            phyParam.Value = AS923_PING_SLOT_CHANNEL_FREQ - REGION_AS923_FREQ_OFFSET;
 8015190:	4b16      	ldr	r3, [pc, #88]	@ (80151ec <RegionAS923GetPhyParam+0x2e0>)
 8015192:	61bb      	str	r3, [r7, #24]
#endif /* REGION_VERSION */
            break;
 8015194:	e015      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = AS923_PING_SLOT_CHANNEL_DR;
 8015196:	2303      	movs	r3, #3
 8015198:	61bb      	str	r3, [r7, #24]
            break;
 801519a:	e012      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesAS923[getPhy->Datarate];
 801519c:	687b      	ldr	r3, [r7, #4]
 801519e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80151a2:	461a      	mov	r2, r3
 80151a4:	4b12      	ldr	r3, [pc, #72]	@ (80151f0 <RegionAS923GetPhyParam+0x2e4>)
 80151a6:	5c9b      	ldrb	r3, [r3, r2]
 80151a8:	61bb      	str	r3, [r7, #24]
            break;
 80151aa:	e00a      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsAS923 );
 80151ac:	687b      	ldr	r3, [r7, #4]
 80151ae:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80151b2:	4910      	ldr	r1, [pc, #64]	@ (80151f4 <RegionAS923GetPhyParam+0x2e8>)
 80151b4:	4618      	mov	r0, r3
 80151b6:	f001 fea1 	bl	8016efc <RegionCommonGetBandwidth>
 80151ba:	4603      	mov	r3, r0
 80151bc:	61bb      	str	r3, [r7, #24]
            break;
 80151be:	e000      	b.n	80151c2 <RegionAS923GetPhyParam+0x2b6>
        }
        default:
        {
            break;
 80151c0:	bf00      	nop
        }
    }

#endif /* REGION_AS923 */
    return phyParam;
 80151c2:	69bb      	ldr	r3, [r7, #24]
 80151c4:	61fb      	str	r3, [r7, #28]
 80151c6:	69fb      	ldr	r3, [r7, #28]
}
 80151c8:	4618      	mov	r0, r3
 80151ca:	3720      	adds	r7, #32
 80151cc:	46bd      	mov	sp, r7
 80151ce:	bd80      	pop	{r7, pc}
 80151d0:	20001be8 	.word	0x20001be8
 80151d4:	0801f484 	.word	0x0801f484
 80151d8:	0801f494 	.word	0x0801f494
 80151dc:	0801f48c 	.word	0x0801f48c
 80151e0:	fffffc18 	.word	0xfffffc18
 80151e4:	3706ea00 	.word	0x3706ea00
 80151e8:	4009999a 	.word	0x4009999a
 80151ec:	3709f740 	.word	0x3709f740
 80151f0:	0801f45c 	.word	0x0801f45c
 80151f4:	0801f464 	.word	0x0801f464

080151f8 <RegionAS923SetBandTxDone>:

void RegionAS923SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 80151f8:	b590      	push	{r4, r7, lr}
 80151fa:	b085      	sub	sp, #20
 80151fc:	af02      	add	r7, sp, #8
 80151fe:	6078      	str	r0, [r7, #4]
#if defined( REGION_AS923 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8015200:	4b11      	ldr	r3, [pc, #68]	@ (8015248 <RegionAS923SetBandTxDone+0x50>)
 8015202:	681a      	ldr	r2, [r3, #0]
 8015204:	4b11      	ldr	r3, [pc, #68]	@ (801524c <RegionAS923SetBandTxDone+0x54>)
 8015206:	6819      	ldr	r1, [r3, #0]
 8015208:	687b      	ldr	r3, [r7, #4]
 801520a:	781b      	ldrb	r3, [r3, #0]
 801520c:	4618      	mov	r0, r3
 801520e:	4603      	mov	r3, r0
 8015210:	005b      	lsls	r3, r3, #1
 8015212:	4403      	add	r3, r0
 8015214:	009b      	lsls	r3, r3, #2
 8015216:	440b      	add	r3, r1
 8015218:	3309      	adds	r3, #9
 801521a:	781b      	ldrb	r3, [r3, #0]
 801521c:	4619      	mov	r1, r3
 801521e:	460b      	mov	r3, r1
 8015220:	005b      	lsls	r3, r3, #1
 8015222:	440b      	add	r3, r1
 8015224:	00db      	lsls	r3, r3, #3
 8015226:	18d0      	adds	r0, r2, r3
 8015228:	687b      	ldr	r3, [r7, #4]
 801522a:	6899      	ldr	r1, [r3, #8]
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	785c      	ldrb	r4, [r3, #1]
 8015230:	687b      	ldr	r3, [r7, #4]
 8015232:	691a      	ldr	r2, [r3, #16]
 8015234:	9200      	str	r2, [sp, #0]
 8015236:	68db      	ldr	r3, [r3, #12]
 8015238:	4622      	mov	r2, r4
 801523a:	f001 f9e5 	bl	8016608 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_AS923 */
}
 801523e:	bf00      	nop
 8015240:	370c      	adds	r7, #12
 8015242:	46bd      	mov	sp, r7
 8015244:	bd90      	pop	{r4, r7, pc}
 8015246:	bf00      	nop
 8015248:	20001bec 	.word	0x20001bec
 801524c:	20001be8 	.word	0x20001be8

08015250 <RegionAS923InitDefaults>:

void RegionAS923InitDefaults( InitDefaultsParams_t* params )
{
 8015250:	b580      	push	{r7, lr}
 8015252:	b08e      	sub	sp, #56	@ 0x38
 8015254:	af00      	add	r7, sp, #0
 8015256:	6078      	str	r0, [r7, #4]
#if defined( REGION_AS923 )
    Band_t bands[AS923_MAX_NB_BANDS] =
 8015258:	2364      	movs	r3, #100	@ 0x64
 801525a:	843b      	strh	r3, [r7, #32]
 801525c:	2300      	movs	r3, #0
 801525e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8015262:	2300      	movs	r3, #0
 8015264:	627b      	str	r3, [r7, #36]	@ 0x24
 8015266:	2300      	movs	r3, #0
 8015268:	62bb      	str	r3, [r7, #40]	@ 0x28
 801526a:	2300      	movs	r3, #0
 801526c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801526e:	2300      	movs	r3, #0
 8015270:	633b      	str	r3, [r7, #48]	@ 0x30
 8015272:	2300      	movs	r3, #0
 8015274:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    {
        AS923_BAND0
    };

    switch( params->Type )
 8015278:	687b      	ldr	r3, [r7, #4]
 801527a:	7b1b      	ldrb	r3, [r3, #12]
 801527c:	2b02      	cmp	r3, #2
 801527e:	d05e      	beq.n	801533e <RegionAS923InitDefaults+0xee>
 8015280:	2b02      	cmp	r3, #2
 8015282:	dc6b      	bgt.n	801535c <RegionAS923InitDefaults+0x10c>
 8015284:	2b00      	cmp	r3, #0
 8015286:	d002      	beq.n	801528e <RegionAS923InitDefaults+0x3e>
 8015288:	2b01      	cmp	r3, #1
 801528a:	d043      	beq.n	8015314 <RegionAS923InitDefaults+0xc4>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
            break;
        }
        default:
        {
            break;
 801528c:	e066      	b.n	801535c <RegionAS923InitDefaults+0x10c>
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 801528e:	687b      	ldr	r3, [r7, #4]
 8015290:	681b      	ldr	r3, [r3, #0]
 8015292:	2b00      	cmp	r3, #0
 8015294:	d063      	beq.n	801535e <RegionAS923InitDefaults+0x10e>
 8015296:	687b      	ldr	r3, [r7, #4]
 8015298:	685b      	ldr	r3, [r3, #4]
 801529a:	2b00      	cmp	r3, #0
 801529c:	d05f      	beq.n	801535e <RegionAS923InitDefaults+0x10e>
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 801529e:	687b      	ldr	r3, [r7, #4]
 80152a0:	685b      	ldr	r3, [r3, #4]
 80152a2:	4a30      	ldr	r2, [pc, #192]	@ (8015364 <RegionAS923InitDefaults+0x114>)
 80152a4:	6013      	str	r3, [r2, #0]
            RegionBands = (Band_t*) params->Bands;
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	689b      	ldr	r3, [r3, #8]
 80152aa:	4a2f      	ldr	r2, [pc, #188]	@ (8015368 <RegionAS923InitDefaults+0x118>)
 80152ac:	6013      	str	r3, [r2, #0]
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * AS923_MAX_NB_BANDS );
 80152ae:	4b2e      	ldr	r3, [pc, #184]	@ (8015368 <RegionAS923InitDefaults+0x118>)
 80152b0:	681b      	ldr	r3, [r3, #0]
 80152b2:	f107 0120 	add.w	r1, r7, #32
 80152b6:	2218      	movs	r2, #24
 80152b8:	4618      	mov	r0, r3
 80152ba:	f001 fece 	bl	801705a <memcpy1>
            RegionNvmGroup2->Channels[0] = ( ChannelParams_t ) AS923_LC1;
 80152be:	4b29      	ldr	r3, [pc, #164]	@ (8015364 <RegionAS923InitDefaults+0x114>)
 80152c0:	681b      	ldr	r3, [r3, #0]
 80152c2:	4a2a      	ldr	r2, [pc, #168]	@ (801536c <RegionAS923InitDefaults+0x11c>)
 80152c4:	ca07      	ldmia	r2, {r0, r1, r2}
 80152c6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[1] = ( ChannelParams_t ) AS923_LC2;
 80152ca:	4b26      	ldr	r3, [pc, #152]	@ (8015364 <RegionAS923InitDefaults+0x114>)
 80152cc:	681b      	ldr	r3, [r3, #0]
 80152ce:	4a28      	ldr	r2, [pc, #160]	@ (8015370 <RegionAS923InitDefaults+0x120>)
 80152d0:	330c      	adds	r3, #12
 80152d2:	ca07      	ldmia	r2, {r0, r1, r2}
 80152d4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[0].Frequency -= REGION_AS923_FREQ_OFFSET;
 80152d8:	4b22      	ldr	r3, [pc, #136]	@ (8015364 <RegionAS923InitDefaults+0x114>)
 80152da:	681a      	ldr	r2, [r3, #0]
 80152dc:	4b21      	ldr	r3, [pc, #132]	@ (8015364 <RegionAS923InitDefaults+0x114>)
 80152de:	681b      	ldr	r3, [r3, #0]
 80152e0:	6812      	ldr	r2, [r2, #0]
 80152e2:	601a      	str	r2, [r3, #0]
            RegionNvmGroup2->Channels[1].Frequency -= REGION_AS923_FREQ_OFFSET;
 80152e4:	4b1f      	ldr	r3, [pc, #124]	@ (8015364 <RegionAS923InitDefaults+0x114>)
 80152e6:	681a      	ldr	r2, [r3, #0]
 80152e8:	4b1e      	ldr	r3, [pc, #120]	@ (8015364 <RegionAS923InitDefaults+0x114>)
 80152ea:	681b      	ldr	r3, [r3, #0]
 80152ec:	68d2      	ldr	r2, [r2, #12]
 80152ee:	60da      	str	r2, [r3, #12]
            RegionNvmGroup2->ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 );
 80152f0:	4b1c      	ldr	r3, [pc, #112]	@ (8015364 <RegionAS923InitDefaults+0x114>)
 80152f2:	681b      	ldr	r3, [r3, #0]
 80152f4:	2203      	movs	r2, #3
 80152f6:	f8a3 236c 	strh.w	r2, [r3, #876]	@ 0x36c
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80152fa:	4b1a      	ldr	r3, [pc, #104]	@ (8015364 <RegionAS923InitDefaults+0x114>)
 80152fc:	681b      	ldr	r3, [r3, #0]
 80152fe:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8015302:	4b18      	ldr	r3, [pc, #96]	@ (8015364 <RegionAS923InitDefaults+0x114>)
 8015304:	681b      	ldr	r3, [r3, #0]
 8015306:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 801530a:	2201      	movs	r2, #1
 801530c:	4619      	mov	r1, r3
 801530e:	f001 f955 	bl	80165bc <RegionCommonChanMaskCopy>
 8015312:	e024      	b.n	801535e <RegionAS923InitDefaults+0x10e>
            RegionNvmGroup2->Channels[0].Rx1Frequency = 0;
 8015314:	4b13      	ldr	r3, [pc, #76]	@ (8015364 <RegionAS923InitDefaults+0x114>)
 8015316:	681b      	ldr	r3, [r3, #0]
 8015318:	2200      	movs	r2, #0
 801531a:	605a      	str	r2, [r3, #4]
            RegionNvmGroup2->Channels[1].Rx1Frequency = 0;
 801531c:	4b11      	ldr	r3, [pc, #68]	@ (8015364 <RegionAS923InitDefaults+0x114>)
 801531e:	681b      	ldr	r3, [r3, #0]
 8015320:	2200      	movs	r2, #0
 8015322:	611a      	str	r2, [r3, #16]
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8015324:	4b0f      	ldr	r3, [pc, #60]	@ (8015364 <RegionAS923InitDefaults+0x114>)
 8015326:	681b      	ldr	r3, [r3, #0]
 8015328:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 801532c:	4b0d      	ldr	r3, [pc, #52]	@ (8015364 <RegionAS923InitDefaults+0x114>)
 801532e:	681b      	ldr	r3, [r3, #0]
 8015330:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8015334:	2201      	movs	r2, #1
 8015336:	4619      	mov	r1, r3
 8015338:	f001 f940 	bl	80165bc <RegionCommonChanMaskCopy>
            break;
 801533c:	e00f      	b.n	801535e <RegionAS923InitDefaults+0x10e>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
 801533e:	4b09      	ldr	r3, [pc, #36]	@ (8015364 <RegionAS923InitDefaults+0x114>)
 8015340:	681b      	ldr	r3, [r3, #0]
 8015342:	f8b3 1360 	ldrh.w	r1, [r3, #864]	@ 0x360
 8015346:	4b07      	ldr	r3, [pc, #28]	@ (8015364 <RegionAS923InitDefaults+0x114>)
 8015348:	681b      	ldr	r3, [r3, #0]
 801534a:	f8b3 236c 	ldrh.w	r2, [r3, #876]	@ 0x36c
 801534e:	4b05      	ldr	r3, [pc, #20]	@ (8015364 <RegionAS923InitDefaults+0x114>)
 8015350:	681b      	ldr	r3, [r3, #0]
 8015352:	430a      	orrs	r2, r1
 8015354:	b292      	uxth	r2, r2
 8015356:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
            break;
 801535a:	e000      	b.n	801535e <RegionAS923InitDefaults+0x10e>
            break;
 801535c:	bf00      	nop
        }
    }
#endif /* REGION_AS923 */
}
 801535e:	3738      	adds	r7, #56	@ 0x38
 8015360:	46bd      	mov	sp, r7
 8015362:	bd80      	pop	{r7, pc}
 8015364:	20001be8 	.word	0x20001be8
 8015368:	20001bec 	.word	0x20001bec
 801536c:	0801ee98 	.word	0x0801ee98
 8015370:	0801eea4 	.word	0x0801eea4

08015374 <RegionAS923Verify>:

bool RegionAS923Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8015374:	b580      	push	{r7, lr}
 8015376:	b082      	sub	sp, #8
 8015378:	af00      	add	r7, sp, #0
 801537a:	6078      	str	r0, [r7, #4]
 801537c:	460b      	mov	r3, r1
 801537e:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_AS923 )
    switch( phyAttribute )
 8015380:	78fb      	ldrb	r3, [r7, #3]
 8015382:	2b0f      	cmp	r3, #15
 8015384:	f200 808f 	bhi.w	80154a6 <RegionAS923Verify+0x132>
 8015388:	a201      	add	r2, pc, #4	@ (adr r2, 8015390 <RegionAS923Verify+0x1c>)
 801538a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801538e:	bf00      	nop
 8015390:	080153d1 	.word	0x080153d1
 8015394:	080154a7 	.word	0x080154a7
 8015398:	080154a7 	.word	0x080154a7
 801539c:	080154a7 	.word	0x080154a7
 80153a0:	080154a7 	.word	0x080154a7
 80153a4:	080153df 	.word	0x080153df
 80153a8:	08015423 	.word	0x08015423
 80153ac:	08015441 	.word	0x08015441
 80153b0:	080154a7 	.word	0x080154a7
 80153b4:	08015485 	.word	0x08015485
 80153b8:	08015485 	.word	0x08015485
 80153bc:	080154a7 	.word	0x080154a7
 80153c0:	080154a7 	.word	0x080154a7
 80153c4:	080154a7 	.word	0x080154a7
 80153c8:	080154a7 	.word	0x080154a7
 80153cc:	080154a3 	.word	0x080154a3
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 80153d0:	687b      	ldr	r3, [r7, #4]
 80153d2:	681b      	ldr	r3, [r3, #0]
 80153d4:	4618      	mov	r0, r3
 80153d6:	f7ff fd23 	bl	8014e20 <VerifyRfFreq>
 80153da:	4603      	mov	r3, r0
 80153dc:	e064      	b.n	80154a8 <RegionAS923Verify+0x134>
        }
        case PHY_TX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 80153de:	687b      	ldr	r3, [r7, #4]
 80153e0:	789b      	ldrb	r3, [r3, #2]
 80153e2:	2b00      	cmp	r3, #0
 80153e4:	d10e      	bne.n	8015404 <RegionAS923Verify+0x90>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AS923_TX_MIN_DATARATE, AS923_TX_MAX_DATARATE );
 80153e6:	687b      	ldr	r3, [r7, #4]
 80153e8:	f993 3000 	ldrsb.w	r3, [r3]
 80153ec:	2207      	movs	r2, #7
 80153ee:	2100      	movs	r1, #0
 80153f0:	4618      	mov	r0, r3
 80153f2:	f001 f866 	bl	80164c2 <RegionCommonValueInRange>
 80153f6:	4603      	mov	r3, r0
 80153f8:	2b00      	cmp	r3, #0
 80153fa:	bf14      	ite	ne
 80153fc:	2301      	movne	r3, #1
 80153fe:	2300      	moveq	r3, #0
 8015400:	b2db      	uxtb	r3, r3
 8015402:	e051      	b.n	80154a8 <RegionAS923Verify+0x134>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AS923_DWELL_LIMIT_DATARATE, AS923_TX_MAX_DATARATE );
 8015404:	687b      	ldr	r3, [r7, #4]
 8015406:	f993 3000 	ldrsb.w	r3, [r3]
 801540a:	2207      	movs	r2, #7
 801540c:	2102      	movs	r1, #2
 801540e:	4618      	mov	r0, r3
 8015410:	f001 f857 	bl	80164c2 <RegionCommonValueInRange>
 8015414:	4603      	mov	r3, r0
 8015416:	2b00      	cmp	r3, #0
 8015418:	bf14      	ite	ne
 801541a:	2301      	movne	r3, #1
 801541c:	2300      	moveq	r3, #0
 801541e:	b2db      	uxtb	r3, r3
 8015420:	e042      	b.n	80154a8 <RegionAS923Verify+0x134>
            }
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8015422:	687b      	ldr	r3, [r7, #4]
 8015424:	f993 3000 	ldrsb.w	r3, [r3]
 8015428:	2205      	movs	r2, #5
 801542a:	2100      	movs	r1, #0
 801542c:	4618      	mov	r0, r3
 801542e:	f001 f848 	bl	80164c2 <RegionCommonValueInRange>
 8015432:	4603      	mov	r3, r0
 8015434:	2b00      	cmp	r3, #0
 8015436:	bf14      	ite	ne
 8015438:	2301      	movne	r3, #1
 801543a:	2300      	moveq	r3, #0
 801543c:	b2db      	uxtb	r3, r3
 801543e:	e033      	b.n	80154a8 <RegionAS923Verify+0x134>
        }
        case PHY_RX_DR:
        {
            if( verify->DatarateParams.DownlinkDwellTime == 0 )
 8015440:	687b      	ldr	r3, [r7, #4]
 8015442:	785b      	ldrb	r3, [r3, #1]
 8015444:	2b00      	cmp	r3, #0
 8015446:	d10e      	bne.n	8015466 <RegionAS923Verify+0xf2>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AS923_RX_MIN_DATARATE, AS923_RX_MAX_DATARATE );
 8015448:	687b      	ldr	r3, [r7, #4]
 801544a:	f993 3000 	ldrsb.w	r3, [r3]
 801544e:	2207      	movs	r2, #7
 8015450:	2100      	movs	r1, #0
 8015452:	4618      	mov	r0, r3
 8015454:	f001 f835 	bl	80164c2 <RegionCommonValueInRange>
 8015458:	4603      	mov	r3, r0
 801545a:	2b00      	cmp	r3, #0
 801545c:	bf14      	ite	ne
 801545e:	2301      	movne	r3, #1
 8015460:	2300      	moveq	r3, #0
 8015462:	b2db      	uxtb	r3, r3
 8015464:	e020      	b.n	80154a8 <RegionAS923Verify+0x134>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AS923_DWELL_LIMIT_DATARATE, AS923_RX_MAX_DATARATE );
 8015466:	687b      	ldr	r3, [r7, #4]
 8015468:	f993 3000 	ldrsb.w	r3, [r3]
 801546c:	2207      	movs	r2, #7
 801546e:	2102      	movs	r1, #2
 8015470:	4618      	mov	r0, r3
 8015472:	f001 f826 	bl	80164c2 <RegionCommonValueInRange>
 8015476:	4603      	mov	r3, r0
 8015478:	2b00      	cmp	r3, #0
 801547a:	bf14      	ite	ne
 801547c:	2301      	movne	r3, #1
 801547e:	2300      	moveq	r3, #0
 8015480:	b2db      	uxtb	r3, r3
 8015482:	e011      	b.n	80154a8 <RegionAS923Verify+0x134>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, AS923_MAX_TX_POWER, AS923_MIN_TX_POWER );
 8015484:	687b      	ldr	r3, [r7, #4]
 8015486:	f993 3000 	ldrsb.w	r3, [r3]
 801548a:	2207      	movs	r2, #7
 801548c:	2100      	movs	r1, #0
 801548e:	4618      	mov	r0, r3
 8015490:	f001 f817 	bl	80164c2 <RegionCommonValueInRange>
 8015494:	4603      	mov	r3, r0
 8015496:	2b00      	cmp	r3, #0
 8015498:	bf14      	ite	ne
 801549a:	2301      	movne	r3, #1
 801549c:	2300      	moveq	r3, #0
 801549e:	b2db      	uxtb	r3, r3
 80154a0:	e002      	b.n	80154a8 <RegionAS923Verify+0x134>
        }
        case PHY_DUTY_CYCLE:
        {
            return AS923_DUTY_CYCLE_ENABLED;
 80154a2:	2300      	movs	r3, #0
 80154a4:	e000      	b.n	80154a8 <RegionAS923Verify+0x134>
        }
        default:
            return false;
 80154a6:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_AS923 */
}
 80154a8:	4618      	mov	r0, r3
 80154aa:	3708      	adds	r7, #8
 80154ac:	46bd      	mov	sp, r7
 80154ae:	bd80      	pop	{r7, pc}

080154b0 <RegionAS923ApplyCFList>:

void RegionAS923ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 80154b0:	b580      	push	{r7, lr}
 80154b2:	b08a      	sub	sp, #40	@ 0x28
 80154b4:	af00      	add	r7, sp, #0
 80154b6:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 80154b8:	2350      	movs	r3, #80	@ 0x50
 80154ba:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 80154be:	687b      	ldr	r3, [r7, #4]
 80154c0:	7a1b      	ldrb	r3, [r3, #8]
 80154c2:	2b10      	cmp	r3, #16
 80154c4:	d162      	bne.n	801558c <RegionAS923ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 80154c6:	687b      	ldr	r3, [r7, #4]
 80154c8:	685b      	ldr	r3, [r3, #4]
 80154ca:	330f      	adds	r3, #15
 80154cc:	781b      	ldrb	r3, [r3, #0]
 80154ce:	2b00      	cmp	r3, #0
 80154d0:	d15e      	bne.n	8015590 <RegionAS923ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = AS923_NUMB_DEFAULT_CHANNELS; chanIdx < AS923_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 80154d2:	2300      	movs	r3, #0
 80154d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80154d8:	2302      	movs	r3, #2
 80154da:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80154de:	e050      	b.n	8015582 <RegionAS923ApplyCFList+0xd2>
    {
        if( chanIdx < ( AS923_NUMB_CHANNELS_CF_LIST + AS923_NUMB_DEFAULT_CHANNELS ) )
 80154e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80154e4:	2b06      	cmp	r3, #6
 80154e6:	d824      	bhi.n	8015532 <RegionAS923ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 80154e8:	687b      	ldr	r3, [r7, #4]
 80154ea:	685a      	ldr	r2, [r3, #4]
 80154ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80154f0:	4413      	add	r3, r2
 80154f2:	781b      	ldrb	r3, [r3, #0]
 80154f4:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 80154f6:	69ba      	ldr	r2, [r7, #24]
 80154f8:	687b      	ldr	r3, [r7, #4]
 80154fa:	6859      	ldr	r1, [r3, #4]
 80154fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015500:	3301      	adds	r3, #1
 8015502:	440b      	add	r3, r1
 8015504:	781b      	ldrb	r3, [r3, #0]
 8015506:	021b      	lsls	r3, r3, #8
 8015508:	4313      	orrs	r3, r2
 801550a:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 801550c:	69ba      	ldr	r2, [r7, #24]
 801550e:	687b      	ldr	r3, [r7, #4]
 8015510:	6859      	ldr	r1, [r3, #4]
 8015512:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015516:	3302      	adds	r3, #2
 8015518:	440b      	add	r3, r1
 801551a:	781b      	ldrb	r3, [r3, #0]
 801551c:	041b      	lsls	r3, r3, #16
 801551e:	4313      	orrs	r3, r2
 8015520:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 8015522:	69bb      	ldr	r3, [r7, #24]
 8015524:	2264      	movs	r2, #100	@ 0x64
 8015526:	fb02 f303 	mul.w	r3, r2, r3
 801552a:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 801552c:	2300      	movs	r3, #0
 801552e:	61fb      	str	r3, [r7, #28]
 8015530:	e006      	b.n	8015540 <RegionAS923ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 8015532:	2300      	movs	r3, #0
 8015534:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 8015536:	2300      	movs	r3, #0
 8015538:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 801553c:	2300      	movs	r3, #0
 801553e:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 8015540:	69bb      	ldr	r3, [r7, #24]
 8015542:	2b00      	cmp	r3, #0
 8015544:	d00b      	beq.n	801555e <RegionAS923ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 8015546:	f107 0318 	add.w	r3, r7, #24
 801554a:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 801554c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015550:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionAS923ChannelAdd( &channelAdd );
 8015552:	f107 0310 	add.w	r3, r7, #16
 8015556:	4618      	mov	r0, r3
 8015558:	f000 fd00 	bl	8015f5c <RegionAS923ChannelAdd>
 801555c:	e007      	b.n	801556e <RegionAS923ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 801555e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015562:	733b      	strb	r3, [r7, #12]

            RegionAS923ChannelsRemove( &channelRemove );
 8015564:	f107 030c 	add.w	r3, r7, #12
 8015568:	4618      	mov	r0, r3
 801556a:	f000 fd93 	bl	8016094 <RegionAS923ChannelsRemove>
    for( uint8_t i = 0, chanIdx = AS923_NUMB_DEFAULT_CHANNELS; chanIdx < AS923_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 801556e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015572:	3303      	adds	r3, #3
 8015574:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015578:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801557c:	3301      	adds	r3, #1
 801557e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015582:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015586:	2b0f      	cmp	r3, #15
 8015588:	d9aa      	bls.n	80154e0 <RegionAS923ApplyCFList+0x30>
 801558a:	e002      	b.n	8015592 <RegionAS923ApplyCFList+0xe2>
        return;
 801558c:	bf00      	nop
 801558e:	e000      	b.n	8015592 <RegionAS923ApplyCFList+0xe2>
        return;
 8015590:	bf00      	nop
        }
    }
#endif /* REGION_AS923 */
}
 8015592:	3728      	adds	r7, #40	@ 0x28
 8015594:	46bd      	mov	sp, r7
 8015596:	bd80      	pop	{r7, pc}

08015598 <RegionAS923ChanMaskSet>:

bool RegionAS923ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8015598:	b580      	push	{r7, lr}
 801559a:	b082      	sub	sp, #8
 801559c:	af00      	add	r7, sp, #0
 801559e:	6078      	str	r0, [r7, #4]
#if defined( REGION_AS923 )
    switch( chanMaskSet->ChannelsMaskType )
 80155a0:	687b      	ldr	r3, [r7, #4]
 80155a2:	791b      	ldrb	r3, [r3, #4]
 80155a4:	2b00      	cmp	r3, #0
 80155a6:	d002      	beq.n	80155ae <RegionAS923ChanMaskSet+0x16>
 80155a8:	2b01      	cmp	r3, #1
 80155aa:	d00b      	beq.n	80155c4 <RegionAS923ChanMaskSet+0x2c>
 80155ac:	e015      	b.n	80155da <RegionAS923ChanMaskSet+0x42>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, 1 );
 80155ae:	4b0e      	ldr	r3, [pc, #56]	@ (80155e8 <RegionAS923ChanMaskSet+0x50>)
 80155b0:	681b      	ldr	r3, [r3, #0]
 80155b2:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 80155b6:	687b      	ldr	r3, [r7, #4]
 80155b8:	681b      	ldr	r3, [r3, #0]
 80155ba:	2201      	movs	r2, #1
 80155bc:	4619      	mov	r1, r3
 80155be:	f000 fffd 	bl	80165bc <RegionCommonChanMaskCopy>
            break;
 80155c2:	e00c      	b.n	80155de <RegionAS923ChanMaskSet+0x46>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 1 );
 80155c4:	4b08      	ldr	r3, [pc, #32]	@ (80155e8 <RegionAS923ChanMaskSet+0x50>)
 80155c6:	681b      	ldr	r3, [r3, #0]
 80155c8:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 80155cc:	687b      	ldr	r3, [r7, #4]
 80155ce:	681b      	ldr	r3, [r3, #0]
 80155d0:	2201      	movs	r2, #1
 80155d2:	4619      	mov	r1, r3
 80155d4:	f000 fff2 	bl	80165bc <RegionCommonChanMaskCopy>
            break;
 80155d8:	e001      	b.n	80155de <RegionAS923ChanMaskSet+0x46>
        }
        default:
            return false;
 80155da:	2300      	movs	r3, #0
 80155dc:	e000      	b.n	80155e0 <RegionAS923ChanMaskSet+0x48>
    }
    return true;
 80155de:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AS923 */
}
 80155e0:	4618      	mov	r0, r3
 80155e2:	3708      	adds	r7, #8
 80155e4:	46bd      	mov	sp, r7
 80155e6:	bd80      	pop	{r7, pc}
 80155e8:	20001be8 	.word	0x20001be8

080155ec <RegionAS923ComputeRxWindowParameters>:

void RegionAS923ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80155ec:	b580      	push	{r7, lr}
 80155ee:	b088      	sub	sp, #32
 80155f0:	af02      	add	r7, sp, #8
 80155f2:	60ba      	str	r2, [r7, #8]
 80155f4:	607b      	str	r3, [r7, #4]
 80155f6:	4603      	mov	r3, r0
 80155f8:	73fb      	strb	r3, [r7, #15]
 80155fa:	460b      	mov	r3, r1
 80155fc:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_AS923 )
    uint32_t tSymbolInUs = 0;
 80155fe:	2300      	movs	r3, #0
 8015600:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, AS923_RX_MAX_DATARATE );
 8015602:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015606:	2b07      	cmp	r3, #7
 8015608:	bfa8      	it	ge
 801560a:	2307      	movge	r3, #7
 801560c:	b25a      	sxtb	r2, r3
 801560e:	687b      	ldr	r3, [r7, #4]
 8015610:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsAS923 );
 8015612:	687b      	ldr	r3, [r7, #4]
 8015614:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015618:	491e      	ldr	r1, [pc, #120]	@ (8015694 <RegionAS923ComputeRxWindowParameters+0xa8>)
 801561a:	4618      	mov	r0, r3
 801561c:	f001 fc6e 	bl	8016efc <RegionCommonGetBandwidth>
 8015620:	4603      	mov	r3, r0
 8015622:	b2da      	uxtb	r2, r3
 8015624:	687b      	ldr	r3, [r7, #4]
 8015626:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 8015628:	687b      	ldr	r3, [r7, #4]
 801562a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801562e:	2b07      	cmp	r3, #7
 8015630:	d10a      	bne.n	8015648 <RegionAS923ComputeRxWindowParameters+0x5c>
    { // FSK
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesAS923[rxConfigParams->Datarate] );
 8015632:	687b      	ldr	r3, [r7, #4]
 8015634:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015638:	461a      	mov	r2, r3
 801563a:	4b17      	ldr	r3, [pc, #92]	@ (8015698 <RegionAS923ComputeRxWindowParameters+0xac>)
 801563c:	5c9b      	ldrb	r3, [r3, r2]
 801563e:	4618      	mov	r0, r3
 8015640:	f001 f9f0 	bl	8016a24 <RegionCommonComputeSymbolTimeFsk>
 8015644:	6178      	str	r0, [r7, #20]
 8015646:	e011      	b.n	801566c <RegionAS923ComputeRxWindowParameters+0x80>
    }
    else
    { // LoRa
        tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesAS923[rxConfigParams->Datarate], BandwidthsAS923[rxConfigParams->Datarate] );
 8015648:	687b      	ldr	r3, [r7, #4]
 801564a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801564e:	461a      	mov	r2, r3
 8015650:	4b11      	ldr	r3, [pc, #68]	@ (8015698 <RegionAS923ComputeRxWindowParameters+0xac>)
 8015652:	5c9a      	ldrb	r2, [r3, r2]
 8015654:	687b      	ldr	r3, [r7, #4]
 8015656:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801565a:	4619      	mov	r1, r3
 801565c:	4b0d      	ldr	r3, [pc, #52]	@ (8015694 <RegionAS923ComputeRxWindowParameters+0xa8>)
 801565e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015662:	4619      	mov	r1, r3
 8015664:	4610      	mov	r0, r2
 8015666:	f001 f9c7 	bl	80169f8 <RegionCommonComputeSymbolTimeLoRa>
 801566a:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801566c:	4b0b      	ldr	r3, [pc, #44]	@ (801569c <RegionAS923ComputeRxWindowParameters+0xb0>)
 801566e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8015670:	4798      	blx	r3
 8015672:	687b      	ldr	r3, [r7, #4]
 8015674:	3308      	adds	r3, #8
 8015676:	687a      	ldr	r2, [r7, #4]
 8015678:	320c      	adds	r2, #12
 801567a:	7bb9      	ldrb	r1, [r7, #14]
 801567c:	9201      	str	r2, [sp, #4]
 801567e:	9300      	str	r3, [sp, #0]
 8015680:	4603      	mov	r3, r0
 8015682:	68ba      	ldr	r2, [r7, #8]
 8015684:	6978      	ldr	r0, [r7, #20]
 8015686:	f001 f9dd 	bl	8016a44 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_AS923 */
}
 801568a:	bf00      	nop
 801568c:	3718      	adds	r7, #24
 801568e:	46bd      	mov	sp, r7
 8015690:	bd80      	pop	{r7, pc}
 8015692:	bf00      	nop
 8015694:	0801f464 	.word	0x0801f464
 8015698:	0801f45c 	.word	0x0801f45c
 801569c:	0801f51c 	.word	0x0801f51c

080156a0 <RegionAS923RxConfig>:

bool RegionAS923RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 80156a0:	b5b0      	push	{r4, r5, r7, lr}
 80156a2:	b090      	sub	sp, #64	@ 0x40
 80156a4:	af0a      	add	r7, sp, #40	@ 0x28
 80156a6:	6078      	str	r0, [r7, #4]
 80156a8:	6039      	str	r1, [r7, #0]
#if defined( REGION_AS923 )
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 80156aa:	687b      	ldr	r3, [r7, #4]
 80156ac:	785b      	ldrb	r3, [r3, #1]
 80156ae:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 80156b0:	2300      	movs	r3, #0
 80156b2:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 80156b4:	2300      	movs	r3, #0
 80156b6:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 80156b8:	687b      	ldr	r3, [r7, #4]
 80156ba:	685b      	ldr	r3, [r3, #4]
 80156bc:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 80156be:	4b5a      	ldr	r3, [pc, #360]	@ (8015828 <RegionAS923RxConfig+0x188>)
 80156c0:	685b      	ldr	r3, [r3, #4]
 80156c2:	4798      	blx	r3
 80156c4:	4603      	mov	r3, r0
 80156c6:	2b00      	cmp	r3, #0
 80156c8:	d001      	beq.n	80156ce <RegionAS923RxConfig+0x2e>
    {
        return false;
 80156ca:	2300      	movs	r3, #0
 80156cc:	e0a8      	b.n	8015820 <RegionAS923RxConfig+0x180>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 80156ce:	687b      	ldr	r3, [r7, #4]
 80156d0:	7cdb      	ldrb	r3, [r3, #19]
 80156d2:	2b00      	cmp	r3, #0
 80156d4:	d126      	bne.n	8015724 <RegionAS923RxConfig+0x84>
    {
        // Apply window 1 frequency
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 80156d6:	4b55      	ldr	r3, [pc, #340]	@ (801582c <RegionAS923RxConfig+0x18c>)
 80156d8:	681a      	ldr	r2, [r3, #0]
 80156da:	687b      	ldr	r3, [r7, #4]
 80156dc:	781b      	ldrb	r3, [r3, #0]
 80156de:	4619      	mov	r1, r3
 80156e0:	460b      	mov	r3, r1
 80156e2:	005b      	lsls	r3, r3, #1
 80156e4:	440b      	add	r3, r1
 80156e6:	009b      	lsls	r3, r3, #2
 80156e8:	4413      	add	r3, r2
 80156ea:	681b      	ldr	r3, [r3, #0]
 80156ec:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency != 0 )
 80156ee:	4b4f      	ldr	r3, [pc, #316]	@ (801582c <RegionAS923RxConfig+0x18c>)
 80156f0:	681a      	ldr	r2, [r3, #0]
 80156f2:	687b      	ldr	r3, [r7, #4]
 80156f4:	781b      	ldrb	r3, [r3, #0]
 80156f6:	4619      	mov	r1, r3
 80156f8:	460b      	mov	r3, r1
 80156fa:	005b      	lsls	r3, r3, #1
 80156fc:	440b      	add	r3, r1
 80156fe:	009b      	lsls	r3, r3, #2
 8015700:	4413      	add	r3, r2
 8015702:	3304      	adds	r3, #4
 8015704:	681b      	ldr	r3, [r3, #0]
 8015706:	2b00      	cmp	r3, #0
 8015708:	d00c      	beq.n	8015724 <RegionAS923RxConfig+0x84>
        {
            frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency;
 801570a:	4b48      	ldr	r3, [pc, #288]	@ (801582c <RegionAS923RxConfig+0x18c>)
 801570c:	681a      	ldr	r2, [r3, #0]
 801570e:	687b      	ldr	r3, [r7, #4]
 8015710:	781b      	ldrb	r3, [r3, #0]
 8015712:	4619      	mov	r1, r3
 8015714:	460b      	mov	r3, r1
 8015716:	005b      	lsls	r3, r3, #1
 8015718:	440b      	add	r3, r1
 801571a:	009b      	lsls	r3, r3, #2
 801571c:	4413      	add	r3, r2
 801571e:	3304      	adds	r3, #4
 8015720:	681b      	ldr	r3, [r3, #0]
 8015722:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesAS923[dr];
 8015724:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015728:	4a41      	ldr	r2, [pc, #260]	@ (8015830 <RegionAS923RxConfig+0x190>)
 801572a:	5cd3      	ldrb	r3, [r2, r3]
 801572c:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801572e:	4b3e      	ldr	r3, [pc, #248]	@ (8015828 <RegionAS923RxConfig+0x188>)
 8015730:	68db      	ldr	r3, [r3, #12]
 8015732:	6938      	ldr	r0, [r7, #16]
 8015734:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 8015736:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801573a:	2b07      	cmp	r3, #7
 801573c:	d128      	bne.n	8015790 <RegionAS923RxConfig+0xf0>
    {
        modem = MODEM_FSK;
 801573e:	2300      	movs	r3, #0
 8015740:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 8015742:	4b39      	ldr	r3, [pc, #228]	@ (8015828 <RegionAS923RxConfig+0x188>)
 8015744:	699c      	ldr	r4, [r3, #24]
 8015746:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801574a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801574e:	fb02 f303 	mul.w	r3, r2, r3
 8015752:	4619      	mov	r1, r3
 8015754:	687b      	ldr	r3, [r7, #4]
 8015756:	689b      	ldr	r3, [r3, #8]
 8015758:	b29b      	uxth	r3, r3
 801575a:	687a      	ldr	r2, [r7, #4]
 801575c:	7c92      	ldrb	r2, [r2, #18]
 801575e:	7df8      	ldrb	r0, [r7, #23]
 8015760:	9209      	str	r2, [sp, #36]	@ 0x24
 8015762:	2200      	movs	r2, #0
 8015764:	9208      	str	r2, [sp, #32]
 8015766:	2200      	movs	r2, #0
 8015768:	9207      	str	r2, [sp, #28]
 801576a:	2200      	movs	r2, #0
 801576c:	9206      	str	r2, [sp, #24]
 801576e:	2201      	movs	r2, #1
 8015770:	9205      	str	r2, [sp, #20]
 8015772:	2200      	movs	r2, #0
 8015774:	9204      	str	r2, [sp, #16]
 8015776:	2200      	movs	r2, #0
 8015778:	9203      	str	r2, [sp, #12]
 801577a:	9302      	str	r3, [sp, #8]
 801577c:	2305      	movs	r3, #5
 801577e:	9301      	str	r3, [sp, #4]
 8015780:	4b2c      	ldr	r3, [pc, #176]	@ (8015834 <RegionAS923RxConfig+0x194>)
 8015782:	9300      	str	r3, [sp, #0]
 8015784:	2300      	movs	r3, #0
 8015786:	460a      	mov	r2, r1
 8015788:	f24c 3150 	movw	r1, #50000	@ 0xc350
 801578c:	47a0      	blx	r4
 801578e:	e024      	b.n	80157da <RegionAS923RxConfig+0x13a>
    }
    else
    {
        modem = MODEM_LORA;
 8015790:	2301      	movs	r3, #1
 8015792:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8015794:	4b24      	ldr	r3, [pc, #144]	@ (8015828 <RegionAS923RxConfig+0x188>)
 8015796:	699c      	ldr	r4, [r3, #24]
 8015798:	687b      	ldr	r3, [r7, #4]
 801579a:	789b      	ldrb	r3, [r3, #2]
 801579c:	461d      	mov	r5, r3
 801579e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80157a2:	687b      	ldr	r3, [r7, #4]
 80157a4:	689b      	ldr	r3, [r3, #8]
 80157a6:	b29b      	uxth	r3, r3
 80157a8:	687a      	ldr	r2, [r7, #4]
 80157aa:	7c92      	ldrb	r2, [r2, #18]
 80157ac:	7df8      	ldrb	r0, [r7, #23]
 80157ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80157b0:	2201      	movs	r2, #1
 80157b2:	9208      	str	r2, [sp, #32]
 80157b4:	2200      	movs	r2, #0
 80157b6:	9207      	str	r2, [sp, #28]
 80157b8:	2200      	movs	r2, #0
 80157ba:	9206      	str	r2, [sp, #24]
 80157bc:	2200      	movs	r2, #0
 80157be:	9205      	str	r2, [sp, #20]
 80157c0:	2200      	movs	r2, #0
 80157c2:	9204      	str	r2, [sp, #16]
 80157c4:	2200      	movs	r2, #0
 80157c6:	9203      	str	r2, [sp, #12]
 80157c8:	9302      	str	r3, [sp, #8]
 80157ca:	2308      	movs	r3, #8
 80157cc:	9301      	str	r3, [sp, #4]
 80157ce:	2300      	movs	r3, #0
 80157d0:	9300      	str	r3, [sp, #0]
 80157d2:	2301      	movs	r3, #1
 80157d4:	460a      	mov	r2, r1
 80157d6:	4629      	mov	r1, r5
 80157d8:	47a0      	blx	r4
    }

    /* ST_WORKAROUND_BEGIN: Keep repeater feature */
    if( rxConfig->RepeaterSupport == true )
 80157da:	687b      	ldr	r3, [r7, #4]
 80157dc:	7c5b      	ldrb	r3, [r3, #17]
 80157de:	2b00      	cmp	r3, #0
 80157e0:	d005      	beq.n	80157ee <RegionAS923RxConfig+0x14e>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterDwell0AS923[dr];
 80157e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80157e6:	4a14      	ldr	r2, [pc, #80]	@ (8015838 <RegionAS923RxConfig+0x198>)
 80157e8:	5cd3      	ldrb	r3, [r2, r3]
 80157ea:	75bb      	strb	r3, [r7, #22]
 80157ec:	e004      	b.n	80157f8 <RegionAS923RxConfig+0x158>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateDwell0AS923[dr];
 80157ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80157f2:	4a12      	ldr	r2, [pc, #72]	@ (801583c <RegionAS923RxConfig+0x19c>)
 80157f4:	5cd3      	ldrb	r3, [r2, r3]
 80157f6:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 80157f8:	4b0b      	ldr	r3, [pc, #44]	@ (8015828 <RegionAS923RxConfig+0x188>)
 80157fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80157fc:	7dba      	ldrb	r2, [r7, #22]
 80157fe:	320d      	adds	r2, #13
 8015800:	b2d1      	uxtb	r1, r2
 8015802:	7dfa      	ldrb	r2, [r7, #23]
 8015804:	4610      	mov	r0, r2
 8015806:	4798      	blx	r3
    /* ST_WORKAROUND_END */

    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8015808:	687b      	ldr	r3, [r7, #4]
 801580a:	7cdb      	ldrb	r3, [r3, #19]
 801580c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8015810:	6939      	ldr	r1, [r7, #16]
 8015812:	4618      	mov	r0, r3
 8015814:	f001 fb90 	bl	8016f38 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 8015818:	683b      	ldr	r3, [r7, #0]
 801581a:	7bfa      	ldrb	r2, [r7, #15]
 801581c:	701a      	strb	r2, [r3, #0]
    return true;
 801581e:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AS923 */
}
 8015820:	4618      	mov	r0, r3
 8015822:	3718      	adds	r7, #24
 8015824:	46bd      	mov	sp, r7
 8015826:	bdb0      	pop	{r4, r5, r7, pc}
 8015828:	0801f51c 	.word	0x0801f51c
 801582c:	20001be8 	.word	0x20001be8
 8015830:	0801f45c 	.word	0x0801f45c
 8015834:	00014585 	.word	0x00014585
 8015838:	0801f48c 	.word	0x0801f48c
 801583c:	0801f484 	.word	0x0801f484

08015840 <RegionAS923TxConfig>:

bool RegionAS923TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8015840:	b590      	push	{r4, r7, lr}
 8015842:	b093      	sub	sp, #76	@ 0x4c
 8015844:	af0a      	add	r7, sp, #40	@ 0x28
 8015846:	60f8      	str	r0, [r7, #12]
 8015848:	60b9      	str	r1, [r7, #8]
 801584a:	607a      	str	r2, [r7, #4]
#if defined( REGION_AS923 )
    RadioModems_t modem;
    int8_t phyDr = DataratesAS923[txConfig->Datarate];
 801584c:	68fb      	ldr	r3, [r7, #12]
 801584e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015852:	461a      	mov	r2, r3
 8015854:	4b5d      	ldr	r3, [pc, #372]	@ (80159cc <RegionAS923TxConfig+0x18c>)
 8015856:	5c9b      	ldrb	r3, [r3, r2]
 8015858:	77bb      	strb	r3, [r7, #30]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 801585a:	68fb      	ldr	r3, [r7, #12]
 801585c:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8015860:	4b5b      	ldr	r3, [pc, #364]	@ (80159d0 <RegionAS923TxConfig+0x190>)
 8015862:	681a      	ldr	r2, [r3, #0]
 8015864:	4b5b      	ldr	r3, [pc, #364]	@ (80159d4 <RegionAS923TxConfig+0x194>)
 8015866:	6819      	ldr	r1, [r3, #0]
 8015868:	68fb      	ldr	r3, [r7, #12]
 801586a:	781b      	ldrb	r3, [r3, #0]
 801586c:	461c      	mov	r4, r3
 801586e:	4623      	mov	r3, r4
 8015870:	005b      	lsls	r3, r3, #1
 8015872:	4423      	add	r3, r4
 8015874:	009b      	lsls	r3, r3, #2
 8015876:	440b      	add	r3, r1
 8015878:	3309      	adds	r3, #9
 801587a:	781b      	ldrb	r3, [r3, #0]
 801587c:	4619      	mov	r1, r3
 801587e:	460b      	mov	r3, r1
 8015880:	005b      	lsls	r3, r3, #1
 8015882:	440b      	add	r3, r1
 8015884:	00db      	lsls	r3, r3, #3
 8015886:	4413      	add	r3, r2
 8015888:	f993 3002 	ldrsb.w	r3, [r3, #2]
 801588c:	4619      	mov	r1, r3
 801588e:	f001 fb20 	bl	8016ed2 <RegionCommonLimitTxPower>
 8015892:	4603      	mov	r3, r0
 8015894:	777b      	strb	r3, [r7, #29]
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsAS923 );
 8015896:	68fb      	ldr	r3, [r7, #12]
 8015898:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801589c:	494e      	ldr	r1, [pc, #312]	@ (80159d8 <RegionAS923TxConfig+0x198>)
 801589e:	4618      	mov	r0, r3
 80158a0:	f001 fb2c 	bl	8016efc <RegionCommonGetBandwidth>
 80158a4:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 80158a6:	2300      	movs	r3, #0
 80158a8:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 80158aa:	68fb      	ldr	r3, [r7, #12]
 80158ac:	6859      	ldr	r1, [r3, #4]
 80158ae:	68fb      	ldr	r3, [r7, #12]
 80158b0:	689a      	ldr	r2, [r3, #8]
 80158b2:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80158b6:	4618      	mov	r0, r3
 80158b8:	f001 f97c 	bl	8016bb4 <RegionCommonComputeTxPower>
 80158bc:	4603      	mov	r3, r0
 80158be:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 80158c0:	4b46      	ldr	r3, [pc, #280]	@ (80159dc <RegionAS923TxConfig+0x19c>)
 80158c2:	68da      	ldr	r2, [r3, #12]
 80158c4:	4b43      	ldr	r3, [pc, #268]	@ (80159d4 <RegionAS923TxConfig+0x194>)
 80158c6:	6819      	ldr	r1, [r3, #0]
 80158c8:	68fb      	ldr	r3, [r7, #12]
 80158ca:	781b      	ldrb	r3, [r3, #0]
 80158cc:	4618      	mov	r0, r3
 80158ce:	4603      	mov	r3, r0
 80158d0:	005b      	lsls	r3, r3, #1
 80158d2:	4403      	add	r3, r0
 80158d4:	009b      	lsls	r3, r3, #2
 80158d6:	440b      	add	r3, r1
 80158d8:	681b      	ldr	r3, [r3, #0]
 80158da:	4618      	mov	r0, r3
 80158dc:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 80158de:	68fb      	ldr	r3, [r7, #12]
 80158e0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80158e4:	2b07      	cmp	r3, #7
 80158e6:	d124      	bne.n	8015932 <RegionAS923TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 80158e8:	2300      	movs	r3, #0
 80158ea:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 80158ec:	4b3b      	ldr	r3, [pc, #236]	@ (80159dc <RegionAS923TxConfig+0x19c>)
 80158ee:	69dc      	ldr	r4, [r3, #28]
 80158f0:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80158f4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80158f8:	fb02 f303 	mul.w	r3, r2, r3
 80158fc:	461a      	mov	r2, r3
 80158fe:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8015902:	7ff8      	ldrb	r0, [r7, #31]
 8015904:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8015908:	9308      	str	r3, [sp, #32]
 801590a:	2300      	movs	r3, #0
 801590c:	9307      	str	r3, [sp, #28]
 801590e:	2300      	movs	r3, #0
 8015910:	9306      	str	r3, [sp, #24]
 8015912:	2300      	movs	r3, #0
 8015914:	9305      	str	r3, [sp, #20]
 8015916:	2301      	movs	r3, #1
 8015918:	9304      	str	r3, [sp, #16]
 801591a:	2300      	movs	r3, #0
 801591c:	9303      	str	r3, [sp, #12]
 801591e:	2305      	movs	r3, #5
 8015920:	9302      	str	r3, [sp, #8]
 8015922:	2300      	movs	r3, #0
 8015924:	9301      	str	r3, [sp, #4]
 8015926:	9200      	str	r2, [sp, #0]
 8015928:	69bb      	ldr	r3, [r7, #24]
 801592a:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 801592e:	47a0      	blx	r4
 8015930:	e01d      	b.n	801596e <RegionAS923TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 8015932:	2301      	movs	r3, #1
 8015934:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8015936:	4b29      	ldr	r3, [pc, #164]	@ (80159dc <RegionAS923TxConfig+0x19c>)
 8015938:	69dc      	ldr	r4, [r3, #28]
 801593a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801593e:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8015942:	7ff8      	ldrb	r0, [r7, #31]
 8015944:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8015948:	9208      	str	r2, [sp, #32]
 801594a:	2200      	movs	r2, #0
 801594c:	9207      	str	r2, [sp, #28]
 801594e:	2200      	movs	r2, #0
 8015950:	9206      	str	r2, [sp, #24]
 8015952:	2200      	movs	r2, #0
 8015954:	9205      	str	r2, [sp, #20]
 8015956:	2201      	movs	r2, #1
 8015958:	9204      	str	r2, [sp, #16]
 801595a:	2200      	movs	r2, #0
 801595c:	9203      	str	r2, [sp, #12]
 801595e:	2208      	movs	r2, #8
 8015960:	9202      	str	r2, [sp, #8]
 8015962:	2201      	movs	r2, #1
 8015964:	9201      	str	r2, [sp, #4]
 8015966:	9300      	str	r3, [sp, #0]
 8015968:	69bb      	ldr	r3, [r7, #24]
 801596a:	2200      	movs	r2, #0
 801596c:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801596e:	4b19      	ldr	r3, [pc, #100]	@ (80159d4 <RegionAS923TxConfig+0x194>)
 8015970:	681a      	ldr	r2, [r3, #0]
 8015972:	68fb      	ldr	r3, [r7, #12]
 8015974:	781b      	ldrb	r3, [r3, #0]
 8015976:	4619      	mov	r1, r3
 8015978:	460b      	mov	r3, r1
 801597a:	005b      	lsls	r3, r3, #1
 801597c:	440b      	add	r3, r1
 801597e:	009b      	lsls	r3, r3, #2
 8015980:	4413      	add	r3, r2
 8015982:	681a      	ldr	r2, [r3, #0]
 8015984:	68fb      	ldr	r3, [r7, #12]
 8015986:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801598a:	4619      	mov	r1, r3
 801598c:	4610      	mov	r0, r2
 801598e:	f001 fb05 	bl	8016f9c <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8015992:	68fb      	ldr	r3, [r7, #12]
 8015994:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8015998:	68fb      	ldr	r3, [r7, #12]
 801599a:	899b      	ldrh	r3, [r3, #12]
 801599c:	4619      	mov	r1, r3
 801599e:	4610      	mov	r0, r2
 80159a0:	f7ff fa64 	bl	8014e6c <GetTimeOnAir>
 80159a4:	4602      	mov	r2, r0
 80159a6:	687b      	ldr	r3, [r7, #4]
 80159a8:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 80159aa:	4b0c      	ldr	r3, [pc, #48]	@ (80159dc <RegionAS923TxConfig+0x19c>)
 80159ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80159ae:	68fa      	ldr	r2, [r7, #12]
 80159b0:	8992      	ldrh	r2, [r2, #12]
 80159b2:	b2d1      	uxtb	r1, r2
 80159b4:	7ffa      	ldrb	r2, [r7, #31]
 80159b6:	4610      	mov	r0, r2
 80159b8:	4798      	blx	r3

    *txPower = txPowerLimited;
 80159ba:	68bb      	ldr	r3, [r7, #8]
 80159bc:	7f7a      	ldrb	r2, [r7, #29]
 80159be:	701a      	strb	r2, [r3, #0]
    return true;
 80159c0:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AS923 */
}
 80159c2:	4618      	mov	r0, r3
 80159c4:	3724      	adds	r7, #36	@ 0x24
 80159c6:	46bd      	mov	sp, r7
 80159c8:	bd90      	pop	{r4, r7, pc}
 80159ca:	bf00      	nop
 80159cc:	0801f45c 	.word	0x0801f45c
 80159d0:	20001bec 	.word	0x20001bec
 80159d4:	20001be8 	.word	0x20001be8
 80159d8:	0801f464 	.word	0x0801f464
 80159dc:	0801f51c 	.word	0x0801f51c

080159e0 <RegionAS923LinkAdrReq>:

uint8_t RegionAS923LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80159e0:	b590      	push	{r4, r7, lr}
 80159e2:	b093      	sub	sp, #76	@ 0x4c
 80159e4:	af00      	add	r7, sp, #0
 80159e6:	60f8      	str	r0, [r7, #12]
 80159e8:	60b9      	str	r1, [r7, #8]
 80159ea:	607a      	str	r2, [r7, #4]
 80159ec:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 80159ee:	2307      	movs	r3, #7
 80159f0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#if defined( REGION_AS923 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 80159f4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80159f8:	2200      	movs	r2, #0
 80159fa:	601a      	str	r2, [r3, #0]
 80159fc:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 80159fe:	2300      	movs	r3, #0
 8015a00:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    uint8_t bytesProcessed = 0;
 8015a04:	2300      	movs	r3, #0
 8015a06:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    uint16_t chMask = 0;
 8015a0a:	2300      	movs	r3, #0
 8015a0c:	877b      	strh	r3, [r7, #58]	@ 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8015a0e:	e085      	b.n	8015b1c <RegionAS923LinkAdrReq+0x13c>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8015a10:	68fb      	ldr	r3, [r7, #12]
 8015a12:	685a      	ldr	r2, [r3, #4]
 8015a14:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8015a18:	4413      	add	r3, r2
 8015a1a:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8015a1e:	4611      	mov	r1, r2
 8015a20:	4618      	mov	r0, r3
 8015a22:	f000 ff0f 	bl	8016844 <RegionCommonParseLinkAdrReq>
 8015a26:	4603      	mov	r3, r0
 8015a28:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

        if( nextIndex == 0 )
 8015a2c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8015a30:	2b00      	cmp	r3, #0
 8015a32:	d07b      	beq.n	8015b2c <RegionAS923LinkAdrReq+0x14c>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8015a34:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8015a38:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8015a3c:	4413      	add	r3, r2
 8015a3e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8015a42:	2307      	movs	r3, #7
 8015a44:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 8015a48:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8015a4c:	877b      	strh	r3, [r7, #58]	@ 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 8015a4e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8015a52:	2b00      	cmp	r3, #0
 8015a54:	d109      	bne.n	8015a6a <RegionAS923LinkAdrReq+0x8a>
 8015a56:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8015a58:	2b00      	cmp	r3, #0
 8015a5a:	d106      	bne.n	8015a6a <RegionAS923LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 8015a5c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015a60:	f023 0301 	bic.w	r3, r3, #1
 8015a64:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8015a68:	e058      	b.n	8015b1c <RegionAS923LinkAdrReq+0x13c>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 8015a6a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8015a6e:	2b00      	cmp	r3, #0
 8015a70:	d003      	beq.n	8015a7a <RegionAS923LinkAdrReq+0x9a>
 8015a72:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8015a76:	2b05      	cmp	r3, #5
 8015a78:	d903      	bls.n	8015a82 <RegionAS923LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 8015a7a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 8015a7e:	2b06      	cmp	r3, #6
 8015a80:	d906      	bls.n	8015a90 <RegionAS923LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 8015a82:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015a86:	f023 0301 	bic.w	r3, r3, #1
 8015a8a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8015a8e:	e045      	b.n	8015b1c <RegionAS923LinkAdrReq+0x13c>
        }
        else
        {
            for( uint8_t i = 0; i < AS923_MAX_NB_CHANNELS; i++ )
 8015a90:	2300      	movs	r3, #0
 8015a92:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8015a96:	e03d      	b.n	8015b14 <RegionAS923LinkAdrReq+0x134>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 8015a98:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8015a9c:	2b06      	cmp	r3, #6
 8015a9e:	d118      	bne.n	8015ad2 <RegionAS923LinkAdrReq+0xf2>
                {
                    if( RegionNvmGroup2->Channels[i].Frequency != 0 )
 8015aa0:	4b5f      	ldr	r3, [pc, #380]	@ (8015c20 <RegionAS923LinkAdrReq+0x240>)
 8015aa2:	6819      	ldr	r1, [r3, #0]
 8015aa4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8015aa8:	4613      	mov	r3, r2
 8015aaa:	005b      	lsls	r3, r3, #1
 8015aac:	4413      	add	r3, r2
 8015aae:	009b      	lsls	r3, r3, #2
 8015ab0:	440b      	add	r3, r1
 8015ab2:	681b      	ldr	r3, [r3, #0]
 8015ab4:	2b00      	cmp	r3, #0
 8015ab6:	d028      	beq.n	8015b0a <RegionAS923LinkAdrReq+0x12a>
                    {
                        chMask |= 1 << i;
 8015ab8:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8015abc:	2201      	movs	r2, #1
 8015abe:	fa02 f303 	lsl.w	r3, r2, r3
 8015ac2:	b21a      	sxth	r2, r3
 8015ac4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8015ac6:	b21b      	sxth	r3, r3
 8015ac8:	4313      	orrs	r3, r2
 8015aca:	b21b      	sxth	r3, r3
 8015acc:	b29b      	uxth	r3, r3
 8015ace:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8015ad0:	e01b      	b.n	8015b0a <RegionAS923LinkAdrReq+0x12a>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8015ad2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8015ad4:	461a      	mov	r2, r3
 8015ad6:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8015ada:	fa42 f303 	asr.w	r3, r2, r3
 8015ade:	f003 0301 	and.w	r3, r3, #1
 8015ae2:	2b00      	cmp	r3, #0
 8015ae4:	d011      	beq.n	8015b0a <RegionAS923LinkAdrReq+0x12a>
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 8015ae6:	4b4e      	ldr	r3, [pc, #312]	@ (8015c20 <RegionAS923LinkAdrReq+0x240>)
 8015ae8:	6819      	ldr	r1, [r3, #0]
 8015aea:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8015aee:	4613      	mov	r3, r2
 8015af0:	005b      	lsls	r3, r3, #1
 8015af2:	4413      	add	r3, r2
 8015af4:	009b      	lsls	r3, r3, #2
 8015af6:	440b      	add	r3, r1
 8015af8:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8015afa:	2b00      	cmp	r3, #0
 8015afc:	d105      	bne.n	8015b0a <RegionAS923LinkAdrReq+0x12a>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 8015afe:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015b02:	f023 0301 	bic.w	r3, r3, #1
 8015b06:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            for( uint8_t i = 0; i < AS923_MAX_NB_CHANNELS; i++ )
 8015b0a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8015b0e:	3301      	adds	r3, #1
 8015b10:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8015b14:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8015b18:	2b0f      	cmp	r3, #15
 8015b1a:	d9bd      	bls.n	8015a98 <RegionAS923LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8015b1c:	68fb      	ldr	r3, [r7, #12]
 8015b1e:	7a1b      	ldrb	r3, [r3, #8]
 8015b20:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8015b24:	429a      	cmp	r2, r3
 8015b26:	f4ff af73 	bcc.w	8015a10 <RegionAS923LinkAdrReq+0x30>
 8015b2a:	e000      	b.n	8015b2e <RegionAS923LinkAdrReq+0x14e>
            break; // break loop, since no more request has been found
 8015b2c:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8015b2e:	2302      	movs	r3, #2
 8015b30:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8015b34:	68fb      	ldr	r3, [r7, #12]
 8015b36:	7a5b      	ldrb	r3, [r3, #9]
 8015b38:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    phyParam = RegionAS923GetPhyParam( &getPhy );
 8015b3c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8015b40:	4618      	mov	r0, r3
 8015b42:	f7ff f9e3 	bl	8014f0c <RegionAS923GetPhyParam>
 8015b46:	4603      	mov	r3, r0
 8015b48:	633b      	str	r3, [r7, #48]	@ 0x30

    linkAdrVerifyParams.Status = status;
 8015b4a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015b4e:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8015b50:	68fb      	ldr	r3, [r7, #12]
 8015b52:	7a9b      	ldrb	r3, [r3, #10]
 8015b54:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8015b56:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 8015b5a:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8015b5c:	f997 303e 	ldrsb.w	r3, [r7, #62]	@ 0x3e
 8015b60:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8015b62:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8015b66:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8015b68:	68fb      	ldr	r3, [r7, #12]
 8015b6a:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8015b6e:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8015b70:	68fb      	ldr	r3, [r7, #12]
 8015b72:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8015b76:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8015b78:	68fb      	ldr	r3, [r7, #12]
 8015b7a:	7b5b      	ldrb	r3, [r3, #13]
 8015b7c:	b25b      	sxtb	r3, r3
 8015b7e:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = AS923_MAX_NB_CHANNELS;
 8015b80:	2310      	movs	r3, #16
 8015b82:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 8015b84:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 8015b88:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8015b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b8c:	b25b      	sxtb	r3, r3
 8015b8e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MaxDatarate = AS923_TX_MAX_DATARATE;
 8015b92:	2307      	movs	r3, #7
 8015b94:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 8015b98:	4b21      	ldr	r3, [pc, #132]	@ (8015c20 <RegionAS923LinkAdrReq+0x240>)
 8015b9a:	681b      	ldr	r3, [r3, #0]
 8015b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MinTxPower = AS923_MIN_TX_POWER;
 8015b9e:	2307      	movs	r3, #7
 8015ba0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MaxTxPower = AS923_MAX_TX_POWER;
 8015ba4:	2300      	movs	r3, #0
 8015ba6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8015baa:	68fb      	ldr	r3, [r7, #12]
 8015bac:	681b      	ldr	r3, [r3, #0]
 8015bae:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8015bb0:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8015bb4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8015bb8:	1c9a      	adds	r2, r3, #2
 8015bba:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8015bbe:	1c59      	adds	r1, r3, #1
 8015bc0:	f107 0010 	add.w	r0, r7, #16
 8015bc4:	4623      	mov	r3, r4
 8015bc6:	f000 fe8f 	bl	80168e8 <RegionCommonLinkAdrReqVerifyParams>
 8015bca:	4603      	mov	r3, r0
 8015bcc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8015bd0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015bd4:	2b07      	cmp	r3, #7
 8015bd6:	d10d      	bne.n	8015bf4 <RegionAS923LinkAdrReq+0x214>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) RegionNvmGroup2->ChannelsMask, 0, sizeof( RegionNvmGroup2->ChannelsMask ) );
 8015bd8:	4b11      	ldr	r3, [pc, #68]	@ (8015c20 <RegionAS923LinkAdrReq+0x240>)
 8015bda:	681b      	ldr	r3, [r3, #0]
 8015bdc:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8015be0:	220c      	movs	r2, #12
 8015be2:	2100      	movs	r1, #0
 8015be4:	4618      	mov	r0, r3
 8015be6:	f001 fa73 	bl	80170d0 <memset1>
        // Update the channels mask
        RegionNvmGroup2->ChannelsMask[0] = chMask;
 8015bea:	4b0d      	ldr	r3, [pc, #52]	@ (8015c20 <RegionAS923LinkAdrReq+0x240>)
 8015bec:	681b      	ldr	r3, [r3, #0]
 8015bee:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8015bf0:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8015bf4:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 8015bf8:	68bb      	ldr	r3, [r7, #8]
 8015bfa:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8015bfc:	f997 203e 	ldrsb.w	r2, [r7, #62]	@ 0x3e
 8015c00:	687b      	ldr	r3, [r7, #4]
 8015c02:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8015c04:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8015c08:	683b      	ldr	r3, [r7, #0]
 8015c0a:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8015c0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8015c0e:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8015c12:	701a      	strb	r2, [r3, #0]

#endif /* REGION_AS923 */
    return status;
 8015c14:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8015c18:	4618      	mov	r0, r3
 8015c1a:	374c      	adds	r7, #76	@ 0x4c
 8015c1c:	46bd      	mov	sp, r7
 8015c1e:	bd90      	pop	{r4, r7, pc}
 8015c20:	20001be8 	.word	0x20001be8

08015c24 <RegionAS923RxParamSetupReq>:

uint8_t RegionAS923RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8015c24:	b580      	push	{r7, lr}
 8015c26:	b084      	sub	sp, #16
 8015c28:	af00      	add	r7, sp, #0
 8015c2a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8015c2c:	2307      	movs	r3, #7
 8015c2e:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_AS923 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 8015c30:	687b      	ldr	r3, [r7, #4]
 8015c32:	685b      	ldr	r3, [r3, #4]
 8015c34:	4618      	mov	r0, r3
 8015c36:	f7ff f8f3 	bl	8014e20 <VerifyRfFreq>
 8015c3a:	4603      	mov	r3, r0
 8015c3c:	f083 0301 	eor.w	r3, r3, #1
 8015c40:	b2db      	uxtb	r3, r3
 8015c42:	2b00      	cmp	r3, #0
 8015c44:	d003      	beq.n	8015c4e <RegionAS923RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 8015c46:	7bfb      	ldrb	r3, [r7, #15]
 8015c48:	f023 0301 	bic.w	r3, r3, #1
 8015c4c:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AS923_RX_MIN_DATARATE, AS923_RX_MAX_DATARATE ) == false )
 8015c4e:	687b      	ldr	r3, [r7, #4]
 8015c50:	f993 3000 	ldrsb.w	r3, [r3]
 8015c54:	2207      	movs	r2, #7
 8015c56:	2100      	movs	r1, #0
 8015c58:	4618      	mov	r0, r3
 8015c5a:	f000 fc32 	bl	80164c2 <RegionCommonValueInRange>
 8015c5e:	4603      	mov	r3, r0
 8015c60:	2b00      	cmp	r3, #0
 8015c62:	d103      	bne.n	8015c6c <RegionAS923RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 8015c64:	7bfb      	ldrb	r3, [r7, #15]
 8015c66:	f023 0302 	bic.w	r3, r3, #2
 8015c6a:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, AS923_MIN_RX1_DR_OFFSET, AS923_MAX_RX1_DR_OFFSET ) == false )
 8015c6c:	687b      	ldr	r3, [r7, #4]
 8015c6e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015c72:	2207      	movs	r2, #7
 8015c74:	2100      	movs	r1, #0
 8015c76:	4618      	mov	r0, r3
 8015c78:	f000 fc23 	bl	80164c2 <RegionCommonValueInRange>
 8015c7c:	4603      	mov	r3, r0
 8015c7e:	2b00      	cmp	r3, #0
 8015c80:	d103      	bne.n	8015c8a <RegionAS923RxParamSetupReq+0x66>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8015c82:	7bfb      	ldrb	r3, [r7, #15]
 8015c84:	f023 0304 	bic.w	r3, r3, #4
 8015c88:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_AS923 */
    return status;
 8015c8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8015c8c:	4618      	mov	r0, r3
 8015c8e:	3710      	adds	r7, #16
 8015c90:	46bd      	mov	sp, r7
 8015c92:	bd80      	pop	{r7, pc}

08015c94 <RegionAS923NewChannelReq>:

int8_t RegionAS923NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8015c94:	b580      	push	{r7, lr}
 8015c96:	b086      	sub	sp, #24
 8015c98:	af00      	add	r7, sp, #0
 8015c9a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8015c9c:	2303      	movs	r3, #3
 8015c9e:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 8015ca0:	687b      	ldr	r3, [r7, #4]
 8015ca2:	681b      	ldr	r3, [r3, #0]
 8015ca4:	681b      	ldr	r3, [r3, #0]
 8015ca6:	2b00      	cmp	r3, #0
 8015ca8:	d114      	bne.n	8015cd4 <RegionAS923NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 8015caa:	687b      	ldr	r3, [r7, #4]
 8015cac:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8015cb0:	b2db      	uxtb	r3, r3
 8015cb2:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionAS923ChannelsRemove( &channelRemove ) == false )
 8015cb4:	f107 0308 	add.w	r3, r7, #8
 8015cb8:	4618      	mov	r0, r3
 8015cba:	f000 f9eb 	bl	8016094 <RegionAS923ChannelsRemove>
 8015cbe:	4603      	mov	r3, r0
 8015cc0:	f083 0301 	eor.w	r3, r3, #1
 8015cc4:	b2db      	uxtb	r3, r3
 8015cc6:	2b00      	cmp	r3, #0
 8015cc8:	d03b      	beq.n	8015d42 <RegionAS923NewChannelReq+0xae>
        {
            status &= 0xFC;
 8015cca:	7dfb      	ldrb	r3, [r7, #23]
 8015ccc:	f023 0303 	bic.w	r3, r3, #3
 8015cd0:	75fb      	strb	r3, [r7, #23]
 8015cd2:	e036      	b.n	8015d42 <RegionAS923NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 8015cd4:	687b      	ldr	r3, [r7, #4]
 8015cd6:	681b      	ldr	r3, [r3, #0]
 8015cd8:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 8015cda:	687b      	ldr	r3, [r7, #4]
 8015cdc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8015ce0:	b2db      	uxtb	r3, r3
 8015ce2:	743b      	strb	r3, [r7, #16]

        switch( RegionAS923ChannelAdd( &channelAdd ) )
 8015ce4:	f107 030c 	add.w	r3, r7, #12
 8015ce8:	4618      	mov	r0, r3
 8015cea:	f000 f937 	bl	8015f5c <RegionAS923ChannelAdd>
 8015cee:	4603      	mov	r3, r0
 8015cf0:	2b06      	cmp	r3, #6
 8015cf2:	d820      	bhi.n	8015d36 <RegionAS923NewChannelReq+0xa2>
 8015cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8015cfc <RegionAS923NewChannelReq+0x68>)
 8015cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015cfa:	bf00      	nop
 8015cfc:	08015d41 	.word	0x08015d41
 8015d00:	08015d37 	.word	0x08015d37
 8015d04:	08015d37 	.word	0x08015d37
 8015d08:	08015d37 	.word	0x08015d37
 8015d0c:	08015d19 	.word	0x08015d19
 8015d10:	08015d23 	.word	0x08015d23
 8015d14:	08015d2d 	.word	0x08015d2d
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 8015d18:	7dfb      	ldrb	r3, [r7, #23]
 8015d1a:	f023 0301 	bic.w	r3, r3, #1
 8015d1e:	75fb      	strb	r3, [r7, #23]
                break;
 8015d20:	e00f      	b.n	8015d42 <RegionAS923NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 8015d22:	7dfb      	ldrb	r3, [r7, #23]
 8015d24:	f023 0302 	bic.w	r3, r3, #2
 8015d28:	75fb      	strb	r3, [r7, #23]
                break;
 8015d2a:	e00a      	b.n	8015d42 <RegionAS923NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 8015d2c:	7dfb      	ldrb	r3, [r7, #23]
 8015d2e:	f023 0303 	bic.w	r3, r3, #3
 8015d32:	75fb      	strb	r3, [r7, #23]
                break;
 8015d34:	e005      	b.n	8015d42 <RegionAS923NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 8015d36:	7dfb      	ldrb	r3, [r7, #23]
 8015d38:	f023 0303 	bic.w	r3, r3, #3
 8015d3c:	75fb      	strb	r3, [r7, #23]
                break;
 8015d3e:	e000      	b.n	8015d42 <RegionAS923NewChannelReq+0xae>
                break;
 8015d40:	bf00      	nop
            }
        }
    }

    return status;
 8015d42:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015d46:	4618      	mov	r0, r3
 8015d48:	3718      	adds	r7, #24
 8015d4a:	46bd      	mov	sp, r7
 8015d4c:	bd80      	pop	{r7, pc}
 8015d4e:	bf00      	nop

08015d50 <RegionAS923TxParamSetupReq>:

int8_t RegionAS923TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8015d50:	b480      	push	{r7}
 8015d52:	b083      	sub	sp, #12
 8015d54:	af00      	add	r7, sp, #0
 8015d56:	6078      	str	r0, [r7, #4]
    // Accept the request
    return 0;
 8015d58:	2300      	movs	r3, #0
}
 8015d5a:	4618      	mov	r0, r3
 8015d5c:	370c      	adds	r7, #12
 8015d5e:	46bd      	mov	sp, r7
 8015d60:	bc80      	pop	{r7}
 8015d62:	4770      	bx	lr

08015d64 <RegionAS923DlChannelReq>:

int8_t RegionAS923DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8015d64:	b580      	push	{r7, lr}
 8015d66:	b084      	sub	sp, #16
 8015d68:	af00      	add	r7, sp, #0
 8015d6a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8015d6c:	2303      	movs	r3, #3
 8015d6e:	73fb      	strb	r3, [r7, #15]

#if defined( REGION_AS923 )
    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency ) == false )
 8015d70:	687b      	ldr	r3, [r7, #4]
 8015d72:	685b      	ldr	r3, [r3, #4]
 8015d74:	4618      	mov	r0, r3
 8015d76:	f7ff f853 	bl	8014e20 <VerifyRfFreq>
 8015d7a:	4603      	mov	r3, r0
 8015d7c:	f083 0301 	eor.w	r3, r3, #1
 8015d80:	b2db      	uxtb	r3, r3
 8015d82:	2b00      	cmp	r3, #0
 8015d84:	d003      	beq.n	8015d8e <RegionAS923DlChannelReq+0x2a>
    {
        status &= 0xFE;
 8015d86:	7bfb      	ldrb	r3, [r7, #15]
 8015d88:	f023 0301 	bic.w	r3, r3, #1
 8015d8c:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Frequency == 0 )
 8015d8e:	4b14      	ldr	r3, [pc, #80]	@ (8015de0 <RegionAS923DlChannelReq+0x7c>)
 8015d90:	681a      	ldr	r2, [r3, #0]
 8015d92:	687b      	ldr	r3, [r7, #4]
 8015d94:	781b      	ldrb	r3, [r3, #0]
 8015d96:	4619      	mov	r1, r3
 8015d98:	460b      	mov	r3, r1
 8015d9a:	005b      	lsls	r3, r3, #1
 8015d9c:	440b      	add	r3, r1
 8015d9e:	009b      	lsls	r3, r3, #2
 8015da0:	4413      	add	r3, r2
 8015da2:	681b      	ldr	r3, [r3, #0]
 8015da4:	2b00      	cmp	r3, #0
 8015da6:	d103      	bne.n	8015db0 <RegionAS923DlChannelReq+0x4c>
    {
        status &= 0xFD;
 8015da8:	7bfb      	ldrb	r3, [r7, #15]
 8015daa:	f023 0302 	bic.w	r3, r3, #2
 8015dae:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 8015db0:	7bfb      	ldrb	r3, [r7, #15]
 8015db2:	2b03      	cmp	r3, #3
 8015db4:	d10d      	bne.n	8015dd2 <RegionAS923DlChannelReq+0x6e>
    {
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 8015db6:	4b0a      	ldr	r3, [pc, #40]	@ (8015de0 <RegionAS923DlChannelReq+0x7c>)
 8015db8:	6819      	ldr	r1, [r3, #0]
 8015dba:	687b      	ldr	r3, [r7, #4]
 8015dbc:	781b      	ldrb	r3, [r3, #0]
 8015dbe:	4618      	mov	r0, r3
 8015dc0:	687b      	ldr	r3, [r7, #4]
 8015dc2:	685a      	ldr	r2, [r3, #4]
 8015dc4:	4603      	mov	r3, r0
 8015dc6:	005b      	lsls	r3, r3, #1
 8015dc8:	4403      	add	r3, r0
 8015dca:	009b      	lsls	r3, r3, #2
 8015dcc:	440b      	add	r3, r1
 8015dce:	3304      	adds	r3, #4
 8015dd0:	601a      	str	r2, [r3, #0]
    }

#endif /* REGION_AS923 */
    return status;
 8015dd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015dd6:	4618      	mov	r0, r3
 8015dd8:	3710      	adds	r7, #16
 8015dda:	46bd      	mov	sp, r7
 8015ddc:	bd80      	pop	{r7, pc}
 8015dde:	bf00      	nop
 8015de0:	20001be8 	.word	0x20001be8

08015de4 <RegionAS923AlternateDr>:

int8_t RegionAS923AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8015de4:	b480      	push	{r7}
 8015de6:	b083      	sub	sp, #12
 8015de8:	af00      	add	r7, sp, #0
 8015dea:	4603      	mov	r3, r0
 8015dec:	460a      	mov	r2, r1
 8015dee:	71fb      	strb	r3, [r7, #7]
 8015df0:	4613      	mov	r3, r2
 8015df2:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_AS923 )
    // Only AS923_DWELL_LIMIT_DATARATE is supported
    return AS923_DWELL_LIMIT_DATARATE;
 8015df4:	2302      	movs	r3, #2
#else
    return -1;
#endif /* REGION_AS923 */
}
 8015df6:	4618      	mov	r0, r3
 8015df8:	370c      	adds	r7, #12
 8015dfa:	46bd      	mov	sp, r7
 8015dfc:	bc80      	pop	{r7}
 8015dfe:	4770      	bx	lr

08015e00 <RegionAS923NextChannel>:

LoRaMacStatus_t RegionAS923NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8015e00:	b580      	push	{r7, lr}
 8015e02:	b09a      	sub	sp, #104	@ 0x68
 8015e04:	af02      	add	r7, sp, #8
 8015e06:	60f8      	str	r0, [r7, #12]
 8015e08:	60b9      	str	r1, [r7, #8]
 8015e0a:	607a      	str	r2, [r7, #4]
 8015e0c:	603b      	str	r3, [r7, #0]
#if defined( REGION_AS923 )
    uint8_t nbEnabledChannels = 0;
 8015e0e:	2300      	movs	r3, #0
 8015e10:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
    uint8_t nbRestrictedChannels = 0;
 8015e14:	2300      	movs	r3, #0
 8015e16:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    uint8_t enabledChannels[AS923_MAX_NB_CHANNELS] = { 0 };
 8015e1a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8015e1e:	2200      	movs	r2, #0
 8015e20:	601a      	str	r2, [r3, #0]
 8015e22:	605a      	str	r2, [r3, #4]
 8015e24:	609a      	str	r2, [r3, #8]
 8015e26:	60da      	str	r2, [r3, #12]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8015e28:	230c      	movs	r3, #12
 8015e2a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    uint16_t joinChannels = AS923_JOIN_CHANNELS;
 8015e2e:	2303      	movs	r3, #3
 8015e30:	827b      	strh	r3, [r7, #18]

    if( RegionCommonCountChannels( RegionNvmGroup2->ChannelsMask, 0, 1 ) == 0 )
 8015e32:	4b48      	ldr	r3, [pc, #288]	@ (8015f54 <RegionAS923NextChannel+0x154>)
 8015e34:	681b      	ldr	r3, [r3, #0]
 8015e36:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8015e3a:	2201      	movs	r2, #1
 8015e3c:	2100      	movs	r1, #0
 8015e3e:	4618      	mov	r0, r3
 8015e40:	f000 fb90 	bl	8016564 <RegionCommonCountChannels>
 8015e44:	4603      	mov	r3, r0
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	d10a      	bne.n	8015e60 <RegionAS923NextChannel+0x60>
    { // Reactivate default channels
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 );
 8015e4a:	4b42      	ldr	r3, [pc, #264]	@ (8015f54 <RegionAS923NextChannel+0x154>)
 8015e4c:	681b      	ldr	r3, [r3, #0]
 8015e4e:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 8015e52:	4b40      	ldr	r3, [pc, #256]	@ (8015f54 <RegionAS923NextChannel+0x154>)
 8015e54:	681b      	ldr	r3, [r3, #0]
 8015e56:	f042 0203 	orr.w	r2, r2, #3
 8015e5a:	b292      	uxth	r2, r2
 8015e5c:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8015e60:	68fb      	ldr	r3, [r7, #12]
 8015e62:	7a5b      	ldrb	r3, [r3, #9]
 8015e64:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8015e66:	68fb      	ldr	r3, [r7, #12]
 8015e68:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8015e6c:	b2db      	uxtb	r3, r3
 8015e6e:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8015e70:	4b38      	ldr	r3, [pc, #224]	@ (8015f54 <RegionAS923NextChannel+0x154>)
 8015e72:	681b      	ldr	r3, [r3, #0]
 8015e74:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8015e78:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8015e7a:	4b36      	ldr	r3, [pc, #216]	@ (8015f54 <RegionAS923NextChannel+0x154>)
 8015e7c:	681b      	ldr	r3, [r3, #0]
 8015e7e:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    countChannelsParams.Bands = RegionBands;
 8015e80:	4b35      	ldr	r3, [pc, #212]	@ (8015f58 <RegionAS923NextChannel+0x158>)
 8015e82:	681b      	ldr	r3, [r3, #0]
 8015e84:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = AS923_MAX_NB_CHANNELS;
 8015e86:	2310      	movs	r3, #16
 8015e88:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = &joinChannels;
 8015e8a:	f107 0312 	add.w	r3, r7, #18
 8015e8e:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8015e90:	68fb      	ldr	r3, [r7, #12]
 8015e92:	681b      	ldr	r3, [r3, #0]
 8015e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8015e96:	68fb      	ldr	r3, [r7, #12]
 8015e98:	685b      	ldr	r3, [r3, #4]
 8015e9a:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8015e9c:	68fb      	ldr	r3, [r7, #12]
 8015e9e:	7a9b      	ldrb	r3, [r3, #10]
 8015ea0:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = AS923_MAX_NB_BANDS;
 8015ea4:	2301      	movs	r3, #1
 8015ea6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8015eaa:	68fa      	ldr	r2, [r7, #12]
 8015eac:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8015eb0:	320c      	adds	r2, #12
 8015eb2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015eb6:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8015eba:	68fb      	ldr	r3, [r7, #12]
 8015ebc:	7d1b      	ldrb	r3, [r3, #20]
 8015ebe:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8015ec2:	68fb      	ldr	r3, [r7, #12]
 8015ec4:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8015ec8:	68fb      	ldr	r3, [r7, #12]
 8015eca:	8adb      	ldrh	r3, [r3, #22]
 8015ecc:	4619      	mov	r1, r3
 8015ece:	4610      	mov	r0, r2
 8015ed0:	f7fe ffcc 	bl	8014e6c <GetTimeOnAir>
 8015ed4:	4603      	mov	r3, r0
 8015ed6:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8015ed8:	f107 0314 	add.w	r3, r7, #20
 8015edc:	64bb      	str	r3, [r7, #72]	@ 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8015ede:	f107 015e 	add.w	r1, r7, #94	@ 0x5e
 8015ee2:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8015ee6:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8015eea:	687b      	ldr	r3, [r7, #4]
 8015eec:	9301      	str	r3, [sp, #4]
 8015eee:	f107 035d 	add.w	r3, r7, #93	@ 0x5d
 8015ef2:	9300      	str	r3, [sp, #0]
 8015ef4:	460b      	mov	r3, r1
 8015ef6:	6839      	ldr	r1, [r7, #0]
 8015ef8:	f000 ff4b 	bl	8016d92 <RegionCommonIdentifyChannels>
 8015efc:	4603      	mov	r3, r0
 8015efe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8015f02:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015f06:	2b00      	cmp	r3, #0
 8015f08:	d10e      	bne.n	8015f28 <RegionAS923NextChannel+0x128>
        // Even if one or more channels are available according to the channel plan, no free channel
        // was found during the LBT procedure.
        status = LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND;
#else
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8015f0a:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8015f0e:	3b01      	subs	r3, #1
 8015f10:	4619      	mov	r1, r3
 8015f12:	2000      	movs	r0, #0
 8015f14:	f001 f88a 	bl	801702c <randr>
 8015f18:	4603      	mov	r3, r0
 8015f1a:	3360      	adds	r3, #96	@ 0x60
 8015f1c:	443b      	add	r3, r7
 8015f1e:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8015f22:	68bb      	ldr	r3, [r7, #8]
 8015f24:	701a      	strb	r2, [r3, #0]
 8015f26:	e00e      	b.n	8015f46 <RegionAS923NextChannel+0x146>
#endif
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8015f28:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8015f2c:	2b0c      	cmp	r3, #12
 8015f2e:	d10a      	bne.n	8015f46 <RegionAS923NextChannel+0x146>
    {
        // Datarate not supported by any channel, restore defaults
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 );
 8015f30:	4b08      	ldr	r3, [pc, #32]	@ (8015f54 <RegionAS923NextChannel+0x154>)
 8015f32:	681b      	ldr	r3, [r3, #0]
 8015f34:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 8015f38:	4b06      	ldr	r3, [pc, #24]	@ (8015f54 <RegionAS923NextChannel+0x154>)
 8015f3a:	681b      	ldr	r3, [r3, #0]
 8015f3c:	f042 0203 	orr.w	r2, r2, #3
 8015f40:	b292      	uxth	r2, r2
 8015f42:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }
    return status;
 8015f46:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_AS923 */
}
 8015f4a:	4618      	mov	r0, r3
 8015f4c:	3760      	adds	r7, #96	@ 0x60
 8015f4e:	46bd      	mov	sp, r7
 8015f50:	bd80      	pop	{r7, pc}
 8015f52:	bf00      	nop
 8015f54:	20001be8 	.word	0x20001be8
 8015f58:	20001bec 	.word	0x20001bec

08015f5c <RegionAS923ChannelAdd>:

LoRaMacStatus_t RegionAS923ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8015f5c:	b580      	push	{r7, lr}
 8015f5e:	b084      	sub	sp, #16
 8015f60:	af00      	add	r7, sp, #0
 8015f62:	6078      	str	r0, [r7, #4]
#if defined( REGION_AS923 )
    bool drInvalid = false;
 8015f64:	2300      	movs	r3, #0
 8015f66:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 8015f68:	2300      	movs	r3, #0
 8015f6a:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	791b      	ldrb	r3, [r3, #4]
 8015f70:	737b      	strb	r3, [r7, #13]

    if( id < AS923_NUMB_DEFAULT_CHANNELS )
 8015f72:	7b7b      	ldrb	r3, [r7, #13]
 8015f74:	2b01      	cmp	r3, #1
 8015f76:	d801      	bhi.n	8015f7c <RegionAS923ChannelAdd+0x20>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8015f78:	2306      	movs	r3, #6
 8015f7a:	e085      	b.n	8016088 <RegionAS923ChannelAdd+0x12c>
    }

    if( id >= AS923_MAX_NB_CHANNELS )
 8015f7c:	7b7b      	ldrb	r3, [r7, #13]
 8015f7e:	2b0f      	cmp	r3, #15
 8015f80:	d901      	bls.n	8015f86 <RegionAS923ChannelAdd+0x2a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8015f82:	2303      	movs	r3, #3
 8015f84:	e080      	b.n	8016088 <RegionAS923ChannelAdd+0x12c>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, AS923_TX_MIN_DATARATE, AS923_TX_MAX_DATARATE ) == false )
 8015f86:	687b      	ldr	r3, [r7, #4]
 8015f88:	681b      	ldr	r3, [r3, #0]
 8015f8a:	7a1b      	ldrb	r3, [r3, #8]
 8015f8c:	f343 0303 	sbfx	r3, r3, #0, #4
 8015f90:	b25b      	sxtb	r3, r3
 8015f92:	2207      	movs	r2, #7
 8015f94:	2100      	movs	r1, #0
 8015f96:	4618      	mov	r0, r3
 8015f98:	f000 fa93 	bl	80164c2 <RegionCommonValueInRange>
 8015f9c:	4603      	mov	r3, r0
 8015f9e:	2b00      	cmp	r3, #0
 8015fa0:	d101      	bne.n	8015fa6 <RegionAS923ChannelAdd+0x4a>
    {
        drInvalid = true;
 8015fa2:	2301      	movs	r3, #1
 8015fa4:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, AS923_TX_MIN_DATARATE, AS923_TX_MAX_DATARATE ) == false )
 8015fa6:	687b      	ldr	r3, [r7, #4]
 8015fa8:	681b      	ldr	r3, [r3, #0]
 8015faa:	7a1b      	ldrb	r3, [r3, #8]
 8015fac:	f343 1303 	sbfx	r3, r3, #4, #4
 8015fb0:	b25b      	sxtb	r3, r3
 8015fb2:	2207      	movs	r2, #7
 8015fb4:	2100      	movs	r1, #0
 8015fb6:	4618      	mov	r0, r3
 8015fb8:	f000 fa83 	bl	80164c2 <RegionCommonValueInRange>
 8015fbc:	4603      	mov	r3, r0
 8015fbe:	2b00      	cmp	r3, #0
 8015fc0:	d101      	bne.n	8015fc6 <RegionAS923ChannelAdd+0x6a>
    {
        drInvalid = true;
 8015fc2:	2301      	movs	r3, #1
 8015fc4:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 8015fc6:	687b      	ldr	r3, [r7, #4]
 8015fc8:	681b      	ldr	r3, [r3, #0]
 8015fca:	7a1b      	ldrb	r3, [r3, #8]
 8015fcc:	f343 0303 	sbfx	r3, r3, #0, #4
 8015fd0:	b25a      	sxtb	r2, r3
 8015fd2:	687b      	ldr	r3, [r7, #4]
 8015fd4:	681b      	ldr	r3, [r3, #0]
 8015fd6:	7a1b      	ldrb	r3, [r3, #8]
 8015fd8:	f343 1303 	sbfx	r3, r3, #4, #4
 8015fdc:	b25b      	sxtb	r3, r3
 8015fde:	429a      	cmp	r2, r3
 8015fe0:	dd01      	ble.n	8015fe6 <RegionAS923ChannelAdd+0x8a>
    {
        drInvalid = true;
 8015fe2:	2301      	movs	r3, #1
 8015fe4:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 8015fe6:	7bbb      	ldrb	r3, [r7, #14]
 8015fe8:	f083 0301 	eor.w	r3, r3, #1
 8015fec:	b2db      	uxtb	r3, r3
 8015fee:	2b00      	cmp	r3, #0
 8015ff0:	d00d      	beq.n	801600e <RegionAS923ChannelAdd+0xb2>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency ) == false )
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	681b      	ldr	r3, [r3, #0]
 8015ff6:	681b      	ldr	r3, [r3, #0]
 8015ff8:	4618      	mov	r0, r3
 8015ffa:	f7fe ff11 	bl	8014e20 <VerifyRfFreq>
 8015ffe:	4603      	mov	r3, r0
 8016000:	f083 0301 	eor.w	r3, r3, #1
 8016004:	b2db      	uxtb	r3, r3
 8016006:	2b00      	cmp	r3, #0
 8016008:	d001      	beq.n	801600e <RegionAS923ChannelAdd+0xb2>
        {
            freqInvalid = true;
 801600a:	2301      	movs	r3, #1
 801600c:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 801600e:	7bfb      	ldrb	r3, [r7, #15]
 8016010:	2b00      	cmp	r3, #0
 8016012:	d004      	beq.n	801601e <RegionAS923ChannelAdd+0xc2>
 8016014:	7bbb      	ldrb	r3, [r7, #14]
 8016016:	2b00      	cmp	r3, #0
 8016018:	d001      	beq.n	801601e <RegionAS923ChannelAdd+0xc2>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 801601a:	2306      	movs	r3, #6
 801601c:	e034      	b.n	8016088 <RegionAS923ChannelAdd+0x12c>
    }
    if( drInvalid == true )
 801601e:	7bfb      	ldrb	r3, [r7, #15]
 8016020:	2b00      	cmp	r3, #0
 8016022:	d001      	beq.n	8016028 <RegionAS923ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 8016024:	2305      	movs	r3, #5
 8016026:	e02f      	b.n	8016088 <RegionAS923ChannelAdd+0x12c>
    }
    if( freqInvalid == true )
 8016028:	7bbb      	ldrb	r3, [r7, #14]
 801602a:	2b00      	cmp	r3, #0
 801602c:	d001      	beq.n	8016032 <RegionAS923ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 801602e:	2304      	movs	r3, #4
 8016030:	e02a      	b.n	8016088 <RegionAS923ChannelAdd+0x12c>
    }

    memcpy1( ( uint8_t* ) &(RegionNvmGroup2->Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( RegionNvmGroup2->Channels[id] ) );
 8016032:	4b17      	ldr	r3, [pc, #92]	@ (8016090 <RegionAS923ChannelAdd+0x134>)
 8016034:	6819      	ldr	r1, [r3, #0]
 8016036:	7b7a      	ldrb	r2, [r7, #13]
 8016038:	4613      	mov	r3, r2
 801603a:	005b      	lsls	r3, r3, #1
 801603c:	4413      	add	r3, r2
 801603e:	009b      	lsls	r3, r3, #2
 8016040:	18c8      	adds	r0, r1, r3
 8016042:	687b      	ldr	r3, [r7, #4]
 8016044:	681b      	ldr	r3, [r3, #0]
 8016046:	220c      	movs	r2, #12
 8016048:	4619      	mov	r1, r3
 801604a:	f001 f806 	bl	801705a <memcpy1>
    RegionNvmGroup2->Channels[id].Band = 0;
 801604e:	4b10      	ldr	r3, [pc, #64]	@ (8016090 <RegionAS923ChannelAdd+0x134>)
 8016050:	6819      	ldr	r1, [r3, #0]
 8016052:	7b7a      	ldrb	r2, [r7, #13]
 8016054:	4613      	mov	r3, r2
 8016056:	005b      	lsls	r3, r3, #1
 8016058:	4413      	add	r3, r2
 801605a:	009b      	lsls	r3, r3, #2
 801605c:	440b      	add	r3, r1
 801605e:	3309      	adds	r3, #9
 8016060:	2200      	movs	r2, #0
 8016062:	701a      	strb	r2, [r3, #0]
    RegionNvmGroup2->ChannelsMask[0] |= ( 1 << id );
 8016064:	4b0a      	ldr	r3, [pc, #40]	@ (8016090 <RegionAS923ChannelAdd+0x134>)
 8016066:	681b      	ldr	r3, [r3, #0]
 8016068:	f8b3 3360 	ldrh.w	r3, [r3, #864]	@ 0x360
 801606c:	b21a      	sxth	r2, r3
 801606e:	7b7b      	ldrb	r3, [r7, #13]
 8016070:	2101      	movs	r1, #1
 8016072:	fa01 f303 	lsl.w	r3, r1, r3
 8016076:	b21b      	sxth	r3, r3
 8016078:	4313      	orrs	r3, r2
 801607a:	b21a      	sxth	r2, r3
 801607c:	4b04      	ldr	r3, [pc, #16]	@ (8016090 <RegionAS923ChannelAdd+0x134>)
 801607e:	681b      	ldr	r3, [r3, #0]
 8016080:	b292      	uxth	r2, r2
 8016082:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    return LORAMAC_STATUS_OK;
 8016086:	2300      	movs	r3, #0
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_AS923 */
}
 8016088:	4618      	mov	r0, r3
 801608a:	3710      	adds	r7, #16
 801608c:	46bd      	mov	sp, r7
 801608e:	bd80      	pop	{r7, pc}
 8016090:	20001be8 	.word	0x20001be8

08016094 <RegionAS923ChannelsRemove>:

bool RegionAS923ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 8016094:	b580      	push	{r7, lr}
 8016096:	b086      	sub	sp, #24
 8016098:	af00      	add	r7, sp, #0
 801609a:	6078      	str	r0, [r7, #4]
#if defined( REGION_AS923 )
    uint8_t id = channelRemove->ChannelId;
 801609c:	687b      	ldr	r3, [r7, #4]
 801609e:	781b      	ldrb	r3, [r3, #0]
 80160a0:	75fb      	strb	r3, [r7, #23]

    if( id < AS923_NUMB_DEFAULT_CHANNELS )
 80160a2:	7dfb      	ldrb	r3, [r7, #23]
 80160a4:	2b01      	cmp	r3, #1
 80160a6:	d801      	bhi.n	80160ac <RegionAS923ChannelsRemove+0x18>
    {
        return false;
 80160a8:	2300      	movs	r3, #0
 80160aa:	e016      	b.n	80160da <RegionAS923ChannelsRemove+0x46>
    }

    // Remove the channel from the list of channels
    RegionNvmGroup2->Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 80160ac:	4b0d      	ldr	r3, [pc, #52]	@ (80160e4 <RegionAS923ChannelsRemove+0x50>)
 80160ae:	6819      	ldr	r1, [r3, #0]
 80160b0:	7dfa      	ldrb	r2, [r7, #23]
 80160b2:	4613      	mov	r3, r2
 80160b4:	005b      	lsls	r3, r3, #1
 80160b6:	4413      	add	r3, r2
 80160b8:	009b      	lsls	r3, r3, #2
 80160ba:	440b      	add	r3, r1
 80160bc:	461a      	mov	r2, r3
 80160be:	2300      	movs	r3, #0
 80160c0:	6013      	str	r3, [r2, #0]
 80160c2:	6053      	str	r3, [r2, #4]
 80160c4:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, AS923_MAX_NB_CHANNELS );
 80160c6:	4b07      	ldr	r3, [pc, #28]	@ (80160e4 <RegionAS923ChannelsRemove+0x50>)
 80160c8:	681b      	ldr	r3, [r3, #0]
 80160ca:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80160ce:	7df9      	ldrb	r1, [r7, #23]
 80160d0:	2210      	movs	r2, #16
 80160d2:	4618      	mov	r0, r3
 80160d4:	f000 fa12 	bl	80164fc <RegionCommonChanDisable>
 80160d8:	4603      	mov	r3, r0
#else
    return false;
#endif /* REGION_AS923 */
}
 80160da:	4618      	mov	r0, r3
 80160dc:	3718      	adds	r7, #24
 80160de:	46bd      	mov	sp, r7
 80160e0:	bd80      	pop	{r7, pc}
 80160e2:	bf00      	nop
 80160e4:	20001be8 	.word	0x20001be8

080160e8 <RegionAS923ApplyDrOffset>:
#endif /* REGION_AS923 */

}
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
uint8_t RegionAS923ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 80160e8:	b480      	push	{r7}
 80160ea:	b085      	sub	sp, #20
 80160ec:	af00      	add	r7, sp, #0
 80160ee:	4603      	mov	r3, r0
 80160f0:	71fb      	strb	r3, [r7, #7]
 80160f2:	460b      	mov	r3, r1
 80160f4:	71bb      	strb	r3, [r7, #6]
 80160f6:	4613      	mov	r3, r2
 80160f8:	717b      	strb	r3, [r7, #5]
#if defined( REGION_AS923 )
    // Initialize minDr
    int8_t minDr;

    if( downlinkDwellTime == 0 )
 80160fa:	79fb      	ldrb	r3, [r7, #7]
 80160fc:	2b00      	cmp	r3, #0
 80160fe:	d10a      	bne.n	8016116 <RegionAS923ApplyDrOffset+0x2e>
    {
        // Update the minDR for a downlink dwell time configuration of 0
        minDr = EffectiveRx1DrOffsetDownlinkDwell0AS923[dr][drOffset];
 8016100:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8016104:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8016108:	490b      	ldr	r1, [pc, #44]	@ (8016138 <RegionAS923ApplyDrOffset+0x50>)
 801610a:	00d2      	lsls	r2, r2, #3
 801610c:	440a      	add	r2, r1
 801610e:	4413      	add	r3, r2
 8016110:	781b      	ldrb	r3, [r3, #0]
 8016112:	73fb      	strb	r3, [r7, #15]
 8016114:	e009      	b.n	801612a <RegionAS923ApplyDrOffset+0x42>
    }
    else
    {
        // Update the minDR for a downlink dwell time configuration of 1
        minDr = EffectiveRx1DrOffsetDownlinkDwell1AS923[dr][drOffset];
 8016116:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801611a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801611e:	4907      	ldr	r1, [pc, #28]	@ (801613c <RegionAS923ApplyDrOffset+0x54>)
 8016120:	00d2      	lsls	r2, r2, #3
 8016122:	440a      	add	r2, r1
 8016124:	4413      	add	r3, r2
 8016126:	781b      	ldrb	r3, [r3, #0]
 8016128:	73fb      	strb	r3, [r7, #15]
    }

    return minDr;
 801612a:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_AS923 */

}
 801612c:	4618      	mov	r0, r3
 801612e:	3714      	adds	r7, #20
 8016130:	46bd      	mov	sp, r7
 8016132:	bc80      	pop	{r7}
 8016134:	4770      	bx	lr
 8016136:	bf00      	nop
 8016138:	0801f49c 	.word	0x0801f49c
 801613c:	0801f4dc 	.word	0x0801f4dc

08016140 <GetDutyCycle>:
#ifdef MW_LOG_ENABLED
static const char *EventRXSlotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8016140:	b480      	push	{r7}
 8016142:	b087      	sub	sp, #28
 8016144:	af00      	add	r7, sp, #0
 8016146:	60f8      	str	r0, [r7, #12]
 8016148:	4608      	mov	r0, r1
 801614a:	4639      	mov	r1, r7
 801614c:	e881 000c 	stmia.w	r1, {r2, r3}
 8016150:	4603      	mov	r3, r0
 8016152:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8016154:	68fb      	ldr	r3, [r7, #12]
 8016156:	881b      	ldrh	r3, [r3, #0]
 8016158:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 801615a:	7afb      	ldrb	r3, [r7, #11]
 801615c:	f083 0301 	eor.w	r3, r3, #1
 8016160:	b2db      	uxtb	r3, r3
 8016162:	2b00      	cmp	r3, #0
 8016164:	d01b      	beq.n	801619e <GetDutyCycle+0x5e>
    {
        uint16_t joinDutyCycle = BACKOFF_DC_24_HOURS;
 8016166:	f242 7310 	movw	r3, #10000	@ 0x2710
 801616a:	82bb      	strh	r3, [r7, #20]

        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 801616c:	683b      	ldr	r3, [r7, #0]
 801616e:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8016172:	d202      	bcs.n	801617a <GetDutyCycle+0x3a>
        {
            joinDutyCycle = BACKOFF_DC_1_HOUR;
 8016174:	2364      	movs	r3, #100	@ 0x64
 8016176:	82bb      	strh	r3, [r7, #20]
 8016178:	e00b      	b.n	8016192 <GetDutyCycle+0x52>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 801617a:	683b      	ldr	r3, [r7, #0]
 801617c:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 8016180:	4293      	cmp	r3, r2
 8016182:	d803      	bhi.n	801618c <GetDutyCycle+0x4c>
        {
            joinDutyCycle = BACKOFF_DC_10_HOURS;
 8016184:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8016188:	82bb      	strh	r3, [r7, #20]
 801618a:	e002      	b.n	8016192 <GetDutyCycle+0x52>
        }
        else
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
 801618c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8016190:	82bb      	strh	r3, [r7, #20]
        }
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8016192:	8aba      	ldrh	r2, [r7, #20]
 8016194:	8afb      	ldrh	r3, [r7, #22]
 8016196:	4293      	cmp	r3, r2
 8016198:	bf38      	it	cc
 801619a:	4613      	movcc	r3, r2
 801619c:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 801619e:	8afb      	ldrh	r3, [r7, #22]
 80161a0:	2b00      	cmp	r3, #0
 80161a2:	d101      	bne.n	80161a8 <GetDutyCycle+0x68>
    {
        dutyCycle = 1;
 80161a4:	2301      	movs	r3, #1
 80161a6:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 80161a8:	8afb      	ldrh	r3, [r7, #22]
}
 80161aa:	4618      	mov	r0, r3
 80161ac:	371c      	adds	r7, #28
 80161ae:	46bd      	mov	sp, r7
 80161b0:	bc80      	pop	{r7}
 80161b2:	4770      	bx	lr

080161b4 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 80161b4:	b580      	push	{r7, lr}
 80161b6:	b08e      	sub	sp, #56	@ 0x38
 80161b8:	af02      	add	r7, sp, #8
 80161ba:	60f8      	str	r0, [r7, #12]
 80161bc:	4608      	mov	r0, r1
 80161be:	4639      	mov	r1, r7
 80161c0:	e881 000c 	stmia.w	r1, {r2, r3}
 80161c4:	4603      	mov	r3, r0
 80161c6:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 80161c8:	68fb      	ldr	r3, [r7, #12]
 80161ca:	881b      	ldrh	r3, [r3, #0]
 80161cc:	857b      	strh	r3, [r7, #42]	@ 0x2a
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 80161ce:	4b4b      	ldr	r3, [pc, #300]	@ (80162fc <SetMaxTimeCredits+0x148>)
 80161d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimerTime_t elapsedTime = SysTimeToMs( elapsedTimeSinceStartup );
 80161d2:	463b      	mov	r3, r7
 80161d4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80161d8:	f004 fb7e 	bl	801a8d8 <SysTimeToMs>
 80161dc:	6278      	str	r0, [r7, #36]	@ 0x24
    SysTime_t timeDiff = { 0 };
 80161de:	f107 0314 	add.w	r3, r7, #20
 80161e2:	2200      	movs	r2, #0
 80161e4:	601a      	str	r2, [r3, #0]
 80161e6:	605a      	str	r2, [r3, #4]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 80161e8:	7af9      	ldrb	r1, [r7, #11]
 80161ea:	463b      	mov	r3, r7
 80161ec:	cb0c      	ldmia	r3, {r2, r3}
 80161ee:	68f8      	ldr	r0, [r7, #12]
 80161f0:	f7ff ffa6 	bl	8016140 <GetDutyCycle>
 80161f4:	4603      	mov	r3, r0
 80161f6:	857b      	strh	r3, [r7, #42]	@ 0x2a

    if( joined == false )
 80161f8:	7afb      	ldrb	r3, [r7, #11]
 80161fa:	f083 0301 	eor.w	r3, r3, #1
 80161fe:	b2db      	uxtb	r3, r3
 8016200:	2b00      	cmp	r3, #0
 8016202:	d062      	beq.n	80162ca <SetMaxTimeCredits+0x116>
    {
        if( dutyCycle == BACKOFF_DC_1_HOUR )
 8016204:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8016206:	2b64      	cmp	r3, #100	@ 0x64
 8016208:	d105      	bne.n	8016216 <SetMaxTimeCredits+0x62>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 801620a:	4b3c      	ldr	r3, [pc, #240]	@ (80162fc <SetMaxTimeCredits+0x148>)
 801620c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 801620e:	68fb      	ldr	r3, [r7, #12]
 8016210:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016212:	609a      	str	r2, [r3, #8]
 8016214:	e00b      	b.n	801622e <SetMaxTimeCredits+0x7a>
        }
        else if( dutyCycle == BACKOFF_DC_10_HOURS )
 8016216:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8016218:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801621c:	d105      	bne.n	801622a <SetMaxTimeCredits+0x76>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 10;
 801621e:	4b38      	ldr	r3, [pc, #224]	@ (8016300 <SetMaxTimeCredits+0x14c>)
 8016220:	62fb      	str	r3, [r7, #44]	@ 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 8016222:	68fb      	ldr	r3, [r7, #12]
 8016224:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016226:	609a      	str	r2, [r3, #8]
 8016228:	e001      	b.n	801622e <SetMaxTimeCredits+0x7a>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 24;
 801622a:	4b36      	ldr	r3, [pc, #216]	@ (8016304 <SetMaxTimeCredits+0x150>)
 801622c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        timeDiff = SysTimeSub( elapsedTimeSinceStartup, SysTimeFromMs( band->LastMaxCreditAssignTime ) );
 801622e:	68fb      	ldr	r3, [r7, #12]
 8016230:	689a      	ldr	r2, [r3, #8]
 8016232:	f107 031c 	add.w	r3, r7, #28
 8016236:	4611      	mov	r1, r2
 8016238:	4618      	mov	r0, r3
 801623a:	f004 fb75 	bl	801a928 <SysTimeFromMs>
 801623e:	f107 0014 	add.w	r0, r7, #20
 8016242:	6a3b      	ldr	r3, [r7, #32]
 8016244:	9300      	str	r3, [sp, #0]
 8016246:	69fb      	ldr	r3, [r7, #28]
 8016248:	463a      	mov	r2, r7
 801624a:	ca06      	ldmia	r2, {r1, r2}
 801624c:	f004 fa85 	bl	801a75a <SysTimeSub>

        // Verify if we have to assign the maximum credits in cases
        // of the preconditions have changed.
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 8016250:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8016254:	f083 0301 	eor.w	r3, r3, #1
 8016258:	b2db      	uxtb	r3, r3
 801625a:	2b00      	cmp	r3, #0
 801625c:	d006      	beq.n	801626c <SetMaxTimeCredits+0xb8>
 801625e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8016262:	f083 0301 	eor.w	r3, r3, #1
 8016266:	b2db      	uxtb	r3, r3
 8016268:	2b00      	cmp	r3, #0
 801626a:	d108      	bne.n	801627e <SetMaxTimeCredits+0xca>
            ( band->MaxTimeCredits != maxCredits ) ||
 801626c:	68fb      	ldr	r3, [r7, #12]
 801626e:	691b      	ldr	r3, [r3, #16]
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 8016270:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016272:	429a      	cmp	r2, r3
 8016274:	d103      	bne.n	801627e <SetMaxTimeCredits+0xca>
            ( timeDiff.Seconds >= BACKOFF_24_HOURS_IN_S ) )
 8016276:	697b      	ldr	r3, [r7, #20]
            ( band->MaxTimeCredits != maxCredits ) ||
 8016278:	4a23      	ldr	r2, [pc, #140]	@ (8016308 <SetMaxTimeCredits+0x154>)
 801627a:	4293      	cmp	r3, r2
 801627c:	d92f      	bls.n	80162de <SetMaxTimeCredits+0x12a>
        {
            band->TimeCredits = maxCredits;
 801627e:	68fb      	ldr	r3, [r7, #12]
 8016280:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016282:	60da      	str	r2, [r3, #12]

            if( elapsedTimeSinceStartup.Seconds >= BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 8016284:	683b      	ldr	r3, [r7, #0]
 8016286:	4a21      	ldr	r2, [pc, #132]	@ (801630c <SetMaxTimeCredits+0x158>)
 8016288:	4293      	cmp	r3, r2
 801628a:	d928      	bls.n	80162de <SetMaxTimeCredits+0x12a>
            {
                timeDiff.Seconds = ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S;
 801628c:	683b      	ldr	r3, [r7, #0]
 801628e:	f5a3 33f6 	sub.w	r3, r3, #125952	@ 0x1ec00
 8016292:	3b30      	subs	r3, #48	@ 0x30
 8016294:	4a1e      	ldr	r2, [pc, #120]	@ (8016310 <SetMaxTimeCredits+0x15c>)
 8016296:	fba2 2303 	umull	r2, r3, r2, r3
 801629a:	0c1b      	lsrs	r3, r3, #16
 801629c:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds *= BACKOFF_24_HOURS_IN_S;
 801629e:	697b      	ldr	r3, [r7, #20]
 80162a0:	4a1c      	ldr	r2, [pc, #112]	@ (8016314 <SetMaxTimeCredits+0x160>)
 80162a2:	fb02 f303 	mul.w	r3, r2, r3
 80162a6:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds += BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 80162a8:	697b      	ldr	r3, [r7, #20]
 80162aa:	f503 33f6 	add.w	r3, r3, #125952	@ 0x1ec00
 80162ae:	3330      	adds	r3, #48	@ 0x30
 80162b0:	617b      	str	r3, [r7, #20]
                timeDiff.SubSeconds = 0;
 80162b2:	2300      	movs	r3, #0
 80162b4:	833b      	strh	r3, [r7, #24]
                band->LastMaxCreditAssignTime = SysTimeToMs( timeDiff );
 80162b6:	f107 0314 	add.w	r3, r7, #20
 80162ba:	e893 0003 	ldmia.w	r3, {r0, r1}
 80162be:	f004 fb0b 	bl	801a8d8 <SysTimeToMs>
 80162c2:	4602      	mov	r2, r0
 80162c4:	68fb      	ldr	r3, [r7, #12]
 80162c6:	609a      	str	r2, [r3, #8]
 80162c8:	e009      	b.n	80162de <SetMaxTimeCredits+0x12a>
            }
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 80162ca:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80162ce:	f083 0301 	eor.w	r3, r3, #1
 80162d2:	b2db      	uxtb	r3, r3
 80162d4:	2b00      	cmp	r3, #0
 80162d6:	d002      	beq.n	80162de <SetMaxTimeCredits+0x12a>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 80162d8:	68fb      	ldr	r3, [r7, #12]
 80162da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80162dc:	60da      	str	r2, [r3, #12]
        }
    }

    // Assign the max credits if its the first time
    if( band->LastBandUpdateTime == 0 )
 80162de:	68fb      	ldr	r3, [r7, #12]
 80162e0:	685b      	ldr	r3, [r3, #4]
 80162e2:	2b00      	cmp	r3, #0
 80162e4:	d102      	bne.n	80162ec <SetMaxTimeCredits+0x138>
    {
        band->TimeCredits = maxCredits;
 80162e6:	68fb      	ldr	r3, [r7, #12]
 80162e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80162ea:	60da      	str	r2, [r3, #12]
    }

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 80162ec:	68fb      	ldr	r3, [r7, #12]
 80162ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80162f0:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 80162f2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
}
 80162f4:	4618      	mov	r0, r3
 80162f6:	3730      	adds	r7, #48	@ 0x30
 80162f8:	46bd      	mov	sp, r7
 80162fa:	bd80      	pop	{r7, pc}
 80162fc:	001b7740 	.word	0x001b7740
 8016300:	0112a880 	.word	0x0112a880
 8016304:	02932e00 	.word	0x02932e00
 8016308:	0001517f 	.word	0x0001517f
 801630c:	0001ec2f 	.word	0x0001ec2f
 8016310:	c22e4507 	.word	0xc22e4507
 8016314:	00015180 	.word	0x00015180

08016318 <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 8016318:	b580      	push	{r7, lr}
 801631a:	b086      	sub	sp, #24
 801631c:	af02      	add	r7, sp, #8
 801631e:	6078      	str	r0, [r7, #4]
 8016320:	4608      	mov	r0, r1
 8016322:	4611      	mov	r1, r2
 8016324:	461a      	mov	r2, r3
 8016326:	4603      	mov	r3, r0
 8016328:	70fb      	strb	r3, [r7, #3]
 801632a:	460b      	mov	r3, r1
 801632c:	70bb      	strb	r3, [r7, #2]
 801632e:	4613      	mov	r3, r2
 8016330:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 8016332:	78f9      	ldrb	r1, [r7, #3]
 8016334:	787b      	ldrb	r3, [r7, #1]
 8016336:	9301      	str	r3, [sp, #4]
 8016338:	78bb      	ldrb	r3, [r7, #2]
 801633a:	9300      	str	r3, [sp, #0]
 801633c:	f107 0318 	add.w	r3, r7, #24
 8016340:	cb0c      	ldmia	r3, {r2, r3}
 8016342:	6878      	ldr	r0, [r7, #4]
 8016344:	f7ff ff36 	bl	80161b4 <SetMaxTimeCredits>
 8016348:	4603      	mov	r3, r0
 801634a:	81fb      	strh	r3, [r7, #14]
                                            dutyCycleEnabled, lastTxIsJoinRequest );

    if( joined == true )
 801634c:	78fb      	ldrb	r3, [r7, #3]
 801634e:	2b00      	cmp	r3, #0
 8016350:	d00a      	beq.n	8016368 <UpdateTimeCredits+0x50>
    {
        // Apply a sliding window for the duty cycle with collection and speding
        // credits.
        band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 8016352:	687b      	ldr	r3, [r7, #4]
 8016354:	685b      	ldr	r3, [r3, #4]
 8016356:	4618      	mov	r0, r3
 8016358:	f005 f8f8 	bl	801b54c <UTIL_TIMER_GetElapsedTime>
 801635c:	4602      	mov	r2, r0
 801635e:	687b      	ldr	r3, [r7, #4]
 8016360:	68db      	ldr	r3, [r3, #12]
 8016362:	441a      	add	r2, r3
 8016364:	687b      	ldr	r3, [r7, #4]
 8016366:	60da      	str	r2, [r3, #12]
    }

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 8016368:	687b      	ldr	r3, [r7, #4]
 801636a:	68da      	ldr	r2, [r3, #12]
 801636c:	687b      	ldr	r3, [r7, #4]
 801636e:	691b      	ldr	r3, [r3, #16]
 8016370:	429a      	cmp	r2, r3
 8016372:	d903      	bls.n	801637c <UpdateTimeCredits+0x64>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8016374:	687b      	ldr	r3, [r7, #4]
 8016376:	691a      	ldr	r2, [r3, #16]
 8016378:	687b      	ldr	r3, [r7, #4]
 801637a:	60da      	str	r2, [r3, #12]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 801637c:	687b      	ldr	r3, [r7, #4]
 801637e:	6a3a      	ldr	r2, [r7, #32]
 8016380:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 8016382:	89fb      	ldrh	r3, [r7, #14]
}
 8016384:	4618      	mov	r0, r3
 8016386:	3710      	adds	r7, #16
 8016388:	46bd      	mov	sp, r7
 801638a:	bd80      	pop	{r7, pc}

0801638c <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 801638c:	b480      	push	{r7}
 801638e:	b085      	sub	sp, #20
 8016390:	af00      	add	r7, sp, #0
 8016392:	4603      	mov	r3, r0
 8016394:	460a      	mov	r2, r1
 8016396:	80fb      	strh	r3, [r7, #6]
 8016398:	4613      	mov	r3, r2
 801639a:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 801639c:	2300      	movs	r3, #0
 801639e:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 80163a0:	2300      	movs	r3, #0
 80163a2:	73bb      	strb	r3, [r7, #14]
 80163a4:	e011      	b.n	80163ca <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 80163a6:	88fa      	ldrh	r2, [r7, #6]
 80163a8:	7bbb      	ldrb	r3, [r7, #14]
 80163aa:	2101      	movs	r1, #1
 80163ac:	fa01 f303 	lsl.w	r3, r1, r3
 80163b0:	401a      	ands	r2, r3
 80163b2:	7bbb      	ldrb	r3, [r7, #14]
 80163b4:	2101      	movs	r1, #1
 80163b6:	fa01 f303 	lsl.w	r3, r1, r3
 80163ba:	429a      	cmp	r2, r3
 80163bc:	d102      	bne.n	80163c4 <CountChannels+0x38>
        {
            nbActiveBits++;
 80163be:	7bfb      	ldrb	r3, [r7, #15]
 80163c0:	3301      	adds	r3, #1
 80163c2:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 80163c4:	7bbb      	ldrb	r3, [r7, #14]
 80163c6:	3301      	adds	r3, #1
 80163c8:	73bb      	strb	r3, [r7, #14]
 80163ca:	7bba      	ldrb	r2, [r7, #14]
 80163cc:	797b      	ldrb	r3, [r7, #5]
 80163ce:	429a      	cmp	r2, r3
 80163d0:	d3e9      	bcc.n	80163a6 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 80163d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80163d4:	4618      	mov	r0, r3
 80163d6:	3714      	adds	r7, #20
 80163d8:	46bd      	mov	sp, r7
 80163da:	bc80      	pop	{r7}
 80163dc:	4770      	bx	lr

080163de <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 80163de:	b580      	push	{r7, lr}
 80163e0:	b084      	sub	sp, #16
 80163e2:	af00      	add	r7, sp, #0
 80163e4:	6039      	str	r1, [r7, #0]
 80163e6:	4611      	mov	r1, r2
 80163e8:	461a      	mov	r2, r3
 80163ea:	4603      	mov	r3, r0
 80163ec:	71fb      	strb	r3, [r7, #7]
 80163ee:	460b      	mov	r3, r1
 80163f0:	71bb      	strb	r3, [r7, #6]
 80163f2:	4613      	mov	r3, r2
 80163f4:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 80163f6:	f997 2018 	ldrsb.w	r2, [r7, #24]
 80163fa:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80163fe:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8016402:	4618      	mov	r0, r3
 8016404:	f000 f85d 	bl	80164c2 <RegionCommonValueInRange>
 8016408:	4603      	mov	r3, r0
 801640a:	2b00      	cmp	r3, #0
 801640c:	d101      	bne.n	8016412 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 801640e:	2300      	movs	r3, #0
 8016410:	e053      	b.n	80164ba <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8016412:	2300      	movs	r3, #0
 8016414:	73fb      	strb	r3, [r7, #15]
 8016416:	2300      	movs	r3, #0
 8016418:	73bb      	strb	r3, [r7, #14]
 801641a:	e049      	b.n	80164b0 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801641c:	2300      	movs	r3, #0
 801641e:	737b      	strb	r3, [r7, #13]
 8016420:	e03d      	b.n	801649e <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8016422:	7bbb      	ldrb	r3, [r7, #14]
 8016424:	005b      	lsls	r3, r3, #1
 8016426:	683a      	ldr	r2, [r7, #0]
 8016428:	4413      	add	r3, r2
 801642a:	881b      	ldrh	r3, [r3, #0]
 801642c:	461a      	mov	r2, r3
 801642e:	7b7b      	ldrb	r3, [r7, #13]
 8016430:	fa42 f303 	asr.w	r3, r2, r3
 8016434:	f003 0301 	and.w	r3, r3, #1
 8016438:	2b00      	cmp	r3, #0
 801643a:	d02d      	beq.n	8016498 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 801643c:	7bfa      	ldrb	r2, [r7, #15]
 801643e:	7b7b      	ldrb	r3, [r7, #13]
 8016440:	4413      	add	r3, r2
 8016442:	461a      	mov	r2, r3
 8016444:	4613      	mov	r3, r2
 8016446:	005b      	lsls	r3, r3, #1
 8016448:	4413      	add	r3, r2
 801644a:	009b      	lsls	r3, r3, #2
 801644c:	461a      	mov	r2, r3
 801644e:	69fb      	ldr	r3, [r7, #28]
 8016450:	4413      	add	r3, r2
 8016452:	7a1b      	ldrb	r3, [r3, #8]
 8016454:	f343 0303 	sbfx	r3, r3, #0, #4
 8016458:	b25b      	sxtb	r3, r3
 801645a:	f003 030f 	and.w	r3, r3, #15
 801645e:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 8016460:	7bfa      	ldrb	r2, [r7, #15]
 8016462:	7b7b      	ldrb	r3, [r7, #13]
 8016464:	4413      	add	r3, r2
 8016466:	461a      	mov	r2, r3
 8016468:	4613      	mov	r3, r2
 801646a:	005b      	lsls	r3, r3, #1
 801646c:	4413      	add	r3, r2
 801646e:	009b      	lsls	r3, r3, #2
 8016470:	461a      	mov	r2, r3
 8016472:	69fb      	ldr	r3, [r7, #28]
 8016474:	4413      	add	r3, r2
 8016476:	7a1b      	ldrb	r3, [r3, #8]
 8016478:	f343 1303 	sbfx	r3, r3, #4, #4
 801647c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 801647e:	f003 030f 	and.w	r3, r3, #15
 8016482:	b25a      	sxtb	r2, r3
 8016484:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8016488:	4618      	mov	r0, r3
 801648a:	f000 f81a 	bl	80164c2 <RegionCommonValueInRange>
 801648e:	4603      	mov	r3, r0
 8016490:	2b01      	cmp	r3, #1
 8016492:	d101      	bne.n	8016498 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 8016494:	2301      	movs	r3, #1
 8016496:	e010      	b.n	80164ba <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 8016498:	7b7b      	ldrb	r3, [r7, #13]
 801649a:	3301      	adds	r3, #1
 801649c:	737b      	strb	r3, [r7, #13]
 801649e:	7b7b      	ldrb	r3, [r7, #13]
 80164a0:	2b0f      	cmp	r3, #15
 80164a2:	d9be      	bls.n	8016422 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 80164a4:	7bfb      	ldrb	r3, [r7, #15]
 80164a6:	3310      	adds	r3, #16
 80164a8:	73fb      	strb	r3, [r7, #15]
 80164aa:	7bbb      	ldrb	r3, [r7, #14]
 80164ac:	3301      	adds	r3, #1
 80164ae:	73bb      	strb	r3, [r7, #14]
 80164b0:	7bfa      	ldrb	r2, [r7, #15]
 80164b2:	79fb      	ldrb	r3, [r7, #7]
 80164b4:	429a      	cmp	r2, r3
 80164b6:	d3b1      	bcc.n	801641c <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 80164b8:	2300      	movs	r3, #0
}
 80164ba:	4618      	mov	r0, r3
 80164bc:	3710      	adds	r7, #16
 80164be:	46bd      	mov	sp, r7
 80164c0:	bd80      	pop	{r7, pc}

080164c2 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 80164c2:	b480      	push	{r7}
 80164c4:	b083      	sub	sp, #12
 80164c6:	af00      	add	r7, sp, #0
 80164c8:	4603      	mov	r3, r0
 80164ca:	71fb      	strb	r3, [r7, #7]
 80164cc:	460b      	mov	r3, r1
 80164ce:	71bb      	strb	r3, [r7, #6]
 80164d0:	4613      	mov	r3, r2
 80164d2:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 80164d4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80164d8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80164dc:	429a      	cmp	r2, r3
 80164de:	db07      	blt.n	80164f0 <RegionCommonValueInRange+0x2e>
 80164e0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80164e4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80164e8:	429a      	cmp	r2, r3
 80164ea:	dc01      	bgt.n	80164f0 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 80164ec:	2301      	movs	r3, #1
 80164ee:	e000      	b.n	80164f2 <RegionCommonValueInRange+0x30>
    }
    return 0;
 80164f0:	2300      	movs	r3, #0
}
 80164f2:	4618      	mov	r0, r3
 80164f4:	370c      	adds	r7, #12
 80164f6:	46bd      	mov	sp, r7
 80164f8:	bc80      	pop	{r7}
 80164fa:	4770      	bx	lr

080164fc <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 80164fc:	b480      	push	{r7}
 80164fe:	b085      	sub	sp, #20
 8016500:	af00      	add	r7, sp, #0
 8016502:	6078      	str	r0, [r7, #4]
 8016504:	460b      	mov	r3, r1
 8016506:	70fb      	strb	r3, [r7, #3]
 8016508:	4613      	mov	r3, r2
 801650a:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 801650c:	78fb      	ldrb	r3, [r7, #3]
 801650e:	091b      	lsrs	r3, r3, #4
 8016510:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8016512:	78bb      	ldrb	r3, [r7, #2]
 8016514:	091b      	lsrs	r3, r3, #4
 8016516:	b2db      	uxtb	r3, r3
 8016518:	7bfa      	ldrb	r2, [r7, #15]
 801651a:	429a      	cmp	r2, r3
 801651c:	d803      	bhi.n	8016526 <RegionCommonChanDisable+0x2a>
 801651e:	78fa      	ldrb	r2, [r7, #3]
 8016520:	78bb      	ldrb	r3, [r7, #2]
 8016522:	429a      	cmp	r2, r3
 8016524:	d301      	bcc.n	801652a <RegionCommonChanDisable+0x2e>
    {
        return false;
 8016526:	2300      	movs	r3, #0
 8016528:	e017      	b.n	801655a <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 801652a:	7bfb      	ldrb	r3, [r7, #15]
 801652c:	005b      	lsls	r3, r3, #1
 801652e:	687a      	ldr	r2, [r7, #4]
 8016530:	4413      	add	r3, r2
 8016532:	881b      	ldrh	r3, [r3, #0]
 8016534:	b21a      	sxth	r2, r3
 8016536:	78fb      	ldrb	r3, [r7, #3]
 8016538:	f003 030f 	and.w	r3, r3, #15
 801653c:	2101      	movs	r1, #1
 801653e:	fa01 f303 	lsl.w	r3, r1, r3
 8016542:	b21b      	sxth	r3, r3
 8016544:	43db      	mvns	r3, r3
 8016546:	b21b      	sxth	r3, r3
 8016548:	4013      	ands	r3, r2
 801654a:	b219      	sxth	r1, r3
 801654c:	7bfb      	ldrb	r3, [r7, #15]
 801654e:	005b      	lsls	r3, r3, #1
 8016550:	687a      	ldr	r2, [r7, #4]
 8016552:	4413      	add	r3, r2
 8016554:	b28a      	uxth	r2, r1
 8016556:	801a      	strh	r2, [r3, #0]

    return true;
 8016558:	2301      	movs	r3, #1
}
 801655a:	4618      	mov	r0, r3
 801655c:	3714      	adds	r7, #20
 801655e:	46bd      	mov	sp, r7
 8016560:	bc80      	pop	{r7}
 8016562:	4770      	bx	lr

08016564 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8016564:	b580      	push	{r7, lr}
 8016566:	b084      	sub	sp, #16
 8016568:	af00      	add	r7, sp, #0
 801656a:	6078      	str	r0, [r7, #4]
 801656c:	460b      	mov	r3, r1
 801656e:	70fb      	strb	r3, [r7, #3]
 8016570:	4613      	mov	r3, r2
 8016572:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 8016574:	2300      	movs	r3, #0
 8016576:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 8016578:	687b      	ldr	r3, [r7, #4]
 801657a:	2b00      	cmp	r3, #0
 801657c:	d101      	bne.n	8016582 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 801657e:	2300      	movs	r3, #0
 8016580:	e018      	b.n	80165b4 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8016582:	78fb      	ldrb	r3, [r7, #3]
 8016584:	73bb      	strb	r3, [r7, #14]
 8016586:	e010      	b.n	80165aa <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 8016588:	7bbb      	ldrb	r3, [r7, #14]
 801658a:	005b      	lsls	r3, r3, #1
 801658c:	687a      	ldr	r2, [r7, #4]
 801658e:	4413      	add	r3, r2
 8016590:	881b      	ldrh	r3, [r3, #0]
 8016592:	2110      	movs	r1, #16
 8016594:	4618      	mov	r0, r3
 8016596:	f7ff fef9 	bl	801638c <CountChannels>
 801659a:	4603      	mov	r3, r0
 801659c:	461a      	mov	r2, r3
 801659e:	7bfb      	ldrb	r3, [r7, #15]
 80165a0:	4413      	add	r3, r2
 80165a2:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80165a4:	7bbb      	ldrb	r3, [r7, #14]
 80165a6:	3301      	adds	r3, #1
 80165a8:	73bb      	strb	r3, [r7, #14]
 80165aa:	7bba      	ldrb	r2, [r7, #14]
 80165ac:	78bb      	ldrb	r3, [r7, #2]
 80165ae:	429a      	cmp	r2, r3
 80165b0:	d3ea      	bcc.n	8016588 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 80165b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80165b4:	4618      	mov	r0, r3
 80165b6:	3710      	adds	r7, #16
 80165b8:	46bd      	mov	sp, r7
 80165ba:	bd80      	pop	{r7, pc}

080165bc <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 80165bc:	b480      	push	{r7}
 80165be:	b087      	sub	sp, #28
 80165c0:	af00      	add	r7, sp, #0
 80165c2:	60f8      	str	r0, [r7, #12]
 80165c4:	60b9      	str	r1, [r7, #8]
 80165c6:	4613      	mov	r3, r2
 80165c8:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 80165ca:	68fb      	ldr	r3, [r7, #12]
 80165cc:	2b00      	cmp	r3, #0
 80165ce:	d016      	beq.n	80165fe <RegionCommonChanMaskCopy+0x42>
 80165d0:	68bb      	ldr	r3, [r7, #8]
 80165d2:	2b00      	cmp	r3, #0
 80165d4:	d013      	beq.n	80165fe <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 80165d6:	2300      	movs	r3, #0
 80165d8:	75fb      	strb	r3, [r7, #23]
 80165da:	e00c      	b.n	80165f6 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 80165dc:	7dfb      	ldrb	r3, [r7, #23]
 80165de:	005b      	lsls	r3, r3, #1
 80165e0:	68ba      	ldr	r2, [r7, #8]
 80165e2:	441a      	add	r2, r3
 80165e4:	7dfb      	ldrb	r3, [r7, #23]
 80165e6:	005b      	lsls	r3, r3, #1
 80165e8:	68f9      	ldr	r1, [r7, #12]
 80165ea:	440b      	add	r3, r1
 80165ec:	8812      	ldrh	r2, [r2, #0]
 80165ee:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 80165f0:	7dfb      	ldrb	r3, [r7, #23]
 80165f2:	3301      	adds	r3, #1
 80165f4:	75fb      	strb	r3, [r7, #23]
 80165f6:	7dfa      	ldrb	r2, [r7, #23]
 80165f8:	79fb      	ldrb	r3, [r7, #7]
 80165fa:	429a      	cmp	r2, r3
 80165fc:	d3ee      	bcc.n	80165dc <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 80165fe:	bf00      	nop
 8016600:	371c      	adds	r7, #28
 8016602:	46bd      	mov	sp, r7
 8016604:	bc80      	pop	{r7}
 8016606:	4770      	bx	lr

08016608 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8016608:	b082      	sub	sp, #8
 801660a:	b580      	push	{r7, lr}
 801660c:	b086      	sub	sp, #24
 801660e:	af00      	add	r7, sp, #0
 8016610:	60f8      	str	r0, [r7, #12]
 8016612:	60b9      	str	r1, [r7, #8]
 8016614:	627b      	str	r3, [r7, #36]	@ 0x24
 8016616:	4613      	mov	r3, r2
 8016618:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801661a:	79f9      	ldrb	r1, [r7, #7]
 801661c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8016620:	cb0c      	ldmia	r3, {r2, r3}
 8016622:	68f8      	ldr	r0, [r7, #12]
 8016624:	f7ff fd8c 	bl	8016140 <GetDutyCycle>
 8016628:	4603      	mov	r3, r0
 801662a:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 801662c:	68fb      	ldr	r3, [r7, #12]
 801662e:	68da      	ldr	r2, [r3, #12]
 8016630:	8afb      	ldrh	r3, [r7, #22]
 8016632:	68b9      	ldr	r1, [r7, #8]
 8016634:	fb01 f303 	mul.w	r3, r1, r3
 8016638:	429a      	cmp	r2, r3
 801663a:	d909      	bls.n	8016650 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 801663c:	68fb      	ldr	r3, [r7, #12]
 801663e:	68da      	ldr	r2, [r3, #12]
 8016640:	8afb      	ldrh	r3, [r7, #22]
 8016642:	68b9      	ldr	r1, [r7, #8]
 8016644:	fb01 f303 	mul.w	r3, r1, r3
 8016648:	1ad2      	subs	r2, r2, r3
 801664a:	68fb      	ldr	r3, [r7, #12]
 801664c:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 801664e:	e002      	b.n	8016656 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 8016650:	68fb      	ldr	r3, [r7, #12]
 8016652:	2200      	movs	r2, #0
 8016654:	60da      	str	r2, [r3, #12]
}
 8016656:	bf00      	nop
 8016658:	3718      	adds	r7, #24
 801665a:	46bd      	mov	sp, r7
 801665c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8016660:	b002      	add	sp, #8
 8016662:	4770      	bx	lr

08016664 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8016664:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016666:	b08f      	sub	sp, #60	@ 0x3c
 8016668:	af04      	add	r7, sp, #16
 801666a:	6039      	str	r1, [r7, #0]
 801666c:	4611      	mov	r1, r2
 801666e:	461a      	mov	r2, r3
 8016670:	4603      	mov	r3, r0
 8016672:	71fb      	strb	r3, [r7, #7]
 8016674:	460b      	mov	r3, r1
 8016676:	71bb      	strb	r3, [r7, #6]
 8016678:	4613      	mov	r3, r2
 801667a:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 801667c:	f04f 33ff 	mov.w	r3, #4294967295
 8016680:	627b      	str	r3, [r7, #36]	@ 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8016682:	f004 ff51 	bl	801b528 <UTIL_TIMER_GetCurrentTime>
 8016686:	61f8      	str	r0, [r7, #28]
    TimerTime_t creditCosts = 0;
 8016688:	2300      	movs	r3, #0
 801668a:	61bb      	str	r3, [r7, #24]
    uint16_t dutyCycle = 1;
 801668c:	2301      	movs	r3, #1
 801668e:	82fb      	strh	r3, [r7, #22]
    uint8_t validBands = 0;
 8016690:	2300      	movs	r3, #0
 8016692:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 8016696:	2300      	movs	r3, #0
 8016698:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801669c:	e0ba      	b.n	8016814 <RegionCommonUpdateBandTimeOff+0x1b0>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 801669e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80166a2:	4613      	mov	r3, r2
 80166a4:	005b      	lsls	r3, r3, #1
 80166a6:	4413      	add	r3, r2
 80166a8:	00db      	lsls	r3, r3, #3
 80166aa:	461a      	mov	r2, r3
 80166ac:	683b      	ldr	r3, [r7, #0]
 80166ae:	189c      	adds	r4, r3, r2
 80166b0:	f897 6040 	ldrb.w	r6, [r7, #64]	@ 0x40
 80166b4:	797a      	ldrb	r2, [r7, #5]
 80166b6:	79fd      	ldrb	r5, [r7, #7]
 80166b8:	69fb      	ldr	r3, [r7, #28]
 80166ba:	9302      	str	r3, [sp, #8]
 80166bc:	46ec      	mov	ip, sp
 80166be:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80166c2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80166c6:	e88c 0003 	stmia.w	ip, {r0, r1}
 80166ca:	4633      	mov	r3, r6
 80166cc:	4629      	mov	r1, r5
 80166ce:	4620      	mov	r0, r4
 80166d0:	f7ff fe22 	bl	8016318 <UpdateTimeCredits>
 80166d4:	4603      	mov	r3, r0
 80166d6:	82fb      	strh	r3, [r7, #22]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 80166d8:	8afa      	ldrh	r2, [r7, #22]
 80166da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80166dc:	fb02 f303 	mul.w	r3, r2, r3
 80166e0:	61bb      	str	r3, [r7, #24]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 80166e2:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80166e6:	4613      	mov	r3, r2
 80166e8:	005b      	lsls	r3, r3, #1
 80166ea:	4413      	add	r3, r2
 80166ec:	00db      	lsls	r3, r3, #3
 80166ee:	461a      	mov	r2, r3
 80166f0:	683b      	ldr	r3, [r7, #0]
 80166f2:	4413      	add	r3, r2
 80166f4:	68db      	ldr	r3, [r3, #12]
 80166f6:	69ba      	ldr	r2, [r7, #24]
 80166f8:	429a      	cmp	r2, r3
 80166fa:	d308      	bcc.n	801670e <RegionCommonUpdateBandTimeOff+0xaa>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 80166fc:	797b      	ldrb	r3, [r7, #5]
 80166fe:	f083 0301 	eor.w	r3, r3, #1
 8016702:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8016704:	2b00      	cmp	r3, #0
 8016706:	d013      	beq.n	8016730 <RegionCommonUpdateBandTimeOff+0xcc>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8016708:	79fb      	ldrb	r3, [r7, #7]
 801670a:	2b00      	cmp	r3, #0
 801670c:	d010      	beq.n	8016730 <RegionCommonUpdateBandTimeOff+0xcc>
        {
            bands[i].ReadyForTransmission = true;
 801670e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8016712:	4613      	mov	r3, r2
 8016714:	005b      	lsls	r3, r3, #1
 8016716:	4413      	add	r3, r2
 8016718:	00db      	lsls	r3, r3, #3
 801671a:	461a      	mov	r2, r3
 801671c:	683b      	ldr	r3, [r7, #0]
 801671e:	4413      	add	r3, r2
 8016720:	2201      	movs	r2, #1
 8016722:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8016724:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8016728:	3301      	adds	r3, #1
 801672a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801672e:	e06c      	b.n	801680a <RegionCommonUpdateBandTimeOff+0x1a6>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 8016730:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8016734:	4613      	mov	r3, r2
 8016736:	005b      	lsls	r3, r3, #1
 8016738:	4413      	add	r3, r2
 801673a:	00db      	lsls	r3, r3, #3
 801673c:	461a      	mov	r2, r3
 801673e:	683b      	ldr	r3, [r7, #0]
 8016740:	4413      	add	r3, r2
 8016742:	2200      	movs	r2, #0
 8016744:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 8016746:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801674a:	4613      	mov	r3, r2
 801674c:	005b      	lsls	r3, r3, #1
 801674e:	4413      	add	r3, r2
 8016750:	00db      	lsls	r3, r3, #3
 8016752:	461a      	mov	r2, r3
 8016754:	683b      	ldr	r3, [r7, #0]
 8016756:	4413      	add	r3, r2
 8016758:	691b      	ldr	r3, [r3, #16]
 801675a:	69ba      	ldr	r2, [r7, #24]
 801675c:	429a      	cmp	r2, r3
 801675e:	d215      	bcs.n	801678c <RegionCommonUpdateBandTimeOff+0x128>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 8016760:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8016764:	4613      	mov	r3, r2
 8016766:	005b      	lsls	r3, r3, #1
 8016768:	4413      	add	r3, r2
 801676a:	00db      	lsls	r3, r3, #3
 801676c:	461a      	mov	r2, r3
 801676e:	683b      	ldr	r3, [r7, #0]
 8016770:	4413      	add	r3, r2
 8016772:	68db      	ldr	r3, [r3, #12]
 8016774:	69ba      	ldr	r2, [r7, #24]
 8016776:	1ad3      	subs	r3, r2, r3
 8016778:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801677a:	4293      	cmp	r3, r2
 801677c:	bf28      	it	cs
 801677e:	4613      	movcs	r3, r2
 8016780:	627b      	str	r3, [r7, #36]	@ 0x24
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 8016782:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8016786:	3301      	adds	r3, #1
 8016788:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            }

            // Apply a special calculation if the device is not joined.
            if( joined == false )
 801678c:	79fb      	ldrb	r3, [r7, #7]
 801678e:	f083 0301 	eor.w	r3, r3, #1
 8016792:	b2db      	uxtb	r3, r3
 8016794:	2b00      	cmp	r3, #0
 8016796:	d038      	beq.n	801680a <RegionCommonUpdateBandTimeOff+0x1a6>
            {
                SysTime_t backoffTimeRange = {
 8016798:	2300      	movs	r3, #0
 801679a:	60fb      	str	r3, [r7, #12]
 801679c:	2300      	movs	r3, #0
 801679e:	823b      	strh	r3, [r7, #16]
                    .Seconds    = 0,
                    .SubSeconds = 0,
                };
                // Get the backoff time range based on the duty cycle definition
                if( dutyCycle == BACKOFF_DC_1_HOUR )
 80167a0:	8afb      	ldrh	r3, [r7, #22]
 80167a2:	2b64      	cmp	r3, #100	@ 0x64
 80167a4:	d103      	bne.n	80167ae <RegionCommonUpdateBandTimeOff+0x14a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S;
 80167a6:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80167aa:	60fb      	str	r3, [r7, #12]
 80167ac:	e009      	b.n	80167c2 <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else if( dutyCycle == BACKOFF_DC_10_HOURS )
 80167ae:	8afb      	ldrh	r3, [r7, #22]
 80167b0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80167b4:	d103      	bne.n	80167be <RegionCommonUpdateBandTimeOff+0x15a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_10_HOURS_IN_S;
 80167b6:	f649 23b0 	movw	r3, #39600	@ 0x9ab0
 80167ba:	60fb      	str	r3, [r7, #12]
 80167bc:	e001      	b.n	80167c2 <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 80167be:	4b1e      	ldr	r3, [pc, #120]	@ (8016838 <RegionCommonUpdateBandTimeOff+0x1d4>)
 80167c0:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time to wait.
                if( elapsedTimeSinceStartup.Seconds > BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 80167c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80167c4:	4a1c      	ldr	r2, [pc, #112]	@ (8016838 <RegionCommonUpdateBandTimeOff+0x1d4>)
 80167c6:	4293      	cmp	r3, r2
 80167c8:	d90e      	bls.n	80167e8 <RegionCommonUpdateBandTimeOff+0x184>
                {
                    backoffTimeRange.Seconds += BACKOFF_24_HOURS_IN_S * ( ( ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S ) + 1 );
 80167ca:	68fa      	ldr	r2, [r7, #12]
 80167cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80167ce:	f5a3 33f6 	sub.w	r3, r3, #125952	@ 0x1ec00
 80167d2:	3b30      	subs	r3, #48	@ 0x30
 80167d4:	4919      	ldr	r1, [pc, #100]	@ (801683c <RegionCommonUpdateBandTimeOff+0x1d8>)
 80167d6:	fba1 1303 	umull	r1, r3, r1, r3
 80167da:	0c1b      	lsrs	r3, r3, #16
 80167dc:	3301      	adds	r3, #1
 80167de:	4918      	ldr	r1, [pc, #96]	@ (8016840 <RegionCommonUpdateBandTimeOff+0x1dc>)
 80167e0:	fb01 f303 	mul.w	r3, r1, r3
 80167e4:	4413      	add	r3, r2
 80167e6:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time difference between now and the next range
                backoffTimeRange  = SysTimeSub( backoffTimeRange, elapsedTimeSinceStartup );
 80167e8:	f107 000c 	add.w	r0, r7, #12
 80167ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80167ee:	9300      	str	r3, [sp, #0]
 80167f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80167f2:	f107 020c 	add.w	r2, r7, #12
 80167f6:	ca06      	ldmia	r2, {r1, r2}
 80167f8:	f003 ffaf 	bl	801a75a <SysTimeSub>
                minTimeToWait = SysTimeToMs( backoffTimeRange );
 80167fc:	f107 030c 	add.w	r3, r7, #12
 8016800:	e893 0003 	ldmia.w	r3, {r0, r1}
 8016804:	f004 f868 	bl	801a8d8 <SysTimeToMs>
 8016808:	6278      	str	r0, [r7, #36]	@ 0x24
    for( uint8_t i = 0; i < nbBands; i++ )
 801680a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801680e:	3301      	adds	r3, #1
 8016810:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8016814:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8016818:	79bb      	ldrb	r3, [r7, #6]
 801681a:	429a      	cmp	r2, r3
 801681c:	f4ff af3f 	bcc.w	801669e <RegionCommonUpdateBandTimeOff+0x3a>
            }
        }
    }

    if( validBands == 0 )
 8016820:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8016824:	2b00      	cmp	r3, #0
 8016826:	d102      	bne.n	801682e <RegionCommonUpdateBandTimeOff+0x1ca>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 8016828:	f04f 33ff 	mov.w	r3, #4294967295
 801682c:	e000      	b.n	8016830 <RegionCommonUpdateBandTimeOff+0x1cc>
    }
    return minTimeToWait;
 801682e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8016830:	4618      	mov	r0, r3
 8016832:	372c      	adds	r7, #44	@ 0x2c
 8016834:	46bd      	mov	sp, r7
 8016836:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016838:	0001ec30 	.word	0x0001ec30
 801683c:	c22e4507 	.word	0xc22e4507
 8016840:	00015180 	.word	0x00015180

08016844 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 8016844:	b480      	push	{r7}
 8016846:	b085      	sub	sp, #20
 8016848:	af00      	add	r7, sp, #0
 801684a:	6078      	str	r0, [r7, #4]
 801684c:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 801684e:	2300      	movs	r3, #0
 8016850:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 8016852:	687b      	ldr	r3, [r7, #4]
 8016854:	781b      	ldrb	r3, [r3, #0]
 8016856:	2b03      	cmp	r3, #3
 8016858:	d140      	bne.n	80168dc <RegionCommonParseLinkAdrReq+0x98>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 801685a:	687b      	ldr	r3, [r7, #4]
 801685c:	3301      	adds	r3, #1
 801685e:	781b      	ldrb	r3, [r3, #0]
 8016860:	b25a      	sxtb	r2, r3
 8016862:	683b      	ldr	r3, [r7, #0]
 8016864:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 8016866:	683b      	ldr	r3, [r7, #0]
 8016868:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801686c:	f003 030f 	and.w	r3, r3, #15
 8016870:	b25a      	sxtb	r2, r3
 8016872:	683b      	ldr	r3, [r7, #0]
 8016874:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 8016876:	683b      	ldr	r3, [r7, #0]
 8016878:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801687c:	b2db      	uxtb	r3, r3
 801687e:	091b      	lsrs	r3, r3, #4
 8016880:	b2db      	uxtb	r3, r3
 8016882:	b25a      	sxtb	r2, r3
 8016884:	683b      	ldr	r3, [r7, #0]
 8016886:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 8016888:	687b      	ldr	r3, [r7, #4]
 801688a:	3302      	adds	r3, #2
 801688c:	781b      	ldrb	r3, [r3, #0]
 801688e:	461a      	mov	r2, r3
 8016890:	683b      	ldr	r3, [r7, #0]
 8016892:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8016894:	683b      	ldr	r3, [r7, #0]
 8016896:	889b      	ldrh	r3, [r3, #4]
 8016898:	b21a      	sxth	r2, r3
 801689a:	687b      	ldr	r3, [r7, #4]
 801689c:	3303      	adds	r3, #3
 801689e:	781b      	ldrb	r3, [r3, #0]
 80168a0:	b21b      	sxth	r3, r3
 80168a2:	021b      	lsls	r3, r3, #8
 80168a4:	b21b      	sxth	r3, r3
 80168a6:	4313      	orrs	r3, r2
 80168a8:	b21b      	sxth	r3, r3
 80168aa:	b29a      	uxth	r2, r3
 80168ac:	683b      	ldr	r3, [r7, #0]
 80168ae:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 80168b0:	687b      	ldr	r3, [r7, #4]
 80168b2:	791a      	ldrb	r2, [r3, #4]
 80168b4:	683b      	ldr	r3, [r7, #0]
 80168b6:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 80168b8:	683b      	ldr	r3, [r7, #0]
 80168ba:	781b      	ldrb	r3, [r3, #0]
 80168bc:	091b      	lsrs	r3, r3, #4
 80168be:	b2db      	uxtb	r3, r3
 80168c0:	f003 0307 	and.w	r3, r3, #7
 80168c4:	b2da      	uxtb	r2, r3
 80168c6:	683b      	ldr	r3, [r7, #0]
 80168c8:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 80168ca:	683b      	ldr	r3, [r7, #0]
 80168cc:	781b      	ldrb	r3, [r3, #0]
 80168ce:	f003 030f 	and.w	r3, r3, #15
 80168d2:	b2da      	uxtb	r2, r3
 80168d4:	683b      	ldr	r3, [r7, #0]
 80168d6:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 80168d8:	2305      	movs	r3, #5
 80168da:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 80168dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80168de:	4618      	mov	r0, r3
 80168e0:	3714      	adds	r7, #20
 80168e2:	46bd      	mov	sp, r7
 80168e4:	bc80      	pop	{r7}
 80168e6:	4770      	bx	lr

080168e8 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 80168e8:	b5b0      	push	{r4, r5, r7, lr}
 80168ea:	b088      	sub	sp, #32
 80168ec:	af02      	add	r7, sp, #8
 80168ee:	60f8      	str	r0, [r7, #12]
 80168f0:	60b9      	str	r1, [r7, #8]
 80168f2:	607a      	str	r2, [r7, #4]
 80168f4:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 80168f6:	68fb      	ldr	r3, [r7, #12]
 80168f8:	791b      	ldrb	r3, [r3, #4]
 80168fa:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 80168fc:	68fb      	ldr	r3, [r7, #12]
 80168fe:	799b      	ldrb	r3, [r3, #6]
 8016900:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 8016902:	68fb      	ldr	r3, [r7, #12]
 8016904:	79db      	ldrb	r3, [r3, #7]
 8016906:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 8016908:	68fb      	ldr	r3, [r7, #12]
 801690a:	7a1b      	ldrb	r3, [r3, #8]
 801690c:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 801690e:	68fb      	ldr	r3, [r7, #12]
 8016910:	795b      	ldrb	r3, [r3, #5]
 8016912:	f083 0301 	eor.w	r3, r3, #1
 8016916:	b2db      	uxtb	r3, r3
 8016918:	2b00      	cmp	r3, #0
 801691a:	d008      	beq.n	801692e <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 801691c:	68fb      	ldr	r3, [r7, #12]
 801691e:	7adb      	ldrb	r3, [r3, #11]
 8016920:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 8016922:	68fb      	ldr	r3, [r7, #12]
 8016924:	7a5b      	ldrb	r3, [r3, #9]
 8016926:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 8016928:	68fb      	ldr	r3, [r7, #12]
 801692a:	7a9b      	ldrb	r3, [r3, #10]
 801692c:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 801692e:	7dfb      	ldrb	r3, [r7, #23]
 8016930:	2b00      	cmp	r3, #0
 8016932:	d04a      	beq.n	80169ca <RegionCommonLinkAdrReqVerifyParams+0xe2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( datarate == 0x0F )
 8016934:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8016938:	2b0f      	cmp	r3, #15
 801693a:	d103      	bne.n	8016944 <RegionCommonLinkAdrReqVerifyParams+0x5c>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            datarate =  verifyParams->CurrentDatarate;
 801693c:	68fb      	ldr	r3, [r7, #12]
 801693e:	7a5b      	ldrb	r3, [r3, #9]
 8016940:	75bb      	strb	r3, [r7, #22]
 8016942:	e01d      	b.n	8016980 <RegionCommonLinkAdrReqVerifyParams+0x98>
        }
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8016944:	68fb      	ldr	r3, [r7, #12]
 8016946:	7b18      	ldrb	r0, [r3, #12]
 8016948:	68fb      	ldr	r3, [r7, #12]
 801694a:	6919      	ldr	r1, [r3, #16]
 801694c:	68fb      	ldr	r3, [r7, #12]
 801694e:	f993 5014 	ldrsb.w	r5, [r3, #20]
 8016952:	68fb      	ldr	r3, [r7, #12]
 8016954:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8016958:	68fa      	ldr	r2, [r7, #12]
 801695a:	6992      	ldr	r2, [r2, #24]
 801695c:	f997 4016 	ldrsb.w	r4, [r7, #22]
 8016960:	9201      	str	r2, [sp, #4]
 8016962:	9300      	str	r3, [sp, #0]
 8016964:	462b      	mov	r3, r5
 8016966:	4622      	mov	r2, r4
 8016968:	f7ff fd39 	bl	80163de <RegionCommonChanVerifyDr>
 801696c:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 801696e:	f083 0301 	eor.w	r3, r3, #1
 8016972:	b2db      	uxtb	r3, r3
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8016974:	2b00      	cmp	r3, #0
 8016976:	d003      	beq.n	8016980 <RegionCommonLinkAdrReqVerifyParams+0x98>
        {
            status &= 0xFD; // Datarate KO
 8016978:	7dfb      	ldrb	r3, [r7, #23]
 801697a:	f023 0302 	bic.w	r3, r3, #2
 801697e:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( txPower == 0x0F )
 8016980:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8016984:	2b0f      	cmp	r3, #15
 8016986:	d103      	bne.n	8016990 <RegionCommonLinkAdrReqVerifyParams+0xa8>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            txPower =  verifyParams->CurrentTxPower;
 8016988:	68fb      	ldr	r3, [r7, #12]
 801698a:	7a9b      	ldrb	r3, [r3, #10]
 801698c:	757b      	strb	r3, [r7, #21]
 801698e:	e01c      	b.n	80169ca <RegionCommonLinkAdrReqVerifyParams+0xe2>
        }
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 8016990:	68fb      	ldr	r3, [r7, #12]
 8016992:	f993 101d 	ldrsb.w	r1, [r3, #29]
 8016996:	68fb      	ldr	r3, [r7, #12]
 8016998:	f993 201c 	ldrsb.w	r2, [r3, #28]
 801699c:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80169a0:	4618      	mov	r0, r3
 80169a2:	f7ff fd8e 	bl	80164c2 <RegionCommonValueInRange>
 80169a6:	4603      	mov	r3, r0
 80169a8:	2b00      	cmp	r3, #0
 80169aa:	d10e      	bne.n	80169ca <RegionCommonLinkAdrReqVerifyParams+0xe2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 80169ac:	68fb      	ldr	r3, [r7, #12]
 80169ae:	f993 301d 	ldrsb.w	r3, [r3, #29]
 80169b2:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80169b6:	429a      	cmp	r2, r3
 80169b8:	da03      	bge.n	80169c2 <RegionCommonLinkAdrReqVerifyParams+0xda>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 80169ba:	68fb      	ldr	r3, [r7, #12]
 80169bc:	7f5b      	ldrb	r3, [r3, #29]
 80169be:	757b      	strb	r3, [r7, #21]
 80169c0:	e003      	b.n	80169ca <RegionCommonLinkAdrReqVerifyParams+0xe2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 80169c2:	7dfb      	ldrb	r3, [r7, #23]
 80169c4:	f023 0304 	bic.w	r3, r3, #4
 80169c8:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 80169ca:	7dfb      	ldrb	r3, [r7, #23]
 80169cc:	2b07      	cmp	r3, #7
 80169ce:	d105      	bne.n	80169dc <RegionCommonLinkAdrReqVerifyParams+0xf4>
    {
        if( nbRepetitions == 0 )
 80169d0:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80169d4:	2b00      	cmp	r3, #0
 80169d6:	d101      	bne.n	80169dc <RegionCommonLinkAdrReqVerifyParams+0xf4>
        { // Set nbRep to the default value of 1.
            nbRepetitions = 1;
 80169d8:	2301      	movs	r3, #1
 80169da:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 80169dc:	68bb      	ldr	r3, [r7, #8]
 80169de:	7dba      	ldrb	r2, [r7, #22]
 80169e0:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 80169e2:	687b      	ldr	r3, [r7, #4]
 80169e4:	7d7a      	ldrb	r2, [r7, #21]
 80169e6:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 80169e8:	7d3a      	ldrb	r2, [r7, #20]
 80169ea:	683b      	ldr	r3, [r7, #0]
 80169ec:	701a      	strb	r2, [r3, #0]

    return status;
 80169ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80169f0:	4618      	mov	r0, r3
 80169f2:	3718      	adds	r7, #24
 80169f4:	46bd      	mov	sp, r7
 80169f6:	bdb0      	pop	{r4, r5, r7, pc}

080169f8 <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 80169f8:	b480      	push	{r7}
 80169fa:	b083      	sub	sp, #12
 80169fc:	af00      	add	r7, sp, #0
 80169fe:	4603      	mov	r3, r0
 8016a00:	6039      	str	r1, [r7, #0]
 8016a02:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 8016a04:	79fb      	ldrb	r3, [r7, #7]
 8016a06:	4a06      	ldr	r2, [pc, #24]	@ (8016a20 <RegionCommonComputeSymbolTimeLoRa+0x28>)
 8016a08:	fa02 f303 	lsl.w	r3, r2, r3
 8016a0c:	461a      	mov	r2, r3
 8016a0e:	683b      	ldr	r3, [r7, #0]
 8016a10:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8016a14:	4618      	mov	r0, r3
 8016a16:	370c      	adds	r7, #12
 8016a18:	46bd      	mov	sp, r7
 8016a1a:	bc80      	pop	{r7}
 8016a1c:	4770      	bx	lr
 8016a1e:	bf00      	nop
 8016a20:	000f4240 	.word	0x000f4240

08016a24 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDrInKbps )
{
 8016a24:	b480      	push	{r7}
 8016a26:	b083      	sub	sp, #12
 8016a28:	af00      	add	r7, sp, #0
 8016a2a:	4603      	mov	r3, r0
 8016a2c:	71fb      	strb	r3, [r7, #7]
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
 8016a2e:	79fb      	ldrb	r3, [r7, #7]
 8016a30:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8016a34:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8016a38:	4618      	mov	r0, r3
 8016a3a:	370c      	adds	r7, #12
 8016a3c:	46bd      	mov	sp, r7
 8016a3e:	bc80      	pop	{r7}
 8016a40:	4770      	bx	lr
	...

08016a44 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 8016a44:	b480      	push	{r7}
 8016a46:	b085      	sub	sp, #20
 8016a48:	af00      	add	r7, sp, #0
 8016a4a:	60f8      	str	r0, [r7, #12]
 8016a4c:	607a      	str	r2, [r7, #4]
 8016a4e:	603b      	str	r3, [r7, #0]
 8016a50:	460b      	mov	r3, r1
 8016a52:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 8016a54:	7afa      	ldrb	r2, [r7, #11]
 8016a56:	7afb      	ldrb	r3, [r7, #11]
 8016a58:	3b04      	subs	r3, #4
 8016a5a:	4619      	mov	r1, r3
 8016a5c:	68fb      	ldr	r3, [r7, #12]
 8016a5e:	fb03 f101 	mul.w	r1, r3, r1
 8016a62:	687b      	ldr	r3, [r7, #4]
 8016a64:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8016a68:	fb00 f303 	mul.w	r3, r0, r3
 8016a6c:	440b      	add	r3, r1
 8016a6e:	005b      	lsls	r3, r3, #1
 8016a70:	2b00      	cmp	r3, #0
 8016a72:	d013      	beq.n	8016a9c <RegionCommonComputeRxWindowParameters+0x58>
 8016a74:	7afb      	ldrb	r3, [r7, #11]
 8016a76:	3b04      	subs	r3, #4
 8016a78:	4619      	mov	r1, r3
 8016a7a:	68fb      	ldr	r3, [r7, #12]
 8016a7c:	fb03 f101 	mul.w	r1, r3, r1
 8016a80:	687b      	ldr	r3, [r7, #4]
 8016a82:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8016a86:	fb00 f303 	mul.w	r3, r0, r3
 8016a8a:	440b      	add	r3, r1
 8016a8c:	0059      	lsls	r1, r3, #1
 8016a8e:	68fb      	ldr	r3, [r7, #12]
 8016a90:	440b      	add	r3, r1
 8016a92:	1e59      	subs	r1, r3, #1
 8016a94:	68fb      	ldr	r3, [r7, #12]
 8016a96:	fbb1 f3f3 	udiv	r3, r1, r3
 8016a9a:	e00f      	b.n	8016abc <RegionCommonComputeRxWindowParameters+0x78>
 8016a9c:	7afb      	ldrb	r3, [r7, #11]
 8016a9e:	3b04      	subs	r3, #4
 8016aa0:	4619      	mov	r1, r3
 8016aa2:	68fb      	ldr	r3, [r7, #12]
 8016aa4:	fb03 f101 	mul.w	r1, r3, r1
 8016aa8:	687b      	ldr	r3, [r7, #4]
 8016aaa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8016aae:	fb00 f303 	mul.w	r3, r0, r3
 8016ab2:	440b      	add	r3, r1
 8016ab4:	0059      	lsls	r1, r3, #1
 8016ab6:	68fb      	ldr	r3, [r7, #12]
 8016ab8:	fbb1 f3f3 	udiv	r3, r1, r3
 8016abc:	429a      	cmp	r2, r3
 8016abe:	bf38      	it	cc
 8016ac0:	461a      	movcc	r2, r3
 8016ac2:	69bb      	ldr	r3, [r7, #24]
 8016ac4:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 8016ac6:	68fb      	ldr	r3, [r7, #12]
 8016ac8:	009b      	lsls	r3, r3, #2
 8016aca:	4619      	mov	r1, r3
 8016acc:	69bb      	ldr	r3, [r7, #24]
 8016ace:	681b      	ldr	r3, [r3, #0]
 8016ad0:	68fa      	ldr	r2, [r7, #12]
 8016ad2:	fb02 f303 	mul.w	r3, r2, r3
 8016ad6:	2b00      	cmp	r3, #0
 8016ad8:	d007      	beq.n	8016aea <RegionCommonComputeRxWindowParameters+0xa6>
 8016ada:	69bb      	ldr	r3, [r7, #24]
 8016adc:	681b      	ldr	r3, [r3, #0]
 8016ade:	68fa      	ldr	r2, [r7, #12]
 8016ae0:	fb02 f303 	mul.w	r3, r2, r3
 8016ae4:	3301      	adds	r3, #1
 8016ae6:	085b      	lsrs	r3, r3, #1
 8016ae8:	e005      	b.n	8016af6 <RegionCommonComputeRxWindowParameters+0xb2>
 8016aea:	69bb      	ldr	r3, [r7, #24]
 8016aec:	681b      	ldr	r3, [r3, #0]
 8016aee:	68fa      	ldr	r2, [r7, #12]
 8016af0:	fb02 f303 	mul.w	r3, r2, r3
 8016af4:	085b      	lsrs	r3, r3, #1
 8016af6:	1acb      	subs	r3, r1, r3
 8016af8:	683a      	ldr	r2, [r7, #0]
 8016afa:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8016afe:	fb01 f202 	mul.w	r2, r1, r2
 8016b02:	1a9b      	subs	r3, r3, r2
 8016b04:	2b00      	cmp	r3, #0
 8016b06:	dd27      	ble.n	8016b58 <RegionCommonComputeRxWindowParameters+0x114>
 8016b08:	68fb      	ldr	r3, [r7, #12]
 8016b0a:	009b      	lsls	r3, r3, #2
 8016b0c:	4619      	mov	r1, r3
 8016b0e:	69bb      	ldr	r3, [r7, #24]
 8016b10:	681b      	ldr	r3, [r3, #0]
 8016b12:	68fa      	ldr	r2, [r7, #12]
 8016b14:	fb02 f303 	mul.w	r3, r2, r3
 8016b18:	2b00      	cmp	r3, #0
 8016b1a:	d007      	beq.n	8016b2c <RegionCommonComputeRxWindowParameters+0xe8>
 8016b1c:	69bb      	ldr	r3, [r7, #24]
 8016b1e:	681b      	ldr	r3, [r3, #0]
 8016b20:	68fa      	ldr	r2, [r7, #12]
 8016b22:	fb02 f303 	mul.w	r3, r2, r3
 8016b26:	3301      	adds	r3, #1
 8016b28:	085b      	lsrs	r3, r3, #1
 8016b2a:	e005      	b.n	8016b38 <RegionCommonComputeRxWindowParameters+0xf4>
 8016b2c:	69bb      	ldr	r3, [r7, #24]
 8016b2e:	681b      	ldr	r3, [r3, #0]
 8016b30:	68fa      	ldr	r2, [r7, #12]
 8016b32:	fb02 f303 	mul.w	r3, r2, r3
 8016b36:	085b      	lsrs	r3, r3, #1
 8016b38:	1acb      	subs	r3, r1, r3
 8016b3a:	683a      	ldr	r2, [r7, #0]
 8016b3c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8016b40:	fb01 f202 	mul.w	r2, r1, r2
 8016b44:	1a9b      	subs	r3, r3, r2
 8016b46:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 8016b4a:	4a19      	ldr	r2, [pc, #100]	@ (8016bb0 <RegionCommonComputeRxWindowParameters+0x16c>)
 8016b4c:	fb82 1203 	smull	r1, r2, r2, r3
 8016b50:	1192      	asrs	r2, r2, #6
 8016b52:	17db      	asrs	r3, r3, #31
 8016b54:	1ad3      	subs	r3, r2, r3
 8016b56:	e024      	b.n	8016ba2 <RegionCommonComputeRxWindowParameters+0x15e>
 8016b58:	68fb      	ldr	r3, [r7, #12]
 8016b5a:	009b      	lsls	r3, r3, #2
 8016b5c:	4619      	mov	r1, r3
 8016b5e:	69bb      	ldr	r3, [r7, #24]
 8016b60:	681b      	ldr	r3, [r3, #0]
 8016b62:	68fa      	ldr	r2, [r7, #12]
 8016b64:	fb02 f303 	mul.w	r3, r2, r3
 8016b68:	2b00      	cmp	r3, #0
 8016b6a:	d007      	beq.n	8016b7c <RegionCommonComputeRxWindowParameters+0x138>
 8016b6c:	69bb      	ldr	r3, [r7, #24]
 8016b6e:	681b      	ldr	r3, [r3, #0]
 8016b70:	68fa      	ldr	r2, [r7, #12]
 8016b72:	fb02 f303 	mul.w	r3, r2, r3
 8016b76:	3301      	adds	r3, #1
 8016b78:	085b      	lsrs	r3, r3, #1
 8016b7a:	e005      	b.n	8016b88 <RegionCommonComputeRxWindowParameters+0x144>
 8016b7c:	69bb      	ldr	r3, [r7, #24]
 8016b7e:	681b      	ldr	r3, [r3, #0]
 8016b80:	68fa      	ldr	r2, [r7, #12]
 8016b82:	fb02 f303 	mul.w	r3, r2, r3
 8016b86:	085b      	lsrs	r3, r3, #1
 8016b88:	1acb      	subs	r3, r1, r3
 8016b8a:	683a      	ldr	r2, [r7, #0]
 8016b8c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8016b90:	fb01 f202 	mul.w	r2, r1, r2
 8016b94:	1a9b      	subs	r3, r3, r2
 8016b96:	4a06      	ldr	r2, [pc, #24]	@ (8016bb0 <RegionCommonComputeRxWindowParameters+0x16c>)
 8016b98:	fb82 1203 	smull	r1, r2, r2, r3
 8016b9c:	1192      	asrs	r2, r2, #6
 8016b9e:	17db      	asrs	r3, r3, #31
 8016ba0:	1ad3      	subs	r3, r2, r3
 8016ba2:	69fa      	ldr	r2, [r7, #28]
 8016ba4:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 8016ba6:	bf00      	nop
 8016ba8:	3714      	adds	r7, #20
 8016baa:	46bd      	mov	sp, r7
 8016bac:	bc80      	pop	{r7}
 8016bae:	4770      	bx	lr
 8016bb0:	10624dd3 	.word	0x10624dd3

08016bb4 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 8016bb4:	b580      	push	{r7, lr}
 8016bb6:	b086      	sub	sp, #24
 8016bb8:	af00      	add	r7, sp, #0
 8016bba:	4603      	mov	r3, r0
 8016bbc:	60b9      	str	r1, [r7, #8]
 8016bbe:	607a      	str	r2, [r7, #4]
 8016bc0:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8016bc2:	2300      	movs	r3, #0
 8016bc4:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 8016bc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016bca:	005b      	lsls	r3, r3, #1
 8016bcc:	4618      	mov	r0, r3
 8016bce:	f7ea f879 	bl	8000cc4 <__aeabi_ui2f>
 8016bd2:	4603      	mov	r3, r0
 8016bd4:	4619      	mov	r1, r3
 8016bd6:	68b8      	ldr	r0, [r7, #8]
 8016bd8:	f7e9 ffc2 	bl	8000b60 <__aeabi_fsub>
 8016bdc:	4603      	mov	r3, r0
 8016bde:	6879      	ldr	r1, [r7, #4]
 8016be0:	4618      	mov	r0, r3
 8016be2:	f7e9 ffbd 	bl	8000b60 <__aeabi_fsub>
 8016be6:	4603      	mov	r3, r0
 8016be8:	4618      	mov	r0, r3
 8016bea:	f7e9 fc85 	bl	80004f8 <__aeabi_f2d>
 8016bee:	4602      	mov	r2, r0
 8016bf0:	460b      	mov	r3, r1
 8016bf2:	4610      	mov	r0, r2
 8016bf4:	4619      	mov	r1, r3
 8016bf6:	f007 fc77 	bl	801e4e8 <floor>
 8016bfa:	4602      	mov	r2, r0
 8016bfc:	460b      	mov	r3, r1
 8016bfe:	4610      	mov	r0, r2
 8016c00:	4619      	mov	r1, r3
 8016c02:	f7e9 ff81 	bl	8000b08 <__aeabi_d2iz>
 8016c06:	4603      	mov	r3, r0
 8016c08:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 8016c0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016c0e:	4618      	mov	r0, r3
 8016c10:	3718      	adds	r7, #24
 8016c12:	46bd      	mov	sp, r7
 8016c14:	bd80      	pop	{r7, pc}

08016c16 <RegionCommonCountNbOfEnabledChannels>:
    /* ST_WORKAROUND_END */
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 8016c16:	b590      	push	{r4, r7, lr}
 8016c18:	b087      	sub	sp, #28
 8016c1a:	af00      	add	r7, sp, #0
 8016c1c:	60f8      	str	r0, [r7, #12]
 8016c1e:	60b9      	str	r1, [r7, #8]
 8016c20:	607a      	str	r2, [r7, #4]
 8016c22:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 8016c24:	2300      	movs	r3, #0
 8016c26:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 8016c28:	2300      	movs	r3, #0
 8016c2a:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8016c2c:	2300      	movs	r3, #0
 8016c2e:	757b      	strb	r3, [r7, #21]
 8016c30:	2300      	movs	r3, #0
 8016c32:	753b      	strb	r3, [r7, #20]
 8016c34:	e09c      	b.n	8016d70 <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8016c36:	2300      	movs	r3, #0
 8016c38:	74fb      	strb	r3, [r7, #19]
 8016c3a:	e08f      	b.n	8016d5c <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8016c3c:	68fb      	ldr	r3, [r7, #12]
 8016c3e:	685a      	ldr	r2, [r3, #4]
 8016c40:	7d3b      	ldrb	r3, [r7, #20]
 8016c42:	005b      	lsls	r3, r3, #1
 8016c44:	4413      	add	r3, r2
 8016c46:	881b      	ldrh	r3, [r3, #0]
 8016c48:	461a      	mov	r2, r3
 8016c4a:	7cfb      	ldrb	r3, [r7, #19]
 8016c4c:	fa42 f303 	asr.w	r3, r2, r3
 8016c50:	f003 0301 	and.w	r3, r3, #1
 8016c54:	2b00      	cmp	r3, #0
 8016c56:	d07e      	beq.n	8016d56 <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 8016c58:	68fb      	ldr	r3, [r7, #12]
 8016c5a:	689a      	ldr	r2, [r3, #8]
 8016c5c:	7d79      	ldrb	r1, [r7, #21]
 8016c5e:	7cfb      	ldrb	r3, [r7, #19]
 8016c60:	440b      	add	r3, r1
 8016c62:	4619      	mov	r1, r3
 8016c64:	460b      	mov	r3, r1
 8016c66:	005b      	lsls	r3, r3, #1
 8016c68:	440b      	add	r3, r1
 8016c6a:	009b      	lsls	r3, r3, #2
 8016c6c:	4413      	add	r3, r2
 8016c6e:	681b      	ldr	r3, [r3, #0]
 8016c70:	2b00      	cmp	r3, #0
 8016c72:	d06b      	beq.n	8016d4c <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8016c74:	68fb      	ldr	r3, [r7, #12]
 8016c76:	781b      	ldrb	r3, [r3, #0]
 8016c78:	f083 0301 	eor.w	r3, r3, #1
 8016c7c:	b2db      	uxtb	r3, r3
 8016c7e:	2b00      	cmp	r3, #0
 8016c80:	d011      	beq.n	8016ca6 <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 8016c82:	68fb      	ldr	r3, [r7, #12]
 8016c84:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8016c86:	2b00      	cmp	r3, #0
 8016c88:	d00d      	beq.n	8016ca6 <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 8016c8a:	68fb      	ldr	r3, [r7, #12]
 8016c8c:	695a      	ldr	r2, [r3, #20]
 8016c8e:	7d3b      	ldrb	r3, [r7, #20]
 8016c90:	005b      	lsls	r3, r3, #1
 8016c92:	4413      	add	r3, r2
 8016c94:	881b      	ldrh	r3, [r3, #0]
 8016c96:	461a      	mov	r2, r3
 8016c98:	7cfb      	ldrb	r3, [r7, #19]
 8016c9a:	fa42 f303 	asr.w	r3, r2, r3
 8016c9e:	f003 0301 	and.w	r3, r3, #1
 8016ca2:	2b00      	cmp	r3, #0
 8016ca4:	d054      	beq.n	8016d50 <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8016ca6:	68fb      	ldr	r3, [r7, #12]
 8016ca8:	785b      	ldrb	r3, [r3, #1]
 8016caa:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 8016cac:	68fb      	ldr	r3, [r7, #12]
 8016cae:	689a      	ldr	r2, [r3, #8]
 8016cb0:	7d79      	ldrb	r1, [r7, #21]
 8016cb2:	7cfb      	ldrb	r3, [r7, #19]
 8016cb4:	440b      	add	r3, r1
 8016cb6:	4619      	mov	r1, r3
 8016cb8:	460b      	mov	r3, r1
 8016cba:	005b      	lsls	r3, r3, #1
 8016cbc:	440b      	add	r3, r1
 8016cbe:	009b      	lsls	r3, r3, #2
 8016cc0:	4413      	add	r3, r2
 8016cc2:	7a1b      	ldrb	r3, [r3, #8]
 8016cc4:	f343 0303 	sbfx	r3, r3, #0, #4
 8016cc8:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8016cca:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8016ccc:	68fb      	ldr	r3, [r7, #12]
 8016cce:	689a      	ldr	r2, [r3, #8]
 8016cd0:	7d79      	ldrb	r1, [r7, #21]
 8016cd2:	7cfb      	ldrb	r3, [r7, #19]
 8016cd4:	440b      	add	r3, r1
 8016cd6:	4619      	mov	r1, r3
 8016cd8:	460b      	mov	r3, r1
 8016cda:	005b      	lsls	r3, r3, #1
 8016cdc:	440b      	add	r3, r1
 8016cde:	009b      	lsls	r3, r3, #2
 8016ce0:	4413      	add	r3, r2
 8016ce2:	7a1b      	ldrb	r3, [r3, #8]
 8016ce4:	f343 1303 	sbfx	r3, r3, #4, #4
 8016ce8:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8016cea:	461a      	mov	r2, r3
 8016cec:	4621      	mov	r1, r4
 8016cee:	f7ff fbe8 	bl	80164c2 <RegionCommonValueInRange>
 8016cf2:	4603      	mov	r3, r0
 8016cf4:	2b00      	cmp	r3, #0
 8016cf6:	d02d      	beq.n	8016d54 <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 8016cf8:	68fb      	ldr	r3, [r7, #12]
 8016cfa:	68da      	ldr	r2, [r3, #12]
 8016cfc:	68fb      	ldr	r3, [r7, #12]
 8016cfe:	6899      	ldr	r1, [r3, #8]
 8016d00:	7d78      	ldrb	r0, [r7, #21]
 8016d02:	7cfb      	ldrb	r3, [r7, #19]
 8016d04:	4403      	add	r3, r0
 8016d06:	4618      	mov	r0, r3
 8016d08:	4603      	mov	r3, r0
 8016d0a:	005b      	lsls	r3, r3, #1
 8016d0c:	4403      	add	r3, r0
 8016d0e:	009b      	lsls	r3, r3, #2
 8016d10:	440b      	add	r3, r1
 8016d12:	7a5b      	ldrb	r3, [r3, #9]
 8016d14:	4619      	mov	r1, r3
 8016d16:	460b      	mov	r3, r1
 8016d18:	005b      	lsls	r3, r3, #1
 8016d1a:	440b      	add	r3, r1
 8016d1c:	00db      	lsls	r3, r3, #3
 8016d1e:	4413      	add	r3, r2
 8016d20:	7d1b      	ldrb	r3, [r3, #20]
 8016d22:	f083 0301 	eor.w	r3, r3, #1
 8016d26:	b2db      	uxtb	r3, r3
 8016d28:	2b00      	cmp	r3, #0
 8016d2a:	d003      	beq.n	8016d34 <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 8016d2c:	7dbb      	ldrb	r3, [r7, #22]
 8016d2e:	3301      	adds	r3, #1
 8016d30:	75bb      	strb	r3, [r7, #22]
                    continue;
 8016d32:	e010      	b.n	8016d56 <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 8016d34:	7dfb      	ldrb	r3, [r7, #23]
 8016d36:	1c5a      	adds	r2, r3, #1
 8016d38:	75fa      	strb	r2, [r7, #23]
 8016d3a:	461a      	mov	r2, r3
 8016d3c:	68bb      	ldr	r3, [r7, #8]
 8016d3e:	4413      	add	r3, r2
 8016d40:	7d79      	ldrb	r1, [r7, #21]
 8016d42:	7cfa      	ldrb	r2, [r7, #19]
 8016d44:	440a      	add	r2, r1
 8016d46:	b2d2      	uxtb	r2, r2
 8016d48:	701a      	strb	r2, [r3, #0]
 8016d4a:	e004      	b.n	8016d56 <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8016d4c:	bf00      	nop
 8016d4e:	e002      	b.n	8016d56 <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 8016d50:	bf00      	nop
 8016d52:	e000      	b.n	8016d56 <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8016d54:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 8016d56:	7cfb      	ldrb	r3, [r7, #19]
 8016d58:	3301      	adds	r3, #1
 8016d5a:	74fb      	strb	r3, [r7, #19]
 8016d5c:	7cfb      	ldrb	r3, [r7, #19]
 8016d5e:	2b0f      	cmp	r3, #15
 8016d60:	f67f af6c 	bls.w	8016c3c <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8016d64:	7d7b      	ldrb	r3, [r7, #21]
 8016d66:	3310      	adds	r3, #16
 8016d68:	757b      	strb	r3, [r7, #21]
 8016d6a:	7d3b      	ldrb	r3, [r7, #20]
 8016d6c:	3301      	adds	r3, #1
 8016d6e:	753b      	strb	r3, [r7, #20]
 8016d70:	7d7b      	ldrb	r3, [r7, #21]
 8016d72:	b29a      	uxth	r2, r3
 8016d74:	68fb      	ldr	r3, [r7, #12]
 8016d76:	8a1b      	ldrh	r3, [r3, #16]
 8016d78:	429a      	cmp	r2, r3
 8016d7a:	f4ff af5c 	bcc.w	8016c36 <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 8016d7e:	687b      	ldr	r3, [r7, #4]
 8016d80:	7dfa      	ldrb	r2, [r7, #23]
 8016d82:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8016d84:	683b      	ldr	r3, [r7, #0]
 8016d86:	7dba      	ldrb	r2, [r7, #22]
 8016d88:	701a      	strb	r2, [r3, #0]
}
 8016d8a:	bf00      	nop
 8016d8c:	371c      	adds	r7, #28
 8016d8e:	46bd      	mov	sp, r7
 8016d90:	bd90      	pop	{r4, r7, pc}

08016d92 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8016d92:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016d94:	b08b      	sub	sp, #44	@ 0x2c
 8016d96:	af04      	add	r7, sp, #16
 8016d98:	60f8      	str	r0, [r7, #12]
 8016d9a:	60b9      	str	r1, [r7, #8]
 8016d9c:	607a      	str	r2, [r7, #4]
 8016d9e:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8016da0:	68fb      	ldr	r3, [r7, #12]
 8016da2:	685b      	ldr	r3, [r3, #4]
 8016da4:	4618      	mov	r0, r3
 8016da6:	f004 fbd1 	bl	801b54c <UTIL_TIMER_GetElapsedTime>
 8016daa:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8016dac:	68fb      	ldr	r3, [r7, #12]
 8016dae:	681a      	ldr	r2, [r3, #0]
 8016db0:	697b      	ldr	r3, [r7, #20]
 8016db2:	1ad2      	subs	r2, r2, r3
 8016db4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016db6:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 8016db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016dba:	2201      	movs	r2, #1
 8016dbc:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 8016dbe:	683b      	ldr	r3, [r7, #0]
 8016dc0:	2200      	movs	r2, #0
 8016dc2:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8016dc4:	68fb      	ldr	r3, [r7, #12]
 8016dc6:	685b      	ldr	r3, [r3, #4]
 8016dc8:	2b00      	cmp	r3, #0
 8016dca:	d004      	beq.n	8016dd6 <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8016dcc:	68fb      	ldr	r3, [r7, #12]
 8016dce:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8016dd0:	697a      	ldr	r2, [r7, #20]
 8016dd2:	429a      	cmp	r2, r3
 8016dd4:	d32b      	bcc.n	8016e2e <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8016dd6:	68bb      	ldr	r3, [r7, #8]
 8016dd8:	2200      	movs	r2, #0
 8016dda:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8016ddc:	68fb      	ldr	r3, [r7, #12]
 8016dde:	69db      	ldr	r3, [r3, #28]
 8016de0:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 8016de2:	68fb      	ldr	r3, [r7, #12]
 8016de4:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8016de6:	68dd      	ldr	r5, [r3, #12]
 8016de8:	68fb      	ldr	r3, [r7, #12]
 8016dea:	7a5e      	ldrb	r6, [r3, #9]
 8016dec:	68fb      	ldr	r3, [r7, #12]
 8016dee:	f893 c008 	ldrb.w	ip, [r3, #8]
 8016df2:	68fb      	ldr	r3, [r7, #12]
 8016df4:	7d1b      	ldrb	r3, [r3, #20]
 8016df6:	68fa      	ldr	r2, [r7, #12]
 8016df8:	6992      	ldr	r2, [r2, #24]
 8016dfa:	9203      	str	r2, [sp, #12]
 8016dfc:	68fa      	ldr	r2, [r7, #12]
 8016dfe:	f10d 0e04 	add.w	lr, sp, #4
 8016e02:	320c      	adds	r2, #12
 8016e04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016e08:	e88e 0003 	stmia.w	lr, {r0, r1}
 8016e0c:	9300      	str	r3, [sp, #0]
 8016e0e:	4663      	mov	r3, ip
 8016e10:	4632      	mov	r2, r6
 8016e12:	4629      	mov	r1, r5
 8016e14:	4620      	mov	r0, r4
 8016e16:	f7ff fc25 	bl	8016664 <RegionCommonUpdateBandTimeOff>
 8016e1a:	4602      	mov	r2, r0
 8016e1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016e1e:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8016e20:	68fb      	ldr	r3, [r7, #12]
 8016e22:	69d8      	ldr	r0, [r3, #28]
 8016e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e26:	683a      	ldr	r2, [r7, #0]
 8016e28:	6879      	ldr	r1, [r7, #4]
 8016e2a:	f7ff fef4 	bl	8016c16 <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8016e2e:	683b      	ldr	r3, [r7, #0]
 8016e30:	781b      	ldrb	r3, [r3, #0]
 8016e32:	2b00      	cmp	r3, #0
 8016e34:	d004      	beq.n	8016e40 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 8016e36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016e38:	2200      	movs	r2, #0
 8016e3a:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8016e3c:	2300      	movs	r3, #0
 8016e3e:	e006      	b.n	8016e4e <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 8016e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e42:	781b      	ldrb	r3, [r3, #0]
 8016e44:	2b00      	cmp	r3, #0
 8016e46:	d001      	beq.n	8016e4c <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8016e48:	230b      	movs	r3, #11
 8016e4a:	e000      	b.n	8016e4e <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8016e4c:	230c      	movs	r3, #12
    }
}
 8016e4e:	4618      	mov	r0, r3
 8016e50:	371c      	adds	r7, #28
 8016e52:	46bd      	mov	sp, r7
 8016e54:	bdf0      	pop	{r4, r5, r6, r7, pc}

08016e56 <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 8016e56:	b5b0      	push	{r4, r5, r7, lr}
 8016e58:	b086      	sub	sp, #24
 8016e5a:	af02      	add	r7, sp, #8
 8016e5c:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 8016e5e:	687b      	ldr	r3, [r7, #4]
 8016e60:	781b      	ldrb	r3, [r3, #0]
 8016e62:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 8016e64:	687b      	ldr	r3, [r7, #4]
 8016e66:	f993 2000 	ldrsb.w	r2, [r3]
 8016e6a:	687b      	ldr	r3, [r7, #4]
 8016e6c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8016e70:	429a      	cmp	r2, r3
 8016e72:	d103      	bne.n	8016e7c <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 8016e74:	687b      	ldr	r3, [r7, #4]
 8016e76:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8016e7a:	e026      	b.n	8016eca <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 8016e7c:	7bfb      	ldrb	r3, [r7, #15]
 8016e7e:	3b01      	subs	r3, #1
 8016e80:	b2db      	uxtb	r3, r3
 8016e82:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 8016e84:	687b      	ldr	r3, [r7, #4]
 8016e86:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8016e8a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8016e8e:	429a      	cmp	r2, r3
 8016e90:	d019      	beq.n	8016ec6 <RegionCommonGetNextLowerTxDr+0x70>
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 8016e92:	687b      	ldr	r3, [r7, #4]
 8016e94:	78d8      	ldrb	r0, [r3, #3]
 8016e96:	687b      	ldr	r3, [r7, #4]
 8016e98:	6859      	ldr	r1, [r3, #4]
 8016e9a:	687b      	ldr	r3, [r7, #4]
 8016e9c:	f993 5002 	ldrsb.w	r5, [r3, #2]
 8016ea0:	687b      	ldr	r3, [r7, #4]
 8016ea2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016ea6:	687a      	ldr	r2, [r7, #4]
 8016ea8:	6892      	ldr	r2, [r2, #8]
 8016eaa:	f997 400f 	ldrsb.w	r4, [r7, #15]
 8016eae:	9201      	str	r2, [sp, #4]
 8016eb0:	9300      	str	r3, [sp, #0]
 8016eb2:	462b      	mov	r3, r5
 8016eb4:	4622      	mov	r2, r4
 8016eb6:	f7ff fa92 	bl	80163de <RegionCommonChanVerifyDr>
 8016eba:	4603      	mov	r3, r0
 8016ebc:	f083 0301 	eor.w	r3, r3, #1
 8016ec0:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 8016ec2:	2b00      	cmp	r3, #0
 8016ec4:	d1da      	bne.n	8016e7c <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 8016ec6:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 8016eca:	4618      	mov	r0, r3
 8016ecc:	3710      	adds	r7, #16
 8016ece:	46bd      	mov	sp, r7
 8016ed0:	bdb0      	pop	{r4, r5, r7, pc}

08016ed2 <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 8016ed2:	b480      	push	{r7}
 8016ed4:	b083      	sub	sp, #12
 8016ed6:	af00      	add	r7, sp, #0
 8016ed8:	4603      	mov	r3, r0
 8016eda:	460a      	mov	r2, r1
 8016edc:	71fb      	strb	r3, [r7, #7]
 8016ede:	4613      	mov	r3, r2
 8016ee0:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 8016ee2:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8016ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016eea:	4293      	cmp	r3, r2
 8016eec:	bfb8      	it	lt
 8016eee:	4613      	movlt	r3, r2
 8016ef0:	b25b      	sxtb	r3, r3
}
 8016ef2:	4618      	mov	r0, r3
 8016ef4:	370c      	adds	r7, #12
 8016ef6:	46bd      	mov	sp, r7
 8016ef8:	bc80      	pop	{r7}
 8016efa:	4770      	bx	lr

08016efc <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 8016efc:	b480      	push	{r7}
 8016efe:	b083      	sub	sp, #12
 8016f00:	af00      	add	r7, sp, #0
 8016f02:	6078      	str	r0, [r7, #4]
 8016f04:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 8016f06:	687b      	ldr	r3, [r7, #4]
 8016f08:	009b      	lsls	r3, r3, #2
 8016f0a:	683a      	ldr	r2, [r7, #0]
 8016f0c:	4413      	add	r3, r2
 8016f0e:	681b      	ldr	r3, [r3, #0]
 8016f10:	4a07      	ldr	r2, [pc, #28]	@ (8016f30 <RegionCommonGetBandwidth+0x34>)
 8016f12:	4293      	cmp	r3, r2
 8016f14:	d004      	beq.n	8016f20 <RegionCommonGetBandwidth+0x24>
 8016f16:	4a07      	ldr	r2, [pc, #28]	@ (8016f34 <RegionCommonGetBandwidth+0x38>)
 8016f18:	4293      	cmp	r3, r2
 8016f1a:	d003      	beq.n	8016f24 <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 8016f1c:	2300      	movs	r3, #0
 8016f1e:	e002      	b.n	8016f26 <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 8016f20:	2301      	movs	r3, #1
 8016f22:	e000      	b.n	8016f26 <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 8016f24:	2302      	movs	r3, #2
    }
}
 8016f26:	4618      	mov	r0, r3
 8016f28:	370c      	adds	r7, #12
 8016f2a:	46bd      	mov	sp, r7
 8016f2c:	bc80      	pop	{r7}
 8016f2e:	4770      	bx	lr
 8016f30:	0003d090 	.word	0x0003d090
 8016f34:	0007a120 	.word	0x0007a120

08016f38 <RegionCommonRxConfigPrint>:

/* ST_WORKAROUND_BEGIN: Print Tx/Rx config */
void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8016f38:	b580      	push	{r7, lr}
 8016f3a:	b086      	sub	sp, #24
 8016f3c:	af04      	add	r7, sp, #16
 8016f3e:	4603      	mov	r3, r0
 8016f40:	6039      	str	r1, [r7, #0]
 8016f42:	71fb      	strb	r3, [r7, #7]
 8016f44:	4613      	mov	r3, r2
 8016f46:	71bb      	strb	r3, [r7, #6]
    if ( rxSlot < RX_SLOT_NONE )
 8016f48:	79fb      	ldrb	r3, [r7, #7]
 8016f4a:	2b05      	cmp	r3, #5
 8016f4c:	d810      	bhi.n	8016f70 <RegionCommonRxConfigPrint+0x38>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", EventRXSlotStrings[rxSlot], frequency, dr );
 8016f4e:	79fb      	ldrb	r3, [r7, #7]
 8016f50:	4a0f      	ldr	r2, [pc, #60]	@ (8016f90 <RegionCommonRxConfigPrint+0x58>)
 8016f52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016f56:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8016f5a:	9202      	str	r2, [sp, #8]
 8016f5c:	683a      	ldr	r2, [r7, #0]
 8016f5e:	9201      	str	r2, [sp, #4]
 8016f60:	9300      	str	r3, [sp, #0]
 8016f62:	4b0c      	ldr	r3, [pc, #48]	@ (8016f94 <RegionCommonRxConfigPrint+0x5c>)
 8016f64:	2201      	movs	r2, #1
 8016f66:	2100      	movs	r1, #0
 8016f68:	2002      	movs	r0, #2
 8016f6a:	f004 fbcd 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 8016f6e:	e00a      	b.n	8016f86 <RegionCommonRxConfigPrint+0x4e>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8016f70:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8016f74:	9301      	str	r3, [sp, #4]
 8016f76:	683b      	ldr	r3, [r7, #0]
 8016f78:	9300      	str	r3, [sp, #0]
 8016f7a:	4b07      	ldr	r3, [pc, #28]	@ (8016f98 <RegionCommonRxConfigPrint+0x60>)
 8016f7c:	2201      	movs	r2, #1
 8016f7e:	2100      	movs	r1, #0
 8016f80:	2002      	movs	r0, #2
 8016f82:	f004 fbc1 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
}
 8016f86:	bf00      	nop
 8016f88:	3708      	adds	r7, #8
 8016f8a:	46bd      	mov	sp, r7
 8016f8c:	bd80      	pop	{r7, pc}
 8016f8e:	bf00      	nop
 8016f90:	20000110 	.word	0x20000110
 8016f94:	0801eef0 	.word	0x0801eef0
 8016f98:	0801ef10 	.word	0x0801ef10

08016f9c <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8016f9c:	b580      	push	{r7, lr}
 8016f9e:	b084      	sub	sp, #16
 8016fa0:	af02      	add	r7, sp, #8
 8016fa2:	6078      	str	r0, [r7, #4]
 8016fa4:	460b      	mov	r3, r1
 8016fa6:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8016fa8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016fac:	9301      	str	r3, [sp, #4]
 8016fae:	687b      	ldr	r3, [r7, #4]
 8016fb0:	9300      	str	r3, [sp, #0]
 8016fb2:	4b05      	ldr	r3, [pc, #20]	@ (8016fc8 <RegionCommonTxConfigPrint+0x2c>)
 8016fb4:	2201      	movs	r2, #1
 8016fb6:	2100      	movs	r1, #0
 8016fb8:	2002      	movs	r0, #2
 8016fba:	f004 fba5 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
}
 8016fbe:	bf00      	nop
 8016fc0:	3708      	adds	r7, #8
 8016fc2:	46bd      	mov	sp, r7
 8016fc4:	bd80      	pop	{r7, pc}
 8016fc6:	bf00      	nop
 8016fc8:	0801ef2c 	.word	0x0801ef2c

08016fcc <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 8016fcc:	b480      	push	{r7}
 8016fce:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 8016fd0:	4b0d      	ldr	r3, [pc, #52]	@ (8017008 <rand1+0x3c>)
 8016fd2:	681b      	ldr	r3, [r3, #0]
 8016fd4:	4a0d      	ldr	r2, [pc, #52]	@ (801700c <rand1+0x40>)
 8016fd6:	fb02 f303 	mul.w	r3, r2, r3
 8016fda:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8016fde:	3339      	adds	r3, #57	@ 0x39
 8016fe0:	4a09      	ldr	r2, [pc, #36]	@ (8017008 <rand1+0x3c>)
 8016fe2:	6013      	str	r3, [r2, #0]
 8016fe4:	4b08      	ldr	r3, [pc, #32]	@ (8017008 <rand1+0x3c>)
 8016fe6:	681a      	ldr	r2, [r3, #0]
 8016fe8:	2303      	movs	r3, #3
 8016fea:	fba3 1302 	umull	r1, r3, r3, r2
 8016fee:	1ad1      	subs	r1, r2, r3
 8016ff0:	0849      	lsrs	r1, r1, #1
 8016ff2:	440b      	add	r3, r1
 8016ff4:	0f99      	lsrs	r1, r3, #30
 8016ff6:	460b      	mov	r3, r1
 8016ff8:	07db      	lsls	r3, r3, #31
 8016ffa:	1a5b      	subs	r3, r3, r1
 8016ffc:	1ad1      	subs	r1, r2, r3
 8016ffe:	460b      	mov	r3, r1
}
 8017000:	4618      	mov	r0, r3
 8017002:	46bd      	mov	sp, r7
 8017004:	bc80      	pop	{r7}
 8017006:	4770      	bx	lr
 8017008:	20000128 	.word	0x20000128
 801700c:	41c64e6d 	.word	0x41c64e6d

08017010 <srand1>:

void srand1( uint32_t seed )
{
 8017010:	b480      	push	{r7}
 8017012:	b083      	sub	sp, #12
 8017014:	af00      	add	r7, sp, #0
 8017016:	6078      	str	r0, [r7, #4]
    next = seed;
 8017018:	4a03      	ldr	r2, [pc, #12]	@ (8017028 <srand1+0x18>)
 801701a:	687b      	ldr	r3, [r7, #4]
 801701c:	6013      	str	r3, [r2, #0]
}
 801701e:	bf00      	nop
 8017020:	370c      	adds	r7, #12
 8017022:	46bd      	mov	sp, r7
 8017024:	bc80      	pop	{r7}
 8017026:	4770      	bx	lr
 8017028:	20000128 	.word	0x20000128

0801702c <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 801702c:	b580      	push	{r7, lr}
 801702e:	b082      	sub	sp, #8
 8017030:	af00      	add	r7, sp, #0
 8017032:	6078      	str	r0, [r7, #4]
 8017034:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 8017036:	f7ff ffc9 	bl	8016fcc <rand1>
 801703a:	4602      	mov	r2, r0
 801703c:	6839      	ldr	r1, [r7, #0]
 801703e:	687b      	ldr	r3, [r7, #4]
 8017040:	1acb      	subs	r3, r1, r3
 8017042:	3301      	adds	r3, #1
 8017044:	fb92 f1f3 	sdiv	r1, r2, r3
 8017048:	fb01 f303 	mul.w	r3, r1, r3
 801704c:	1ad2      	subs	r2, r2, r3
 801704e:	687b      	ldr	r3, [r7, #4]
 8017050:	4413      	add	r3, r2
}
 8017052:	4618      	mov	r0, r3
 8017054:	3708      	adds	r7, #8
 8017056:	46bd      	mov	sp, r7
 8017058:	bd80      	pop	{r7, pc}

0801705a <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801705a:	b480      	push	{r7}
 801705c:	b085      	sub	sp, #20
 801705e:	af00      	add	r7, sp, #0
 8017060:	60f8      	str	r0, [r7, #12]
 8017062:	60b9      	str	r1, [r7, #8]
 8017064:	4613      	mov	r3, r2
 8017066:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 8017068:	e007      	b.n	801707a <memcpy1+0x20>
    {
        *dst++ = *src++;
 801706a:	68ba      	ldr	r2, [r7, #8]
 801706c:	1c53      	adds	r3, r2, #1
 801706e:	60bb      	str	r3, [r7, #8]
 8017070:	68fb      	ldr	r3, [r7, #12]
 8017072:	1c59      	adds	r1, r3, #1
 8017074:	60f9      	str	r1, [r7, #12]
 8017076:	7812      	ldrb	r2, [r2, #0]
 8017078:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801707a:	88fb      	ldrh	r3, [r7, #6]
 801707c:	1e5a      	subs	r2, r3, #1
 801707e:	80fa      	strh	r2, [r7, #6]
 8017080:	2b00      	cmp	r3, #0
 8017082:	d1f2      	bne.n	801706a <memcpy1+0x10>
    }
}
 8017084:	bf00      	nop
 8017086:	bf00      	nop
 8017088:	3714      	adds	r7, #20
 801708a:	46bd      	mov	sp, r7
 801708c:	bc80      	pop	{r7}
 801708e:	4770      	bx	lr

08017090 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8017090:	b480      	push	{r7}
 8017092:	b085      	sub	sp, #20
 8017094:	af00      	add	r7, sp, #0
 8017096:	60f8      	str	r0, [r7, #12]
 8017098:	60b9      	str	r1, [r7, #8]
 801709a:	4613      	mov	r3, r2
 801709c:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 801709e:	88fb      	ldrh	r3, [r7, #6]
 80170a0:	3b01      	subs	r3, #1
 80170a2:	68fa      	ldr	r2, [r7, #12]
 80170a4:	4413      	add	r3, r2
 80170a6:	60fb      	str	r3, [r7, #12]
    while( size-- )
 80170a8:	e007      	b.n	80170ba <memcpyr+0x2a>
    {
        *dst-- = *src++;
 80170aa:	68ba      	ldr	r2, [r7, #8]
 80170ac:	1c53      	adds	r3, r2, #1
 80170ae:	60bb      	str	r3, [r7, #8]
 80170b0:	68fb      	ldr	r3, [r7, #12]
 80170b2:	1e59      	subs	r1, r3, #1
 80170b4:	60f9      	str	r1, [r7, #12]
 80170b6:	7812      	ldrb	r2, [r2, #0]
 80170b8:	701a      	strb	r2, [r3, #0]
    while( size-- )
 80170ba:	88fb      	ldrh	r3, [r7, #6]
 80170bc:	1e5a      	subs	r2, r3, #1
 80170be:	80fa      	strh	r2, [r7, #6]
 80170c0:	2b00      	cmp	r3, #0
 80170c2:	d1f2      	bne.n	80170aa <memcpyr+0x1a>
    }
}
 80170c4:	bf00      	nop
 80170c6:	bf00      	nop
 80170c8:	3714      	adds	r7, #20
 80170ca:	46bd      	mov	sp, r7
 80170cc:	bc80      	pop	{r7}
 80170ce:	4770      	bx	lr

080170d0 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 80170d0:	b480      	push	{r7}
 80170d2:	b083      	sub	sp, #12
 80170d4:	af00      	add	r7, sp, #0
 80170d6:	6078      	str	r0, [r7, #4]
 80170d8:	460b      	mov	r3, r1
 80170da:	70fb      	strb	r3, [r7, #3]
 80170dc:	4613      	mov	r3, r2
 80170de:	803b      	strh	r3, [r7, #0]
    while( size-- )
 80170e0:	e004      	b.n	80170ec <memset1+0x1c>
    {
        *dst++ = value;
 80170e2:	687b      	ldr	r3, [r7, #4]
 80170e4:	1c5a      	adds	r2, r3, #1
 80170e6:	607a      	str	r2, [r7, #4]
 80170e8:	78fa      	ldrb	r2, [r7, #3]
 80170ea:	701a      	strb	r2, [r3, #0]
    while( size-- )
 80170ec:	883b      	ldrh	r3, [r7, #0]
 80170ee:	1e5a      	subs	r2, r3, #1
 80170f0:	803a      	strh	r2, [r7, #0]
 80170f2:	2b00      	cmp	r3, #0
 80170f4:	d1f5      	bne.n	80170e2 <memset1+0x12>
    }
}
 80170f6:	bf00      	nop
 80170f8:	bf00      	nop
 80170fa:	370c      	adds	r7, #12
 80170fc:	46bd      	mov	sp, r7
 80170fe:	bc80      	pop	{r7}
 8017100:	4770      	bx	lr
	...

08017104 <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 8017104:	b480      	push	{r7}
 8017106:	b085      	sub	sp, #20
 8017108:	af00      	add	r7, sp, #0
 801710a:	6078      	str	r0, [r7, #4]
 801710c:	460b      	mov	r3, r1
 801710e:	807b      	strh	r3, [r7, #2]
    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 8017110:	f04f 33ff 	mov.w	r3, #4294967295
 8017114:	60fb      	str	r3, [r7, #12]

    if( buffer == NULL )
 8017116:	687b      	ldr	r3, [r7, #4]
 8017118:	2b00      	cmp	r3, #0
 801711a:	d101      	bne.n	8017120 <Crc32+0x1c>
    {
        return 0;
 801711c:	2300      	movs	r3, #0
 801711e:	e026      	b.n	801716e <Crc32+0x6a>
    }

    for( uint16_t i = 0; i < length; ++i )
 8017120:	2300      	movs	r3, #0
 8017122:	817b      	strh	r3, [r7, #10]
 8017124:	e01d      	b.n	8017162 <Crc32+0x5e>
    {
        crc ^= ( uint32_t )buffer[i];
 8017126:	897b      	ldrh	r3, [r7, #10]
 8017128:	687a      	ldr	r2, [r7, #4]
 801712a:	4413      	add	r3, r2
 801712c:	781b      	ldrb	r3, [r3, #0]
 801712e:	461a      	mov	r2, r3
 8017130:	68fb      	ldr	r3, [r7, #12]
 8017132:	4053      	eors	r3, r2
 8017134:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 8017136:	2300      	movs	r3, #0
 8017138:	813b      	strh	r3, [r7, #8]
 801713a:	e00c      	b.n	8017156 <Crc32+0x52>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 801713c:	68fb      	ldr	r3, [r7, #12]
 801713e:	085a      	lsrs	r2, r3, #1
 8017140:	68fb      	ldr	r3, [r7, #12]
 8017142:	f003 0301 	and.w	r3, r3, #1
 8017146:	425b      	negs	r3, r3
 8017148:	490b      	ldr	r1, [pc, #44]	@ (8017178 <Crc32+0x74>)
 801714a:	400b      	ands	r3, r1
 801714c:	4053      	eors	r3, r2
 801714e:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 8017150:	893b      	ldrh	r3, [r7, #8]
 8017152:	3301      	adds	r3, #1
 8017154:	813b      	strh	r3, [r7, #8]
 8017156:	893b      	ldrh	r3, [r7, #8]
 8017158:	2b07      	cmp	r3, #7
 801715a:	d9ef      	bls.n	801713c <Crc32+0x38>
    for( uint16_t i = 0; i < length; ++i )
 801715c:	897b      	ldrh	r3, [r7, #10]
 801715e:	3301      	adds	r3, #1
 8017160:	817b      	strh	r3, [r7, #10]
 8017162:	897a      	ldrh	r2, [r7, #10]
 8017164:	887b      	ldrh	r3, [r7, #2]
 8017166:	429a      	cmp	r2, r3
 8017168:	d3dd      	bcc.n	8017126 <Crc32+0x22>
        }
    }

    return ~crc;
 801716a:	68fb      	ldr	r3, [r7, #12]
 801716c:	43db      	mvns	r3, r3
}
 801716e:	4618      	mov	r0, r3
 8017170:	3714      	adds	r7, #20
 8017172:	46bd      	mov	sp, r7
 8017174:	bc80      	pop	{r7}
 8017176:	4770      	bx	lr
 8017178:	edb88320 	.word	0xedb88320

0801717c <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 801717c:	b580      	push	{r7, lr}
 801717e:	b084      	sub	sp, #16
 8017180:	af02      	add	r7, sp, #8
 8017182:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8017184:	4a24      	ldr	r2, [pc, #144]	@ (8017218 <RadioInit+0x9c>)
 8017186:	687b      	ldr	r3, [r7, #4]
 8017188:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 801718a:	4b24      	ldr	r3, [pc, #144]	@ (801721c <RadioInit+0xa0>)
 801718c:	2200      	movs	r2, #0
 801718e:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8017190:	4b22      	ldr	r3, [pc, #136]	@ (801721c <RadioInit+0xa0>)
 8017192:	2200      	movs	r2, #0
 8017194:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8017196:	4b21      	ldr	r3, [pc, #132]	@ (801721c <RadioInit+0xa0>)
 8017198:	2200      	movs	r2, #0
 801719a:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801719c:	4b1f      	ldr	r3, [pc, #124]	@ (801721c <RadioInit+0xa0>)
 801719e:	2200      	movs	r2, #0
 80171a0:	659a      	str	r2, [r3, #88]	@ 0x58

    SUBGRF_Init( RadioOnDioIrq );
 80171a2:	481f      	ldr	r0, [pc, #124]	@ (8017220 <RadioInit+0xa4>)
 80171a4:	f001 ff8e 	bl	80190c4 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 80171a8:	4b1c      	ldr	r3, [pc, #112]	@ (801721c <RadioInit+0xa0>)
 80171aa:	2200      	movs	r2, #0
 80171ac:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 80171ae:	4b1b      	ldr	r3, [pc, #108]	@ (801721c <RadioInit+0xa0>)
 80171b0:	2200      	movs	r2, #0
 80171b2:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 80171b4:	f002 fa1e 	bl	80195f4 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 80171b8:	2100      	movs	r1, #0
 80171ba:	2000      	movs	r0, #0
 80171bc:	f002 fde6 	bl	8019d8c <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 80171c0:	2204      	movs	r2, #4
 80171c2:	2100      	movs	r1, #0
 80171c4:	2001      	movs	r0, #1
 80171c6:	f002 fba9 	bl	801991c <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80171ca:	2300      	movs	r3, #0
 80171cc:	2200      	movs	r2, #0
 80171ce:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80171d2:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80171d6:	f002 fad9 	bl	801978c <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 80171da:	f000 fe83 	bl	8017ee4 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 80171de:	2300      	movs	r3, #0
 80171e0:	9300      	str	r3, [sp, #0]
 80171e2:	4b10      	ldr	r3, [pc, #64]	@ (8017224 <RadioInit+0xa8>)
 80171e4:	2200      	movs	r2, #0
 80171e6:	f04f 31ff 	mov.w	r1, #4294967295
 80171ea:	480f      	ldr	r0, [pc, #60]	@ (8017228 <RadioInit+0xac>)
 80171ec:	f003 ffde 	bl	801b1ac <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 80171f0:	2300      	movs	r3, #0
 80171f2:	9300      	str	r3, [sp, #0]
 80171f4:	4b0d      	ldr	r3, [pc, #52]	@ (801722c <RadioInit+0xb0>)
 80171f6:	2200      	movs	r2, #0
 80171f8:	f04f 31ff 	mov.w	r1, #4294967295
 80171fc:	480c      	ldr	r0, [pc, #48]	@ (8017230 <RadioInit+0xb4>)
 80171fe:	f003 ffd5 	bl	801b1ac <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8017202:	4809      	ldr	r0, [pc, #36]	@ (8017228 <RadioInit+0xac>)
 8017204:	f004 f876 	bl	801b2f4 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8017208:	4809      	ldr	r0, [pc, #36]	@ (8017230 <RadioInit+0xb4>)
 801720a:	f004 f873 	bl	801b2f4 <UTIL_TIMER_Stop>
}
 801720e:	bf00      	nop
 8017210:	3708      	adds	r7, #8
 8017212:	46bd      	mov	sp, r7
 8017214:	bd80      	pop	{r7, pc}
 8017216:	bf00      	nop
 8017218:	20001cf0 	.word	0x20001cf0
 801721c:	20001cf4 	.word	0x20001cf4
 8017220:	080182cd 	.word	0x080182cd
 8017224:	08018255 	.word	0x08018255
 8017228:	20001d50 	.word	0x20001d50
 801722c:	08018269 	.word	0x08018269
 8017230:	20001d68 	.word	0x20001d68

08017234 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8017234:	b580      	push	{r7, lr}
 8017236:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8017238:	f001 ff86 	bl	8019148 <SUBGRF_GetOperatingMode>
 801723c:	4603      	mov	r3, r0
 801723e:	2b07      	cmp	r3, #7
 8017240:	d00a      	beq.n	8017258 <RadioGetStatus+0x24>
 8017242:	2b07      	cmp	r3, #7
 8017244:	dc0a      	bgt.n	801725c <RadioGetStatus+0x28>
 8017246:	2b04      	cmp	r3, #4
 8017248:	d002      	beq.n	8017250 <RadioGetStatus+0x1c>
 801724a:	2b05      	cmp	r3, #5
 801724c:	d002      	beq.n	8017254 <RadioGetStatus+0x20>
 801724e:	e005      	b.n	801725c <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8017250:	2302      	movs	r3, #2
 8017252:	e004      	b.n	801725e <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8017254:	2301      	movs	r3, #1
 8017256:	e002      	b.n	801725e <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8017258:	2303      	movs	r3, #3
 801725a:	e000      	b.n	801725e <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 801725c:	2300      	movs	r3, #0
    }
}
 801725e:	4618      	mov	r0, r3
 8017260:	bd80      	pop	{r7, pc}
	...

08017264 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8017264:	b580      	push	{r7, lr}
 8017266:	b082      	sub	sp, #8
 8017268:	af00      	add	r7, sp, #0
 801726a:	4603      	mov	r3, r0
 801726c:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 801726e:	4a2a      	ldr	r2, [pc, #168]	@ (8017318 <RadioSetModem+0xb4>)
 8017270:	79fb      	ldrb	r3, [r7, #7]
 8017272:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 8017274:	79fb      	ldrb	r3, [r7, #7]
 8017276:	4618      	mov	r0, r3
 8017278:	f003 f94b 	bl	801a512 <RFW_SetRadioModem>
    switch( modem )
 801727c:	79fb      	ldrb	r3, [r7, #7]
 801727e:	2b05      	cmp	r3, #5
 8017280:	d80e      	bhi.n	80172a0 <RadioSetModem+0x3c>
 8017282:	a201      	add	r2, pc, #4	@ (adr r2, 8017288 <RadioSetModem+0x24>)
 8017284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017288:	080172af 	.word	0x080172af
 801728c:	080172bd 	.word	0x080172bd
 8017290:	080172a1 	.word	0x080172a1
 8017294:	080172e3 	.word	0x080172e3
 8017298:	080172f1 	.word	0x080172f1
 801729c:	080172ff 	.word	0x080172ff
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 80172a0:	2003      	movs	r0, #3
 80172a2:	f002 fb15 	bl	80198d0 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80172a6:	4b1c      	ldr	r3, [pc, #112]	@ (8017318 <RadioSetModem+0xb4>)
 80172a8:	2200      	movs	r2, #0
 80172aa:	735a      	strb	r2, [r3, #13]
        break;
 80172ac:	e02f      	b.n	801730e <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 80172ae:	2000      	movs	r0, #0
 80172b0:	f002 fb0e 	bl	80198d0 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80172b4:	4b18      	ldr	r3, [pc, #96]	@ (8017318 <RadioSetModem+0xb4>)
 80172b6:	2200      	movs	r2, #0
 80172b8:	735a      	strb	r2, [r3, #13]
        break;
 80172ba:	e028      	b.n	801730e <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 80172bc:	2001      	movs	r0, #1
 80172be:	f002 fb07 	bl	80198d0 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 80172c2:	4b15      	ldr	r3, [pc, #84]	@ (8017318 <RadioSetModem+0xb4>)
 80172c4:	7b5a      	ldrb	r2, [r3, #13]
 80172c6:	4b14      	ldr	r3, [pc, #80]	@ (8017318 <RadioSetModem+0xb4>)
 80172c8:	7b1b      	ldrb	r3, [r3, #12]
 80172ca:	429a      	cmp	r2, r3
 80172cc:	d01e      	beq.n	801730c <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 80172ce:	4b12      	ldr	r3, [pc, #72]	@ (8017318 <RadioSetModem+0xb4>)
 80172d0:	7b1a      	ldrb	r2, [r3, #12]
 80172d2:	4b11      	ldr	r3, [pc, #68]	@ (8017318 <RadioSetModem+0xb4>)
 80172d4:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 80172d6:	4b10      	ldr	r3, [pc, #64]	@ (8017318 <RadioSetModem+0xb4>)
 80172d8:	7b5b      	ldrb	r3, [r3, #13]
 80172da:	4618      	mov	r0, r3
 80172dc:	f000 ff84 	bl	80181e8 <RadioSetPublicNetwork>
        }
        break;
 80172e0:	e014      	b.n	801730c <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 80172e2:	2002      	movs	r0, #2
 80172e4:	f002 faf4 	bl	80198d0 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80172e8:	4b0b      	ldr	r3, [pc, #44]	@ (8017318 <RadioSetModem+0xb4>)
 80172ea:	2200      	movs	r2, #0
 80172ec:	735a      	strb	r2, [r3, #13]
        break;
 80172ee:	e00e      	b.n	801730e <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 80172f0:	2002      	movs	r0, #2
 80172f2:	f002 faed 	bl	80198d0 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80172f6:	4b08      	ldr	r3, [pc, #32]	@ (8017318 <RadioSetModem+0xb4>)
 80172f8:	2200      	movs	r2, #0
 80172fa:	735a      	strb	r2, [r3, #13]
        break;
 80172fc:	e007      	b.n	801730e <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 80172fe:	2000      	movs	r0, #0
 8017300:	f002 fae6 	bl	80198d0 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8017304:	4b04      	ldr	r3, [pc, #16]	@ (8017318 <RadioSetModem+0xb4>)
 8017306:	2200      	movs	r2, #0
 8017308:	735a      	strb	r2, [r3, #13]
        break;
 801730a:	e000      	b.n	801730e <RadioSetModem+0xaa>
        break;
 801730c:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 801730e:	bf00      	nop
 8017310:	3708      	adds	r7, #8
 8017312:	46bd      	mov	sp, r7
 8017314:	bd80      	pop	{r7, pc}
 8017316:	bf00      	nop
 8017318:	20001cf4 	.word	0x20001cf4

0801731c <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 801731c:	b580      	push	{r7, lr}
 801731e:	b082      	sub	sp, #8
 8017320:	af00      	add	r7, sp, #0
 8017322:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8017324:	6878      	ldr	r0, [r7, #4]
 8017326:	f002 fa8d 	bl	8019844 <SUBGRF_SetRfFrequency>
}
 801732a:	bf00      	nop
 801732c:	3708      	adds	r7, #8
 801732e:	46bd      	mov	sp, r7
 8017330:	bd80      	pop	{r7, pc}

08017332 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8017332:	b580      	push	{r7, lr}
 8017334:	b090      	sub	sp, #64	@ 0x40
 8017336:	af0a      	add	r7, sp, #40	@ 0x28
 8017338:	60f8      	str	r0, [r7, #12]
 801733a:	60b9      	str	r1, [r7, #8]
 801733c:	603b      	str	r3, [r7, #0]
 801733e:	4613      	mov	r3, r2
 8017340:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8017342:	2301      	movs	r3, #1
 8017344:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8017346:	2300      	movs	r3, #0
 8017348:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801734a:	2300      	movs	r3, #0
 801734c:	613b      	str	r3, [r7, #16]

    RadioStandby( );  /* ST_WORKAROUND: Prevent multiple sleeps with TXCO delay */
 801734e:	f000 fddc 	bl	8017f0a <RadioStandby>

    RadioSetModem( MODEM_FSK );
 8017352:	2000      	movs	r0, #0
 8017354:	f7ff ff86 	bl	8017264 <RadioSetModem>

    RadioSetChannel( freq );
 8017358:	68f8      	ldr	r0, [r7, #12]
 801735a:	f7ff ffdf 	bl	801731c <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801735e:	2301      	movs	r3, #1
 8017360:	9309      	str	r3, [sp, #36]	@ 0x24
 8017362:	2300      	movs	r3, #0
 8017364:	9308      	str	r3, [sp, #32]
 8017366:	2300      	movs	r3, #0
 8017368:	9307      	str	r3, [sp, #28]
 801736a:	2300      	movs	r3, #0
 801736c:	9306      	str	r3, [sp, #24]
 801736e:	2300      	movs	r3, #0
 8017370:	9305      	str	r3, [sp, #20]
 8017372:	2300      	movs	r3, #0
 8017374:	9304      	str	r3, [sp, #16]
 8017376:	2300      	movs	r3, #0
 8017378:	9303      	str	r3, [sp, #12]
 801737a:	2300      	movs	r3, #0
 801737c:	9302      	str	r3, [sp, #8]
 801737e:	2303      	movs	r3, #3
 8017380:	9301      	str	r3, [sp, #4]
 8017382:	68bb      	ldr	r3, [r7, #8]
 8017384:	9300      	str	r3, [sp, #0]
 8017386:	2300      	movs	r3, #0
 8017388:	f44f 7216 	mov.w	r2, #600	@ 0x258
 801738c:	68b9      	ldr	r1, [r7, #8]
 801738e:	2000      	movs	r0, #0
 8017390:	f000 f83c 	bl	801740c <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8017394:	2000      	movs	r0, #0
 8017396:	f000 fdbf 	bl	8017f18 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 801739a:	f000 ff53 	bl	8018244 <RadioGetWakeupTime>
 801739e:	4603      	mov	r3, r0
 80173a0:	4618      	mov	r0, r3
 80173a2:	f7ea ff23 	bl	80021ec <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 80173a6:	f004 f8bf 	bl	801b528 <UTIL_TIMER_GetCurrentTime>
 80173aa:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80173ac:	e00d      	b.n	80173ca <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 80173ae:	2000      	movs	r0, #0
 80173b0:	f000 fe9a 	bl	80180e8 <RadioRssi>
 80173b4:	4603      	mov	r3, r0
 80173b6:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 80173b8:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80173bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80173c0:	429a      	cmp	r2, r3
 80173c2:	dd02      	ble.n	80173ca <RadioIsChannelFree+0x98>
        {
            status = false;
 80173c4:	2300      	movs	r3, #0
 80173c6:	75fb      	strb	r3, [r7, #23]
            break;
 80173c8:	e006      	b.n	80173d8 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80173ca:	6938      	ldr	r0, [r7, #16]
 80173cc:	f004 f8be 	bl	801b54c <UTIL_TIMER_GetElapsedTime>
 80173d0:	4602      	mov	r2, r0
 80173d2:	683b      	ldr	r3, [r7, #0]
 80173d4:	4293      	cmp	r3, r2
 80173d6:	d8ea      	bhi.n	80173ae <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( ); /* ST_WORKAROUND: Prevent multiple sleeps with TXCO delay */
 80173d8:	f000 fd97 	bl	8017f0a <RadioStandby>

    return status;
 80173dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80173de:	4618      	mov	r0, r3
 80173e0:	3718      	adds	r7, #24
 80173e2:	46bd      	mov	sp, r7
 80173e4:	bd80      	pop	{r7, pc}

080173e6 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 80173e6:	b580      	push	{r7, lr}
 80173e8:	b082      	sub	sp, #8
 80173ea:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 80173ec:	2300      	movs	r3, #0
 80173ee:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80173f0:	2300      	movs	r3, #0
 80173f2:	2200      	movs	r2, #0
 80173f4:	2100      	movs	r1, #0
 80173f6:	2000      	movs	r0, #0
 80173f8:	f002 f9c8 	bl	801978c <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 80173fc:	f001 ff75 	bl	80192ea <SUBGRF_GetRandom>
 8017400:	6078      	str	r0, [r7, #4]

    return rnd;
 8017402:	687b      	ldr	r3, [r7, #4]
}
 8017404:	4618      	mov	r0, r3
 8017406:	3708      	adds	r7, #8
 8017408:	46bd      	mov	sp, r7
 801740a:	bd80      	pop	{r7, pc}

0801740c <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 801740c:	b580      	push	{r7, lr}
 801740e:	b08a      	sub	sp, #40	@ 0x28
 8017410:	af00      	add	r7, sp, #0
 8017412:	60b9      	str	r1, [r7, #8]
 8017414:	607a      	str	r2, [r7, #4]
 8017416:	461a      	mov	r2, r3
 8017418:	4603      	mov	r3, r0
 801741a:	73fb      	strb	r3, [r7, #15]
 801741c:	4613      	mov	r3, r2
 801741e:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 8017420:	4ab9      	ldr	r2, [pc, #740]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 8017422:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017426:	7053      	strb	r3, [r2, #1]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 8017428:	f003 f831 	bl	801a48e <RFW_DeInit>
    if( rxContinuous == true )
 801742c:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017430:	2b00      	cmp	r3, #0
 8017432:	d001      	beq.n	8017438 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 8017434:	2300      	movs	r3, #0
 8017436:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 8017438:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801743c:	2b00      	cmp	r3, #0
 801743e:	d004      	beq.n	801744a <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 8017440:	4ab2      	ldr	r2, [pc, #712]	@ (801770c <RadioSetRxConfig+0x300>)
 8017442:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8017446:	7013      	strb	r3, [r2, #0]
 8017448:	e002      	b.n	8017450 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801744a:	4bb0      	ldr	r3, [pc, #704]	@ (801770c <RadioSetRxConfig+0x300>)
 801744c:	22ff      	movs	r2, #255	@ 0xff
 801744e:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8017450:	7bfb      	ldrb	r3, [r7, #15]
 8017452:	2b05      	cmp	r3, #5
 8017454:	d009      	beq.n	801746a <RadioSetRxConfig+0x5e>
 8017456:	2b05      	cmp	r3, #5
 8017458:	f300 81ca 	bgt.w	80177f0 <RadioSetRxConfig+0x3e4>
 801745c:	2b00      	cmp	r3, #0
 801745e:	f000 80bf 	beq.w	80175e0 <RadioSetRxConfig+0x1d4>
 8017462:	2b01      	cmp	r3, #1
 8017464:	f000 8124 	beq.w	80176b0 <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8017468:	e1c2      	b.n	80177f0 <RadioSetRxConfig+0x3e4>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801746a:	2001      	movs	r0, #1
 801746c:	f002 f884 	bl	8019578 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8017470:	4ba5      	ldr	r3, [pc, #660]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 8017472:	2200      	movs	r2, #0
 8017474:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8017478:	4aa3      	ldr	r2, [pc, #652]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 801747a:	687b      	ldr	r3, [r7, #4]
 801747c:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 801747e:	4ba2      	ldr	r3, [pc, #648]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 8017480:	2209      	movs	r2, #9
 8017482:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8017486:	4ba0      	ldr	r3, [pc, #640]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 8017488:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801748c:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801748e:	68b8      	ldr	r0, [r7, #8]
 8017490:	f002 ff30 	bl	801a2f4 <SUBGRF_GetFskBandwidthRegValue>
 8017494:	4603      	mov	r3, r0
 8017496:	461a      	mov	r2, r3
 8017498:	4b9b      	ldr	r3, [pc, #620]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 801749a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801749e:	4b9a      	ldr	r3, [pc, #616]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80174a0:	2200      	movs	r2, #0
 80174a2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80174a4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80174a6:	00db      	lsls	r3, r3, #3
 80174a8:	b29a      	uxth	r2, r3
 80174aa:	4b97      	ldr	r3, [pc, #604]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80174ac:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 80174ae:	4b96      	ldr	r3, [pc, #600]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80174b0:	2200      	movs	r2, #0
 80174b2:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 80174b4:	4b94      	ldr	r3, [pc, #592]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80174b6:	2210      	movs	r2, #16
 80174b8:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80174ba:	4b93      	ldr	r3, [pc, #588]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80174bc:	2200      	movs	r2, #0
 80174be:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 80174c0:	4b91      	ldr	r3, [pc, #580]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80174c2:	2200      	movs	r2, #0
 80174c4:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80174c6:	4b91      	ldr	r3, [pc, #580]	@ (801770c <RadioSetRxConfig+0x300>)
 80174c8:	781a      	ldrb	r2, [r3, #0]
 80174ca:	4b8f      	ldr	r3, [pc, #572]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80174cc:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80174ce:	4b8e      	ldr	r3, [pc, #568]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80174d0:	2201      	movs	r2, #1
 80174d2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 80174d4:	4b8c      	ldr	r3, [pc, #560]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80174d6:	2200      	movs	r2, #0
 80174d8:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 80174da:	2005      	movs	r0, #5
 80174dc:	f7ff fec2 	bl	8017264 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80174e0:	488b      	ldr	r0, [pc, #556]	@ (8017710 <RadioSetRxConfig+0x304>)
 80174e2:	f002 fae9 	bl	8019ab8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80174e6:	488b      	ldr	r0, [pc, #556]	@ (8017714 <RadioSetRxConfig+0x308>)
 80174e8:	f002 fbb4 	bl	8019c54 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80174ec:	4a8a      	ldr	r2, [pc, #552]	@ (8017718 <RadioSetRxConfig+0x30c>)
 80174ee:	f107 031c 	add.w	r3, r7, #28
 80174f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80174f6:	e883 0003 	stmia.w	r3, {r0, r1}
 80174fa:	f107 031c 	add.w	r3, r7, #28
 80174fe:	4618      	mov	r0, r3
 8017500:	f001 fe71 	bl	80191e6 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8017504:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8017508:	f001 febc 	bl	8019284 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 801750c:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8017510:	f000 fe08 	bl	8018124 <RadioRead>
 8017514:	4603      	mov	r3, r0
 8017516:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 801751a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801751e:	f023 0310 	bic.w	r3, r3, #16
 8017522:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 8017526:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801752a:	4619      	mov	r1, r3
 801752c:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8017530:	f000 fde6 	bl	8018100 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 8017534:	2104      	movs	r1, #4
 8017536:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 801753a:	f000 fde1 	bl	8018100 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 801753e:	f640 009b 	movw	r0, #2203	@ 0x89b
 8017542:	f000 fdef 	bl	8018124 <RadioRead>
 8017546:	4603      	mov	r3, r0
 8017548:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801754c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017550:	f023 031c 	bic.w	r3, r3, #28
 8017554:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 8017558:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801755c:	f043 0308 	orr.w	r3, r3, #8
 8017560:	b2db      	uxtb	r3, r3
 8017562:	4619      	mov	r1, r3
 8017564:	f640 009b 	movw	r0, #2203	@ 0x89b
 8017568:	f000 fdca 	bl	8018100 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 801756c:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8017570:	f000 fdd8 	bl	8018124 <RadioRead>
 8017574:	4603      	mov	r3, r0
 8017576:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801757a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801757e:	f023 0318 	bic.w	r3, r3, #24
 8017582:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 8017586:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801758a:	f043 0318 	orr.w	r3, r3, #24
 801758e:	b2db      	uxtb	r3, r3
 8017590:	4619      	mov	r1, r3
 8017592:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8017596:	f000 fdb3 	bl	8018100 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 801759a:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801759e:	f000 fdc1 	bl	8018124 <RadioRead>
 80175a2:	4603      	mov	r3, r0
 80175a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 80175a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80175ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80175b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 80175b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80175b8:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 80175bc:	b2db      	uxtb	r3, r3
 80175be:	4619      	mov	r1, r3
 80175c0:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 80175c4:	f000 fd9c 	bl	8018100 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80175c8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80175ca:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80175ce:	fb02 f303 	mul.w	r3, r2, r3
 80175d2:	461a      	mov	r2, r3
 80175d4:	687b      	ldr	r3, [r7, #4]
 80175d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80175da:	4a4b      	ldr	r2, [pc, #300]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80175dc:	6093      	str	r3, [r2, #8]
            break;
 80175de:	e108      	b.n	80177f2 <RadioSetRxConfig+0x3e6>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80175e0:	2000      	movs	r0, #0
 80175e2:	f001 ffc9 	bl	8019578 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80175e6:	4b48      	ldr	r3, [pc, #288]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80175e8:	2200      	movs	r2, #0
 80175ea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80175ee:	4a46      	ldr	r2, [pc, #280]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80175f0:	687b      	ldr	r3, [r7, #4]
 80175f2:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80175f4:	4b44      	ldr	r3, [pc, #272]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80175f6:	220b      	movs	r2, #11
 80175f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80175fc:	68b8      	ldr	r0, [r7, #8]
 80175fe:	f002 fe79 	bl	801a2f4 <SUBGRF_GetFskBandwidthRegValue>
 8017602:	4603      	mov	r3, r0
 8017604:	461a      	mov	r2, r3
 8017606:	4b40      	ldr	r3, [pc, #256]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 8017608:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801760c:	4b3e      	ldr	r3, [pc, #248]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 801760e:	2200      	movs	r2, #0
 8017610:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8017612:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8017614:	00db      	lsls	r3, r3, #3
 8017616:	b29a      	uxth	r2, r3
 8017618:	4b3b      	ldr	r3, [pc, #236]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 801761a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801761c:	4b3a      	ldr	r3, [pc, #232]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 801761e:	2204      	movs	r2, #4
 8017620:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8017622:	4b39      	ldr	r3, [pc, #228]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 8017624:	2218      	movs	r2, #24
 8017626:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8017628:	4b37      	ldr	r3, [pc, #220]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 801762a:	2200      	movs	r2, #0
 801762c:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801762e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8017632:	f083 0301 	eor.w	r3, r3, #1
 8017636:	b2db      	uxtb	r3, r3
 8017638:	461a      	mov	r2, r3
 801763a:	4b33      	ldr	r3, [pc, #204]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 801763c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801763e:	4b33      	ldr	r3, [pc, #204]	@ (801770c <RadioSetRxConfig+0x300>)
 8017640:	781a      	ldrb	r2, [r3, #0]
 8017642:	4b31      	ldr	r3, [pc, #196]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 8017644:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8017646:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 801764a:	2b00      	cmp	r3, #0
 801764c:	d003      	beq.n	8017656 <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801764e:	4b2e      	ldr	r3, [pc, #184]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 8017650:	22f2      	movs	r2, #242	@ 0xf2
 8017652:	75da      	strb	r2, [r3, #23]
 8017654:	e002      	b.n	801765c <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8017656:	4b2c      	ldr	r3, [pc, #176]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 8017658:	2201      	movs	r2, #1
 801765a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801765c:	4b2a      	ldr	r3, [pc, #168]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 801765e:	2201      	movs	r2, #1
 8017660:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8017662:	f000 fc52 	bl	8017f0a <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8017666:	2000      	movs	r0, #0
 8017668:	f7ff fdfc 	bl	8017264 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801766c:	4828      	ldr	r0, [pc, #160]	@ (8017710 <RadioSetRxConfig+0x304>)
 801766e:	f002 fa23 	bl	8019ab8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017672:	4828      	ldr	r0, [pc, #160]	@ (8017714 <RadioSetRxConfig+0x308>)
 8017674:	f002 faee 	bl	8019c54 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8017678:	4a28      	ldr	r2, [pc, #160]	@ (801771c <RadioSetRxConfig+0x310>)
 801767a:	f107 0314 	add.w	r3, r7, #20
 801767e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017682:	e883 0003 	stmia.w	r3, {r0, r1}
 8017686:	f107 0314 	add.w	r3, r7, #20
 801768a:	4618      	mov	r0, r3
 801768c:	f001 fdab 	bl	80191e6 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8017690:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8017694:	f001 fdf6 	bl	8019284 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8017698:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801769a:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801769e:	fb02 f303 	mul.w	r3, r2, r3
 80176a2:	461a      	mov	r2, r3
 80176a4:	687b      	ldr	r3, [r7, #4]
 80176a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80176aa:	4a17      	ldr	r2, [pc, #92]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80176ac:	6093      	str	r3, [r2, #8]
            break;
 80176ae:	e0a0      	b.n	80177f2 <RadioSetRxConfig+0x3e6>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80176b0:	2000      	movs	r0, #0
 80176b2:	f001 ff61 	bl	8019578 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80176b6:	4b14      	ldr	r3, [pc, #80]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80176b8:	2201      	movs	r2, #1
 80176ba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 80176be:	687b      	ldr	r3, [r7, #4]
 80176c0:	b2da      	uxtb	r2, r3
 80176c2:	4b11      	ldr	r3, [pc, #68]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80176c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 80176c8:	4a15      	ldr	r2, [pc, #84]	@ (8017720 <RadioSetRxConfig+0x314>)
 80176ca:	68bb      	ldr	r3, [r7, #8]
 80176cc:	4413      	add	r3, r2
 80176ce:	781a      	ldrb	r2, [r3, #0]
 80176d0:	4b0d      	ldr	r3, [pc, #52]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80176d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 80176d6:	4a0c      	ldr	r2, [pc, #48]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80176d8:	7bbb      	ldrb	r3, [r7, #14]
 80176da:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80176de:	68bb      	ldr	r3, [r7, #8]
 80176e0:	2b00      	cmp	r3, #0
 80176e2:	d105      	bne.n	80176f0 <RadioSetRxConfig+0x2e4>
 80176e4:	687b      	ldr	r3, [r7, #4]
 80176e6:	2b0b      	cmp	r3, #11
 80176e8:	d008      	beq.n	80176fc <RadioSetRxConfig+0x2f0>
 80176ea:	687b      	ldr	r3, [r7, #4]
 80176ec:	2b0c      	cmp	r3, #12
 80176ee:	d005      	beq.n	80176fc <RadioSetRxConfig+0x2f0>
 80176f0:	68bb      	ldr	r3, [r7, #8]
 80176f2:	2b01      	cmp	r3, #1
 80176f4:	d116      	bne.n	8017724 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80176f6:	687b      	ldr	r3, [r7, #4]
 80176f8:	2b0c      	cmp	r3, #12
 80176fa:	d113      	bne.n	8017724 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80176fc:	4b02      	ldr	r3, [pc, #8]	@ (8017708 <RadioSetRxConfig+0x2fc>)
 80176fe:	2201      	movs	r2, #1
 8017700:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8017704:	e012      	b.n	801772c <RadioSetRxConfig+0x320>
 8017706:	bf00      	nop
 8017708:	20001cf4 	.word	0x20001cf4
 801770c:	2000012c 	.word	0x2000012c
 8017710:	20001d2c 	.word	0x20001d2c
 8017714:	20001d02 	.word	0x20001d02
 8017718:	0801ef48 	.word	0x0801ef48
 801771c:	0801ef50 	.word	0x0801ef50
 8017720:	0801f5a0 	.word	0x0801f5a0
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8017724:	4b35      	ldr	r3, [pc, #212]	@ (80177fc <RadioSetRxConfig+0x3f0>)
 8017726:	2200      	movs	r2, #0
 8017728:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801772c:	4b33      	ldr	r3, [pc, #204]	@ (80177fc <RadioSetRxConfig+0x3f0>)
 801772e:	2201      	movs	r2, #1
 8017730:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8017732:	4b32      	ldr	r3, [pc, #200]	@ (80177fc <RadioSetRxConfig+0x3f0>)
 8017734:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8017738:	2b05      	cmp	r3, #5
 801773a:	d004      	beq.n	8017746 <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801773c:	4b2f      	ldr	r3, [pc, #188]	@ (80177fc <RadioSetRxConfig+0x3f0>)
 801773e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8017742:	2b06      	cmp	r3, #6
 8017744:	d10a      	bne.n	801775c <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 8017746:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8017748:	2b0b      	cmp	r3, #11
 801774a:	d803      	bhi.n	8017754 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801774c:	4b2b      	ldr	r3, [pc, #172]	@ (80177fc <RadioSetRxConfig+0x3f0>)
 801774e:	220c      	movs	r2, #12
 8017750:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8017752:	e006      	b.n	8017762 <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8017754:	4a29      	ldr	r2, [pc, #164]	@ (80177fc <RadioSetRxConfig+0x3f0>)
 8017756:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8017758:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801775a:	e002      	b.n	8017762 <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801775c:	4a27      	ldr	r2, [pc, #156]	@ (80177fc <RadioSetRxConfig+0x3f0>)
 801775e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8017760:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8017762:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8017766:	4b25      	ldr	r3, [pc, #148]	@ (80177fc <RadioSetRxConfig+0x3f0>)
 8017768:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801776a:	4b25      	ldr	r3, [pc, #148]	@ (8017800 <RadioSetRxConfig+0x3f4>)
 801776c:	781a      	ldrb	r2, [r3, #0]
 801776e:	4b23      	ldr	r3, [pc, #140]	@ (80177fc <RadioSetRxConfig+0x3f0>)
 8017770:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8017772:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8017776:	4b21      	ldr	r3, [pc, #132]	@ (80177fc <RadioSetRxConfig+0x3f0>)
 8017778:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801777c:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8017780:	4b1e      	ldr	r3, [pc, #120]	@ (80177fc <RadioSetRxConfig+0x3f0>)
 8017782:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8017786:	f000 fbc0 	bl	8017f0a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801778a:	2001      	movs	r0, #1
 801778c:	f7ff fd6a 	bl	8017264 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8017790:	481c      	ldr	r0, [pc, #112]	@ (8017804 <RadioSetRxConfig+0x3f8>)
 8017792:	f002 f991 	bl	8019ab8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017796:	481c      	ldr	r0, [pc, #112]	@ (8017808 <RadioSetRxConfig+0x3fc>)
 8017798:	f002 fa5c 	bl	8019c54 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801779c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801779e:	b2db      	uxtb	r3, r3
 80177a0:	4618      	mov	r0, r3
 80177a2:	f001 fef8 	bl	8019596 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80177a6:	4b15      	ldr	r3, [pc, #84]	@ (80177fc <RadioSetRxConfig+0x3f0>)
 80177a8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80177ac:	2b01      	cmp	r3, #1
 80177ae:	d10d      	bne.n	80177cc <RadioSetRxConfig+0x3c0>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 80177b0:	f240 7036 	movw	r0, #1846	@ 0x736
 80177b4:	f002 fba8 	bl	8019f08 <SUBGRF_ReadRegister>
 80177b8:	4603      	mov	r3, r0
 80177ba:	f023 0304 	bic.w	r3, r3, #4
 80177be:	b2db      	uxtb	r3, r3
 80177c0:	4619      	mov	r1, r3
 80177c2:	f240 7036 	movw	r0, #1846	@ 0x736
 80177c6:	f002 fb8b 	bl	8019ee0 <SUBGRF_WriteRegister>
 80177ca:	e00c      	b.n	80177e6 <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 80177cc:	f240 7036 	movw	r0, #1846	@ 0x736
 80177d0:	f002 fb9a 	bl	8019f08 <SUBGRF_ReadRegister>
 80177d4:	4603      	mov	r3, r0
 80177d6:	f043 0304 	orr.w	r3, r3, #4
 80177da:	b2db      	uxtb	r3, r3
 80177dc:	4619      	mov	r1, r3
 80177de:	f240 7036 	movw	r0, #1846	@ 0x736
 80177e2:	f002 fb7d 	bl	8019ee0 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 80177e6:	4b05      	ldr	r3, [pc, #20]	@ (80177fc <RadioSetRxConfig+0x3f0>)
 80177e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80177ec:	609a      	str	r2, [r3, #8]
            break;
 80177ee:	e000      	b.n	80177f2 <RadioSetRxConfig+0x3e6>
            break;
 80177f0:	bf00      	nop
    }
}
 80177f2:	bf00      	nop
 80177f4:	3728      	adds	r7, #40	@ 0x28
 80177f6:	46bd      	mov	sp, r7
 80177f8:	bd80      	pop	{r7, pc}
 80177fa:	bf00      	nop
 80177fc:	20001cf4 	.word	0x20001cf4
 8017800:	2000012c 	.word	0x2000012c
 8017804:	20001d2c 	.word	0x20001d2c
 8017808:	20001d02 	.word	0x20001d02

0801780c <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 801780c:	b580      	push	{r7, lr}
 801780e:	b086      	sub	sp, #24
 8017810:	af00      	add	r7, sp, #0
 8017812:	60ba      	str	r2, [r7, #8]
 8017814:	607b      	str	r3, [r7, #4]
 8017816:	4603      	mov	r3, r0
 8017818:	73fb      	strb	r3, [r7, #15]
 801781a:	460b      	mov	r3, r1
 801781c:	73bb      	strb	r3, [r7, #14]
    RFW_DeInit(); /* ST_WORKAROUND: Switch Off FwPacketDecoding by default */
 801781e:	f002 fe36 	bl	801a48e <RFW_DeInit>
    switch( modem )
 8017822:	7bfb      	ldrb	r3, [r7, #15]
 8017824:	2b04      	cmp	r3, #4
 8017826:	f000 80c7 	beq.w	80179b8 <RadioSetTxConfig+0x1ac>
 801782a:	2b04      	cmp	r3, #4
 801782c:	f300 80d6 	bgt.w	80179dc <RadioSetTxConfig+0x1d0>
 8017830:	2b00      	cmp	r3, #0
 8017832:	d002      	beq.n	801783a <RadioSetTxConfig+0x2e>
 8017834:	2b01      	cmp	r3, #1
 8017836:	d059      	beq.n	80178ec <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8017838:	e0d0      	b.n	80179dc <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801783a:	4b74      	ldr	r3, [pc, #464]	@ (8017a0c <RadioSetTxConfig+0x200>)
 801783c:	2200      	movs	r2, #0
 801783e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8017842:	4a72      	ldr	r2, [pc, #456]	@ (8017a0c <RadioSetTxConfig+0x200>)
 8017844:	6a3b      	ldr	r3, [r7, #32]
 8017846:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8017848:	4b70      	ldr	r3, [pc, #448]	@ (8017a0c <RadioSetTxConfig+0x200>)
 801784a:	220b      	movs	r2, #11
 801784c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8017850:	6878      	ldr	r0, [r7, #4]
 8017852:	f002 fd4f 	bl	801a2f4 <SUBGRF_GetFskBandwidthRegValue>
 8017856:	4603      	mov	r3, r0
 8017858:	461a      	mov	r2, r3
 801785a:	4b6c      	ldr	r3, [pc, #432]	@ (8017a0c <RadioSetTxConfig+0x200>)
 801785c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8017860:	4a6a      	ldr	r2, [pc, #424]	@ (8017a0c <RadioSetTxConfig+0x200>)
 8017862:	68bb      	ldr	r3, [r7, #8]
 8017864:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8017866:	4b69      	ldr	r3, [pc, #420]	@ (8017a0c <RadioSetTxConfig+0x200>)
 8017868:	2200      	movs	r2, #0
 801786a:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801786c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801786e:	00db      	lsls	r3, r3, #3
 8017870:	b29a      	uxth	r2, r3
 8017872:	4b66      	ldr	r3, [pc, #408]	@ (8017a0c <RadioSetTxConfig+0x200>)
 8017874:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8017876:	4b65      	ldr	r3, [pc, #404]	@ (8017a0c <RadioSetTxConfig+0x200>)
 8017878:	2204      	movs	r2, #4
 801787a:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 801787c:	4b63      	ldr	r3, [pc, #396]	@ (8017a0c <RadioSetTxConfig+0x200>)
 801787e:	2218      	movs	r2, #24
 8017880:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8017882:	4b62      	ldr	r3, [pc, #392]	@ (8017a0c <RadioSetTxConfig+0x200>)
 8017884:	2200      	movs	r2, #0
 8017886:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8017888:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801788c:	f083 0301 	eor.w	r3, r3, #1
 8017890:	b2db      	uxtb	r3, r3
 8017892:	461a      	mov	r2, r3
 8017894:	4b5d      	ldr	r3, [pc, #372]	@ (8017a0c <RadioSetTxConfig+0x200>)
 8017896:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8017898:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 801789c:	2b00      	cmp	r3, #0
 801789e:	d003      	beq.n	80178a8 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80178a0:	4b5a      	ldr	r3, [pc, #360]	@ (8017a0c <RadioSetTxConfig+0x200>)
 80178a2:	22f2      	movs	r2, #242	@ 0xf2
 80178a4:	75da      	strb	r2, [r3, #23]
 80178a6:	e002      	b.n	80178ae <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80178a8:	4b58      	ldr	r3, [pc, #352]	@ (8017a0c <RadioSetTxConfig+0x200>)
 80178aa:	2201      	movs	r2, #1
 80178ac:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80178ae:	4b57      	ldr	r3, [pc, #348]	@ (8017a0c <RadioSetTxConfig+0x200>)
 80178b0:	2201      	movs	r2, #1
 80178b2:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80178b4:	f000 fb29 	bl	8017f0a <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 80178b8:	2000      	movs	r0, #0
 80178ba:	f7ff fcd3 	bl	8017264 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80178be:	4854      	ldr	r0, [pc, #336]	@ (8017a10 <RadioSetTxConfig+0x204>)
 80178c0:	f002 f8fa 	bl	8019ab8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80178c4:	4853      	ldr	r0, [pc, #332]	@ (8017a14 <RadioSetTxConfig+0x208>)
 80178c6:	f002 f9c5 	bl	8019c54 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80178ca:	4a53      	ldr	r2, [pc, #332]	@ (8017a18 <RadioSetTxConfig+0x20c>)
 80178cc:	f107 0310 	add.w	r3, r7, #16
 80178d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80178d4:	e883 0003 	stmia.w	r3, {r0, r1}
 80178d8:	f107 0310 	add.w	r3, r7, #16
 80178dc:	4618      	mov	r0, r3
 80178de:	f001 fc82 	bl	80191e6 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80178e2:	f240 10ff 	movw	r0, #511	@ 0x1ff
 80178e6:	f001 fccd 	bl	8019284 <SUBGRF_SetWhiteningSeed>
            break;
 80178ea:	e078      	b.n	80179de <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80178ec:	4b47      	ldr	r3, [pc, #284]	@ (8017a0c <RadioSetTxConfig+0x200>)
 80178ee:	2201      	movs	r2, #1
 80178f0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 80178f4:	6a3b      	ldr	r3, [r7, #32]
 80178f6:	b2da      	uxtb	r2, r3
 80178f8:	4b44      	ldr	r3, [pc, #272]	@ (8017a0c <RadioSetTxConfig+0x200>)
 80178fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 80178fe:	4a47      	ldr	r2, [pc, #284]	@ (8017a1c <RadioSetTxConfig+0x210>)
 8017900:	687b      	ldr	r3, [r7, #4]
 8017902:	4413      	add	r3, r2
 8017904:	781a      	ldrb	r2, [r3, #0]
 8017906:	4b41      	ldr	r3, [pc, #260]	@ (8017a0c <RadioSetTxConfig+0x200>)
 8017908:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801790c:	4a3f      	ldr	r2, [pc, #252]	@ (8017a0c <RadioSetTxConfig+0x200>)
 801790e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8017912:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8017916:	687b      	ldr	r3, [r7, #4]
 8017918:	2b00      	cmp	r3, #0
 801791a:	d105      	bne.n	8017928 <RadioSetTxConfig+0x11c>
 801791c:	6a3b      	ldr	r3, [r7, #32]
 801791e:	2b0b      	cmp	r3, #11
 8017920:	d008      	beq.n	8017934 <RadioSetTxConfig+0x128>
 8017922:	6a3b      	ldr	r3, [r7, #32]
 8017924:	2b0c      	cmp	r3, #12
 8017926:	d005      	beq.n	8017934 <RadioSetTxConfig+0x128>
 8017928:	687b      	ldr	r3, [r7, #4]
 801792a:	2b01      	cmp	r3, #1
 801792c:	d107      	bne.n	801793e <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801792e:	6a3b      	ldr	r3, [r7, #32]
 8017930:	2b0c      	cmp	r3, #12
 8017932:	d104      	bne.n	801793e <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8017934:	4b35      	ldr	r3, [pc, #212]	@ (8017a0c <RadioSetTxConfig+0x200>)
 8017936:	2201      	movs	r2, #1
 8017938:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 801793c:	e003      	b.n	8017946 <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801793e:	4b33      	ldr	r3, [pc, #204]	@ (8017a0c <RadioSetTxConfig+0x200>)
 8017940:	2200      	movs	r2, #0
 8017942:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8017946:	4b31      	ldr	r3, [pc, #196]	@ (8017a0c <RadioSetTxConfig+0x200>)
 8017948:	2201      	movs	r2, #1
 801794a:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801794c:	4b2f      	ldr	r3, [pc, #188]	@ (8017a0c <RadioSetTxConfig+0x200>)
 801794e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8017952:	2b05      	cmp	r3, #5
 8017954:	d004      	beq.n	8017960 <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8017956:	4b2d      	ldr	r3, [pc, #180]	@ (8017a0c <RadioSetTxConfig+0x200>)
 8017958:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801795c:	2b06      	cmp	r3, #6
 801795e:	d10a      	bne.n	8017976 <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 8017960:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8017962:	2b0b      	cmp	r3, #11
 8017964:	d803      	bhi.n	801796e <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8017966:	4b29      	ldr	r3, [pc, #164]	@ (8017a0c <RadioSetTxConfig+0x200>)
 8017968:	220c      	movs	r2, #12
 801796a:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801796c:	e006      	b.n	801797c <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801796e:	4a27      	ldr	r2, [pc, #156]	@ (8017a0c <RadioSetTxConfig+0x200>)
 8017970:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8017972:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8017974:	e002      	b.n	801797c <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8017976:	4a25      	ldr	r2, [pc, #148]	@ (8017a0c <RadioSetTxConfig+0x200>)
 8017978:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801797a:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801797c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8017980:	4b22      	ldr	r3, [pc, #136]	@ (8017a0c <RadioSetTxConfig+0x200>)
 8017982:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8017984:	4b26      	ldr	r3, [pc, #152]	@ (8017a20 <RadioSetTxConfig+0x214>)
 8017986:	781a      	ldrb	r2, [r3, #0]
 8017988:	4b20      	ldr	r3, [pc, #128]	@ (8017a0c <RadioSetTxConfig+0x200>)
 801798a:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801798c:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8017990:	4b1e      	ldr	r3, [pc, #120]	@ (8017a0c <RadioSetTxConfig+0x200>)
 8017992:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8017996:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 801799a:	4b1c      	ldr	r3, [pc, #112]	@ (8017a0c <RadioSetTxConfig+0x200>)
 801799c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 80179a0:	f000 fab3 	bl	8017f0a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80179a4:	2001      	movs	r0, #1
 80179a6:	f7ff fc5d 	bl	8017264 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80179aa:	4819      	ldr	r0, [pc, #100]	@ (8017a10 <RadioSetTxConfig+0x204>)
 80179ac:	f002 f884 	bl	8019ab8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80179b0:	4818      	ldr	r0, [pc, #96]	@ (8017a14 <RadioSetTxConfig+0x208>)
 80179b2:	f002 f94f 	bl	8019c54 <SUBGRF_SetPacketParams>
            break;
 80179b6:	e012      	b.n	80179de <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 80179b8:	2004      	movs	r0, #4
 80179ba:	f7ff fc53 	bl	8017264 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 80179be:	4b13      	ldr	r3, [pc, #76]	@ (8017a0c <RadioSetTxConfig+0x200>)
 80179c0:	2202      	movs	r2, #2
 80179c2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 80179c6:	4a11      	ldr	r2, [pc, #68]	@ (8017a0c <RadioSetTxConfig+0x200>)
 80179c8:	6a3b      	ldr	r3, [r7, #32]
 80179ca:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 80179cc:	4b0f      	ldr	r3, [pc, #60]	@ (8017a0c <RadioSetTxConfig+0x200>)
 80179ce:	2216      	movs	r2, #22
 80179d0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80179d4:	480e      	ldr	r0, [pc, #56]	@ (8017a10 <RadioSetTxConfig+0x204>)
 80179d6:	f002 f86f 	bl	8019ab8 <SUBGRF_SetModulationParams>
            break;
 80179da:	e000      	b.n	80179de <RadioSetTxConfig+0x1d2>
            break;
 80179dc:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 80179de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80179e2:	4618      	mov	r0, r3
 80179e4:	f002 fb98 	bl	801a118 <SUBGRF_SetRfTxPower>
 80179e8:	4603      	mov	r3, r0
 80179ea:	461a      	mov	r2, r3
 80179ec:	4b07      	ldr	r3, [pc, #28]	@ (8017a0c <RadioSetTxConfig+0x200>)
 80179ee:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect ); /* ST_WORKAROUND: ?????? */
 80179f2:	4b06      	ldr	r3, [pc, #24]	@ (8017a0c <RadioSetTxConfig+0x200>)
 80179f4:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80179f8:	4618      	mov	r0, r3
 80179fa:	f002 fd5c 	bl	801a4b6 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 80179fe:	4a03      	ldr	r2, [pc, #12]	@ (8017a0c <RadioSetTxConfig+0x200>)
 8017a00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017a02:	6053      	str	r3, [r2, #4]
}
 8017a04:	bf00      	nop
 8017a06:	3718      	adds	r7, #24
 8017a08:	46bd      	mov	sp, r7
 8017a0a:	bd80      	pop	{r7, pc}
 8017a0c:	20001cf4 	.word	0x20001cf4
 8017a10:	20001d2c 	.word	0x20001d2c
 8017a14:	20001d02 	.word	0x20001d02
 8017a18:	0801ef50 	.word	0x0801ef50
 8017a1c:	0801f5a0 	.word	0x0801f5a0
 8017a20:	2000012c 	.word	0x2000012c

08017a24 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 8017a24:	b480      	push	{r7}
 8017a26:	b083      	sub	sp, #12
 8017a28:	af00      	add	r7, sp, #0
 8017a2a:	6078      	str	r0, [r7, #4]
    return true;
 8017a2c:	2301      	movs	r3, #1
}
 8017a2e:	4618      	mov	r0, r3
 8017a30:	370c      	adds	r7, #12
 8017a32:	46bd      	mov	sp, r7
 8017a34:	bc80      	pop	{r7}
 8017a36:	4770      	bx	lr

08017a38 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 8017a38:	b480      	push	{r7}
 8017a3a:	b085      	sub	sp, #20
 8017a3c:	af00      	add	r7, sp, #0
 8017a3e:	4603      	mov	r3, r0
 8017a40:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 8017a42:	2300      	movs	r3, #0
 8017a44:	60fb      	str	r3, [r7, #12]

    switch( bw )
 8017a46:	79fb      	ldrb	r3, [r7, #7]
 8017a48:	2b0a      	cmp	r3, #10
 8017a4a:	d83e      	bhi.n	8017aca <RadioGetLoRaBandwidthInHz+0x92>
 8017a4c:	a201      	add	r2, pc, #4	@ (adr r2, 8017a54 <RadioGetLoRaBandwidthInHz+0x1c>)
 8017a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017a52:	bf00      	nop
 8017a54:	08017a81 	.word	0x08017a81
 8017a58:	08017a91 	.word	0x08017a91
 8017a5c:	08017aa1 	.word	0x08017aa1
 8017a60:	08017ab1 	.word	0x08017ab1
 8017a64:	08017ab9 	.word	0x08017ab9
 8017a68:	08017abf 	.word	0x08017abf
 8017a6c:	08017ac5 	.word	0x08017ac5
 8017a70:	08017acb 	.word	0x08017acb
 8017a74:	08017a89 	.word	0x08017a89
 8017a78:	08017a99 	.word	0x08017a99
 8017a7c:	08017aa9 	.word	0x08017aa9
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 8017a80:	f641 6384 	movw	r3, #7812	@ 0x1e84
 8017a84:	60fb      	str	r3, [r7, #12]
        break;
 8017a86:	e020      	b.n	8017aca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8017a88:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 8017a8c:	60fb      	str	r3, [r7, #12]
        break;
 8017a8e:	e01c      	b.n	8017aca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8017a90:	f643 5309 	movw	r3, #15625	@ 0x3d09
 8017a94:	60fb      	str	r3, [r7, #12]
        break;
 8017a96:	e018      	b.n	8017aca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8017a98:	f245 1361 	movw	r3, #20833	@ 0x5161
 8017a9c:	60fb      	str	r3, [r7, #12]
        break;
 8017a9e:	e014      	b.n	8017aca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8017aa0:	f647 2312 	movw	r3, #31250	@ 0x7a12
 8017aa4:	60fb      	str	r3, [r7, #12]
        break;
 8017aa6:	e010      	b.n	8017aca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8017aa8:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 8017aac:	60fb      	str	r3, [r7, #12]
        break;
 8017aae:	e00c      	b.n	8017aca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8017ab0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8017ab4:	60fb      	str	r3, [r7, #12]
        break;
 8017ab6:	e008      	b.n	8017aca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8017ab8:	4b07      	ldr	r3, [pc, #28]	@ (8017ad8 <RadioGetLoRaBandwidthInHz+0xa0>)
 8017aba:	60fb      	str	r3, [r7, #12]
        break;
 8017abc:	e005      	b.n	8017aca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8017abe:	4b07      	ldr	r3, [pc, #28]	@ (8017adc <RadioGetLoRaBandwidthInHz+0xa4>)
 8017ac0:	60fb      	str	r3, [r7, #12]
        break;
 8017ac2:	e002      	b.n	8017aca <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8017ac4:	4b06      	ldr	r3, [pc, #24]	@ (8017ae0 <RadioGetLoRaBandwidthInHz+0xa8>)
 8017ac6:	60fb      	str	r3, [r7, #12]
        break;
 8017ac8:	bf00      	nop
    }

    return bandwidthInHz;
 8017aca:	68fb      	ldr	r3, [r7, #12]
}
 8017acc:	4618      	mov	r0, r3
 8017ace:	3714      	adds	r7, #20
 8017ad0:	46bd      	mov	sp, r7
 8017ad2:	bc80      	pop	{r7}
 8017ad4:	4770      	bx	lr
 8017ad6:	bf00      	nop
 8017ad8:	0001e848 	.word	0x0001e848
 8017adc:	0003d090 	.word	0x0003d090
 8017ae0:	0007a120 	.word	0x0007a120

08017ae4 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8017ae4:	b480      	push	{r7}
 8017ae6:	b083      	sub	sp, #12
 8017ae8:	af00      	add	r7, sp, #0
 8017aea:	6078      	str	r0, [r7, #4]
 8017aec:	4608      	mov	r0, r1
 8017aee:	4611      	mov	r1, r2
 8017af0:	461a      	mov	r2, r3
 8017af2:	4603      	mov	r3, r0
 8017af4:	70fb      	strb	r3, [r7, #3]
 8017af6:	460b      	mov	r3, r1
 8017af8:	803b      	strh	r3, [r7, #0]
 8017afa:	4613      	mov	r3, r2
 8017afc:	70bb      	strb	r3, [r7, #2]
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 8017afe:	883b      	ldrh	r3, [r7, #0]
 8017b00:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8017b02:	78ba      	ldrb	r2, [r7, #2]
 8017b04:	f082 0201 	eor.w	r2, r2, #1
 8017b08:	b2d2      	uxtb	r2, r2
 8017b0a:	2a00      	cmp	r2, #0
 8017b0c:	d001      	beq.n	8017b12 <RadioGetGfskTimeOnAirNumerator+0x2e>
 8017b0e:	2208      	movs	r2, #8
 8017b10:	e000      	b.n	8017b14 <RadioGetGfskTimeOnAirNumerator+0x30>
 8017b12:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8017b14:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8017b16:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 8017b1a:	7c3b      	ldrb	r3, [r7, #16]
 8017b1c:	7d39      	ldrb	r1, [r7, #20]
 8017b1e:	2900      	cmp	r1, #0
 8017b20:	d001      	beq.n	8017b26 <RadioGetGfskTimeOnAirNumerator+0x42>
 8017b22:	2102      	movs	r1, #2
 8017b24:	e000      	b.n	8017b28 <RadioGetGfskTimeOnAirNumerator+0x44>
 8017b26:	2100      	movs	r1, #0
 8017b28:	440b      	add	r3, r1
 8017b2a:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8017b2c:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 8017b2e:	4618      	mov	r0, r3
 8017b30:	370c      	adds	r7, #12
 8017b32:	46bd      	mov	sp, r7
 8017b34:	bc80      	pop	{r7}
 8017b36:	4770      	bx	lr

08017b38 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8017b38:	b480      	push	{r7}
 8017b3a:	b08b      	sub	sp, #44	@ 0x2c
 8017b3c:	af00      	add	r7, sp, #0
 8017b3e:	60f8      	str	r0, [r7, #12]
 8017b40:	60b9      	str	r1, [r7, #8]
 8017b42:	4611      	mov	r1, r2
 8017b44:	461a      	mov	r2, r3
 8017b46:	460b      	mov	r3, r1
 8017b48:	71fb      	strb	r3, [r7, #7]
 8017b4a:	4613      	mov	r3, r2
 8017b4c:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 8017b4e:	79fb      	ldrb	r3, [r7, #7]
 8017b50:	3304      	adds	r3, #4
 8017b52:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8017b54:	2300      	movs	r3, #0
 8017b56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8017b5a:	68bb      	ldr	r3, [r7, #8]
 8017b5c:	2b05      	cmp	r3, #5
 8017b5e:	d002      	beq.n	8017b66 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8017b60:	68bb      	ldr	r3, [r7, #8]
 8017b62:	2b06      	cmp	r3, #6
 8017b64:	d104      	bne.n	8017b70 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 8017b66:	88bb      	ldrh	r3, [r7, #4]
 8017b68:	2b0b      	cmp	r3, #11
 8017b6a:	d801      	bhi.n	8017b70 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 8017b6c:	230c      	movs	r3, #12
 8017b6e:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8017b70:	68fb      	ldr	r3, [r7, #12]
 8017b72:	2b00      	cmp	r3, #0
 8017b74:	d105      	bne.n	8017b82 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 8017b76:	68bb      	ldr	r3, [r7, #8]
 8017b78:	2b0b      	cmp	r3, #11
 8017b7a:	d008      	beq.n	8017b8e <RadioGetLoRaTimeOnAirNumerator+0x56>
 8017b7c:	68bb      	ldr	r3, [r7, #8]
 8017b7e:	2b0c      	cmp	r3, #12
 8017b80:	d005      	beq.n	8017b8e <RadioGetLoRaTimeOnAirNumerator+0x56>
 8017b82:	68fb      	ldr	r3, [r7, #12]
 8017b84:	2b01      	cmp	r3, #1
 8017b86:	d105      	bne.n	8017b94 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8017b88:	68bb      	ldr	r3, [r7, #8]
 8017b8a:	2b0c      	cmp	r3, #12
 8017b8c:	d102      	bne.n	8017b94 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 8017b8e:	2301      	movs	r3, #1
 8017b90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8017b94:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8017b98:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 8017b9a:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8017b9e:	2a00      	cmp	r2, #0
 8017ba0:	d001      	beq.n	8017ba6 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 8017ba2:	2210      	movs	r2, #16
 8017ba4:	e000      	b.n	8017ba8 <RadioGetLoRaTimeOnAirNumerator+0x70>
 8017ba6:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8017ba8:	4413      	add	r3, r2
 8017baa:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8017bac:	68bb      	ldr	r3, [r7, #8]
 8017bae:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 8017bb0:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 8017bb2:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8017bb6:	2a00      	cmp	r2, #0
 8017bb8:	d001      	beq.n	8017bbe <RadioGetLoRaTimeOnAirNumerator+0x86>
 8017bba:	2200      	movs	r2, #0
 8017bbc:	e000      	b.n	8017bc0 <RadioGetLoRaTimeOnAirNumerator+0x88>
 8017bbe:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 8017bc0:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8017bc2:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8017bc4:	68bb      	ldr	r3, [r7, #8]
 8017bc6:	2b06      	cmp	r3, #6
 8017bc8:	d803      	bhi.n	8017bd2 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8017bca:	68bb      	ldr	r3, [r7, #8]
 8017bcc:	009b      	lsls	r3, r3, #2
 8017bce:	623b      	str	r3, [r7, #32]
 8017bd0:	e00e      	b.n	8017bf0 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 8017bd2:	69fb      	ldr	r3, [r7, #28]
 8017bd4:	3308      	adds	r3, #8
 8017bd6:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8017bd8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017bdc:	2b00      	cmp	r3, #0
 8017bde:	d004      	beq.n	8017bea <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8017be0:	68bb      	ldr	r3, [r7, #8]
 8017be2:	3b02      	subs	r3, #2
 8017be4:	009b      	lsls	r3, r3, #2
 8017be6:	623b      	str	r3, [r7, #32]
 8017be8:	e002      	b.n	8017bf0 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 8017bea:	68bb      	ldr	r3, [r7, #8]
 8017bec:	009b      	lsls	r3, r3, #2
 8017bee:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 8017bf0:	69fb      	ldr	r3, [r7, #28]
 8017bf2:	2b00      	cmp	r3, #0
 8017bf4:	da01      	bge.n	8017bfa <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 8017bf6:	2300      	movs	r3, #0
 8017bf8:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8017bfa:	69fa      	ldr	r2, [r7, #28]
 8017bfc:	6a3b      	ldr	r3, [r7, #32]
 8017bfe:	4413      	add	r3, r2
 8017c00:	1e5a      	subs	r2, r3, #1
 8017c02:	6a3b      	ldr	r3, [r7, #32]
 8017c04:	fb92 f3f3 	sdiv	r3, r2, r3
 8017c08:	697a      	ldr	r2, [r7, #20]
 8017c0a:	fb03 f202 	mul.w	r2, r3, r2
 8017c0e:	88bb      	ldrh	r3, [r7, #4]
 8017c10:	4413      	add	r3, r2
    int32_t intermediate =
 8017c12:	330c      	adds	r3, #12
 8017c14:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8017c16:	68bb      	ldr	r3, [r7, #8]
 8017c18:	2b06      	cmp	r3, #6
 8017c1a:	d802      	bhi.n	8017c22 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 8017c1c:	69bb      	ldr	r3, [r7, #24]
 8017c1e:	3302      	adds	r3, #2
 8017c20:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8017c22:	69bb      	ldr	r3, [r7, #24]
 8017c24:	009b      	lsls	r3, r3, #2
 8017c26:	1c5a      	adds	r2, r3, #1
 8017c28:	68bb      	ldr	r3, [r7, #8]
 8017c2a:	3b02      	subs	r3, #2
 8017c2c:	fa02 f303 	lsl.w	r3, r2, r3
}
 8017c30:	4618      	mov	r0, r3
 8017c32:	372c      	adds	r7, #44	@ 0x2c
 8017c34:	46bd      	mov	sp, r7
 8017c36:	bc80      	pop	{r7}
 8017c38:	4770      	bx	lr
	...

08017c3c <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8017c3c:	b580      	push	{r7, lr}
 8017c3e:	b08a      	sub	sp, #40	@ 0x28
 8017c40:	af04      	add	r7, sp, #16
 8017c42:	60b9      	str	r1, [r7, #8]
 8017c44:	607a      	str	r2, [r7, #4]
 8017c46:	461a      	mov	r2, r3
 8017c48:	4603      	mov	r3, r0
 8017c4a:	73fb      	strb	r3, [r7, #15]
 8017c4c:	4613      	mov	r3, r2
 8017c4e:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8017c50:	2300      	movs	r3, #0
 8017c52:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8017c54:	2301      	movs	r3, #1
 8017c56:	613b      	str	r3, [r7, #16]

    switch( modem )
 8017c58:	7bfb      	ldrb	r3, [r7, #15]
 8017c5a:	2b00      	cmp	r3, #0
 8017c5c:	d002      	beq.n	8017c64 <RadioTimeOnAir+0x28>
 8017c5e:	2b01      	cmp	r3, #1
 8017c60:	d017      	beq.n	8017c92 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 8017c62:	e035      	b.n	8017cd0 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8017c64:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8017c68:	8c3a      	ldrh	r2, [r7, #32]
 8017c6a:	7bb9      	ldrb	r1, [r7, #14]
 8017c6c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8017c70:	9301      	str	r3, [sp, #4]
 8017c72:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8017c76:	9300      	str	r3, [sp, #0]
 8017c78:	4603      	mov	r3, r0
 8017c7a:	6878      	ldr	r0, [r7, #4]
 8017c7c:	f7ff ff32 	bl	8017ae4 <RadioGetGfskTimeOnAirNumerator>
 8017c80:	4603      	mov	r3, r0
 8017c82:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8017c86:	fb02 f303 	mul.w	r3, r2, r3
 8017c8a:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8017c8c:	687b      	ldr	r3, [r7, #4]
 8017c8e:	613b      	str	r3, [r7, #16]
        break;
 8017c90:	e01e      	b.n	8017cd0 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8017c92:	8c39      	ldrh	r1, [r7, #32]
 8017c94:	7bba      	ldrb	r2, [r7, #14]
 8017c96:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8017c9a:	9302      	str	r3, [sp, #8]
 8017c9c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8017ca0:	9301      	str	r3, [sp, #4]
 8017ca2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8017ca6:	9300      	str	r3, [sp, #0]
 8017ca8:	460b      	mov	r3, r1
 8017caa:	6879      	ldr	r1, [r7, #4]
 8017cac:	68b8      	ldr	r0, [r7, #8]
 8017cae:	f7ff ff43 	bl	8017b38 <RadioGetLoRaTimeOnAirNumerator>
 8017cb2:	4603      	mov	r3, r0
 8017cb4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8017cb8:	fb02 f303 	mul.w	r3, r2, r3
 8017cbc:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8017cbe:	4a0a      	ldr	r2, [pc, #40]	@ (8017ce8 <RadioTimeOnAir+0xac>)
 8017cc0:	68bb      	ldr	r3, [r7, #8]
 8017cc2:	4413      	add	r3, r2
 8017cc4:	781b      	ldrb	r3, [r3, #0]
 8017cc6:	4618      	mov	r0, r3
 8017cc8:	f7ff feb6 	bl	8017a38 <RadioGetLoRaBandwidthInHz>
 8017ccc:	6138      	str	r0, [r7, #16]
        break;
 8017cce:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator ); /* ST_WORKAROUND : simplified calculation with macro usage */
 8017cd0:	697a      	ldr	r2, [r7, #20]
 8017cd2:	693b      	ldr	r3, [r7, #16]
 8017cd4:	4413      	add	r3, r2
 8017cd6:	1e5a      	subs	r2, r3, #1
 8017cd8:	693b      	ldr	r3, [r7, #16]
 8017cda:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8017cde:	4618      	mov	r0, r3
 8017ce0:	3718      	adds	r7, #24
 8017ce2:	46bd      	mov	sp, r7
 8017ce4:	bd80      	pop	{r7, pc}
 8017ce6:	bf00      	nop
 8017ce8:	0801f5a0 	.word	0x0801f5a0

08017cec <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 8017cec:	b580      	push	{r7, lr}
 8017cee:	b084      	sub	sp, #16
 8017cf0:	af00      	add	r7, sp, #0
 8017cf2:	6078      	str	r0, [r7, #4]
 8017cf4:	460b      	mov	r3, r1
 8017cf6:	70fb      	strb	r3, [r7, #3]
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 8017cf8:	2300      	movs	r3, #0
 8017cfa:	2200      	movs	r2, #0
 8017cfc:	f240 2101 	movw	r1, #513	@ 0x201
 8017d00:	f240 2001 	movw	r0, #513	@ 0x201
 8017d04:	f001 fd42 	bl	801978c <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8017d08:	4b71      	ldr	r3, [pc, #452]	@ (8017ed0 <RadioSend+0x1e4>)
 8017d0a:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8017d0e:	2101      	movs	r1, #1
 8017d10:	4618      	mov	r0, r3
 8017d12:	f002 f9d9 	bl	801a0c8 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8017d16:	4b6e      	ldr	r3, [pc, #440]	@ (8017ed0 <RadioSend+0x1e4>)
 8017d18:	781b      	ldrb	r3, [r3, #0]
 8017d1a:	2b01      	cmp	r3, #1
 8017d1c:	d112      	bne.n	8017d44 <RadioSend+0x58>
 8017d1e:	4b6c      	ldr	r3, [pc, #432]	@ (8017ed0 <RadioSend+0x1e4>)
 8017d20:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8017d24:	2b06      	cmp	r3, #6
 8017d26:	d10d      	bne.n	8017d44 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8017d28:	f640 0089 	movw	r0, #2185	@ 0x889
 8017d2c:	f002 f8ec 	bl	8019f08 <SUBGRF_ReadRegister>
 8017d30:	4603      	mov	r3, r0
 8017d32:	f023 0304 	bic.w	r3, r3, #4
 8017d36:	b2db      	uxtb	r3, r3
 8017d38:	4619      	mov	r1, r3
 8017d3a:	f640 0089 	movw	r0, #2185	@ 0x889
 8017d3e:	f002 f8cf 	bl	8019ee0 <SUBGRF_WriteRegister>
 8017d42:	e00c      	b.n	8017d5e <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8017d44:	f640 0089 	movw	r0, #2185	@ 0x889
 8017d48:	f002 f8de 	bl	8019f08 <SUBGRF_ReadRegister>
 8017d4c:	4603      	mov	r3, r0
 8017d4e:	f043 0304 	orr.w	r3, r3, #4
 8017d52:	b2db      	uxtb	r3, r3
 8017d54:	4619      	mov	r1, r3
 8017d56:	f640 0089 	movw	r0, #2185	@ 0x889
 8017d5a:	f002 f8c1 	bl	8019ee0 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */
    switch( SubgRf.Modem )
 8017d5e:	4b5c      	ldr	r3, [pc, #368]	@ (8017ed0 <RadioSend+0x1e4>)
 8017d60:	781b      	ldrb	r3, [r3, #0]
 8017d62:	2b04      	cmp	r3, #4
 8017d64:	f200 80a7 	bhi.w	8017eb6 <RadioSend+0x1ca>
 8017d68:	a201      	add	r2, pc, #4	@ (adr r2, 8017d70 <RadioSend+0x84>)
 8017d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017d6e:	bf00      	nop
 8017d70:	08017d9f 	.word	0x08017d9f
 8017d74:	08017d85 	.word	0x08017d85
 8017d78:	08017d9f 	.word	0x08017d9f
 8017d7c:	08017dff 	.word	0x08017dff
 8017d80:	08017e1f 	.word	0x08017e1f
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8017d84:	4a52      	ldr	r2, [pc, #328]	@ (8017ed0 <RadioSend+0x1e4>)
 8017d86:	78fb      	ldrb	r3, [r7, #3]
 8017d88:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017d8a:	4852      	ldr	r0, [pc, #328]	@ (8017ed4 <RadioSend+0x1e8>)
 8017d8c:	f001 ff62 	bl	8019c54 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8017d90:	78fb      	ldrb	r3, [r7, #3]
 8017d92:	2200      	movs	r2, #0
 8017d94:	4619      	mov	r1, r3
 8017d96:	6878      	ldr	r0, [r7, #4]
 8017d98:	f001 fa12 	bl	80191c0 <SUBGRF_SendPayload>
            break;
 8017d9c:	e08c      	b.n	8017eb8 <RadioSend+0x1cc>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 8017d9e:	f002 fb7c 	bl	801a49a <RFW_Is_Init>
 8017da2:	4603      	mov	r3, r0
 8017da4:	2b01      	cmp	r3, #1
 8017da6:	d11d      	bne.n	8017de4 <RadioSend+0xf8>
            {
              uint8_t outsize;
              if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 8017da8:	f107 020d 	add.w	r2, r7, #13
 8017dac:	78fb      	ldrb	r3, [r7, #3]
 8017dae:	4619      	mov	r1, r3
 8017db0:	6878      	ldr	r0, [r7, #4]
 8017db2:	f002 fb8a 	bl	801a4ca <RFW_TransmitInit>
 8017db6:	4603      	mov	r3, r0
 8017db8:	2b00      	cmp	r3, #0
 8017dba:	d10c      	bne.n	8017dd6 <RadioSend+0xea>
              {
                  SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 8017dbc:	7b7a      	ldrb	r2, [r7, #13]
 8017dbe:	4b44      	ldr	r3, [pc, #272]	@ (8017ed0 <RadioSend+0x1e4>)
 8017dc0:	759a      	strb	r2, [r3, #22]
                  SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017dc2:	4844      	ldr	r0, [pc, #272]	@ (8017ed4 <RadioSend+0x1e8>)
 8017dc4:	f001 ff46 	bl	8019c54 <SUBGRF_SetPacketParams>
                  SUBGRF_SendPayload( buffer, outsize, 0 );
 8017dc8:	7b7b      	ldrb	r3, [r7, #13]
 8017dca:	2200      	movs	r2, #0
 8017dcc:	4619      	mov	r1, r3
 8017dce:	6878      	ldr	r0, [r7, #4]
 8017dd0:	f001 f9f6 	bl	80191c0 <SUBGRF_SendPayload>
            {
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
              SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 8017dd4:	e070      	b.n	8017eb8 <RadioSend+0x1cc>
                MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n");
 8017dd6:	4b40      	ldr	r3, [pc, #256]	@ (8017ed8 <RadioSend+0x1ec>)
 8017dd8:	2201      	movs	r2, #1
 8017dda:	2100      	movs	r1, #0
 8017ddc:	2002      	movs	r0, #2
 8017dde:	f003 fc93 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
 8017de2:	e072      	b.n	8017eca <RadioSend+0x1de>
              SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8017de4:	4a3a      	ldr	r2, [pc, #232]	@ (8017ed0 <RadioSend+0x1e4>)
 8017de6:	78fb      	ldrb	r3, [r7, #3]
 8017de8:	7593      	strb	r3, [r2, #22]
              SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017dea:	483a      	ldr	r0, [pc, #232]	@ (8017ed4 <RadioSend+0x1e8>)
 8017dec:	f001 ff32 	bl	8019c54 <SUBGRF_SetPacketParams>
              SUBGRF_SendPayload( buffer, size, 0 );
 8017df0:	78fb      	ldrb	r3, [r7, #3]
 8017df2:	2200      	movs	r2, #0
 8017df4:	4619      	mov	r1, r3
 8017df6:	6878      	ldr	r0, [r7, #4]
 8017df8:	f001 f9e2 	bl	80191c0 <SUBGRF_SendPayload>
            break;
 8017dfc:	e05c      	b.n	8017eb8 <RadioSend+0x1cc>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8017dfe:	4b34      	ldr	r3, [pc, #208]	@ (8017ed0 <RadioSend+0x1e4>)
 8017e00:	2202      	movs	r2, #2
 8017e02:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8017e04:	4a32      	ldr	r2, [pc, #200]	@ (8017ed0 <RadioSend+0x1e4>)
 8017e06:	78fb      	ldrb	r3, [r7, #3]
 8017e08:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017e0a:	4832      	ldr	r0, [pc, #200]	@ (8017ed4 <RadioSend+0x1e8>)
 8017e0c:	f001 ff22 	bl	8019c54 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8017e10:	78fb      	ldrb	r3, [r7, #3]
 8017e12:	2200      	movs	r2, #0
 8017e14:	4619      	mov	r1, r3
 8017e16:	6878      	ldr	r0, [r7, #4]
 8017e18:	f001 f9d2 	bl	80191c0 <SUBGRF_SendPayload>
            break;
 8017e1c:	e04c      	b.n	8017eb8 <RadioSend+0x1cc>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 8017e1e:	78fb      	ldrb	r3, [r7, #3]
 8017e20:	461a      	mov	r2, r3
 8017e22:	6879      	ldr	r1, [r7, #4]
 8017e24:	482d      	ldr	r0, [pc, #180]	@ (8017edc <RadioSend+0x1f0>)
 8017e26:	f000 fcbc 	bl	80187a2 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8017e2a:	4b29      	ldr	r3, [pc, #164]	@ (8017ed0 <RadioSend+0x1e4>)
 8017e2c:	2202      	movs	r2, #2
 8017e2e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8017e30:	78fb      	ldrb	r3, [r7, #3]
 8017e32:	3301      	adds	r3, #1
 8017e34:	b2da      	uxtb	r2, r3
 8017e36:	4b26      	ldr	r3, [pc, #152]	@ (8017ed0 <RadioSend+0x1e4>)
 8017e38:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017e3a:	4826      	ldr	r0, [pc, #152]	@ (8017ed4 <RadioSend+0x1e8>)
 8017e3c:	f001 ff0a 	bl	8019c54 <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 8017e40:	2100      	movs	r1, #0
 8017e42:	20f1      	movs	r0, #241	@ 0xf1
 8017e44:	f000 f95c 	bl	8018100 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 8017e48:	2100      	movs	r1, #0
 8017e4a:	20f0      	movs	r0, #240	@ 0xf0
 8017e4c:	f000 f958 	bl	8018100 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8017e50:	4b1f      	ldr	r3, [pc, #124]	@ (8017ed0 <RadioSend+0x1e4>)
 8017e52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8017e54:	2b64      	cmp	r3, #100	@ 0x64
 8017e56:	d108      	bne.n	8017e6a <RadioSend+0x17e>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 8017e58:	2170      	movs	r1, #112	@ 0x70
 8017e5a:	20f3      	movs	r0, #243	@ 0xf3
 8017e5c:	f000 f950 	bl	8018100 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 8017e60:	211d      	movs	r1, #29
 8017e62:	20f2      	movs	r0, #242	@ 0xf2
 8017e64:	f000 f94c 	bl	8018100 <RadioWrite>
 8017e68:	e007      	b.n	8017e7a <RadioSend+0x18e>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 8017e6a:	21e1      	movs	r1, #225	@ 0xe1
 8017e6c:	20f3      	movs	r0, #243	@ 0xf3
 8017e6e:	f000 f947 	bl	8018100 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 8017e72:	2104      	movs	r1, #4
 8017e74:	20f2      	movs	r0, #242	@ 0xf2
 8017e76:	f000 f943 	bl	8018100 <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 8017e7a:	78fb      	ldrb	r3, [r7, #3]
 8017e7c:	b29b      	uxth	r3, r3
 8017e7e:	00db      	lsls	r3, r3, #3
 8017e80:	b29b      	uxth	r3, r3
 8017e82:	3302      	adds	r3, #2
 8017e84:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8017e86:	89fb      	ldrh	r3, [r7, #14]
 8017e88:	0a1b      	lsrs	r3, r3, #8
 8017e8a:	b29b      	uxth	r3, r3
 8017e8c:	b2db      	uxtb	r3, r3
 8017e8e:	4619      	mov	r1, r3
 8017e90:	20f4      	movs	r0, #244	@ 0xf4
 8017e92:	f000 f935 	bl	8018100 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 8017e96:	89fb      	ldrh	r3, [r7, #14]
 8017e98:	b2db      	uxtb	r3, r3
 8017e9a:	4619      	mov	r1, r3
 8017e9c:	20f5      	movs	r0, #245	@ 0xf5
 8017e9e:	f000 f92f 	bl	8018100 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size+1 , 0xFFFFFF );
 8017ea2:	78fb      	ldrb	r3, [r7, #3]
 8017ea4:	3301      	adds	r3, #1
 8017ea6:	b2db      	uxtb	r3, r3
 8017ea8:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8017eac:	4619      	mov	r1, r3
 8017eae:	480b      	ldr	r0, [pc, #44]	@ (8017edc <RadioSend+0x1f0>)
 8017eb0:	f001 f986 	bl	80191c0 <SUBGRF_SendPayload>
            break;
 8017eb4:	e000      	b.n	8017eb8 <RadioSend+0x1cc>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8017eb6:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8017eb8:	4b05      	ldr	r3, [pc, #20]	@ (8017ed0 <RadioSend+0x1e4>)
 8017eba:	685b      	ldr	r3, [r3, #4]
 8017ebc:	4619      	mov	r1, r3
 8017ebe:	4808      	ldr	r0, [pc, #32]	@ (8017ee0 <RadioSend+0x1f4>)
 8017ec0:	f003 fa88 	bl	801b3d4 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8017ec4:	4806      	ldr	r0, [pc, #24]	@ (8017ee0 <RadioSend+0x1f4>)
 8017ec6:	f003 f9a7 	bl	801b218 <UTIL_TIMER_Start>
}
 8017eca:	3710      	adds	r7, #16
 8017ecc:	46bd      	mov	sp, r7
 8017ece:	bd80      	pop	{r7, pc}
 8017ed0:	20001cf4 	.word	0x20001cf4
 8017ed4:	20001d02 	.word	0x20001d02
 8017ed8:	0801ef58 	.word	0x0801ef58
 8017edc:	20001bf0 	.word	0x20001bf0
 8017ee0:	20001d50 	.word	0x20001d50

08017ee4 <RadioSleep>:

static void RadioSleep( void )
{
 8017ee4:	b580      	push	{r7, lr}
 8017ee6:	b082      	sub	sp, #8
 8017ee8:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8017eea:	2300      	movs	r3, #0
 8017eec:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8017eee:	793b      	ldrb	r3, [r7, #4]
 8017ef0:	f043 0304 	orr.w	r3, r3, #4
 8017ef4:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8017ef6:	7938      	ldrb	r0, [r7, #4]
 8017ef8:	f001 fa3e 	bl	8019378 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8017efc:	2002      	movs	r0, #2
 8017efe:	f7ea f975 	bl	80021ec <HAL_Delay>
}
 8017f02:	bf00      	nop
 8017f04:	3708      	adds	r7, #8
 8017f06:	46bd      	mov	sp, r7
 8017f08:	bd80      	pop	{r7, pc}

08017f0a <RadioStandby>:

static void RadioStandby( void )
{
 8017f0a:	b580      	push	{r7, lr}
 8017f0c:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8017f0e:	2000      	movs	r0, #0
 8017f10:	f001 fa66 	bl	80193e0 <SUBGRF_SetStandby>
}
 8017f14:	bf00      	nop
 8017f16:	bd80      	pop	{r7, pc}

08017f18 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8017f18:	b580      	push	{r7, lr}
 8017f1a:	b082      	sub	sp, #8
 8017f1c:	af00      	add	r7, sp, #0
 8017f1e:	6078      	str	r0, [r7, #4]
    if( 1UL == RFW_Is_Init( ) )
 8017f20:	f002 fabb 	bl	801a49a <RFW_Is_Init>
 8017f24:	4603      	mov	r3, r0
 8017f26:	2b01      	cmp	r3, #1
 8017f28:	d102      	bne.n	8017f30 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 8017f2a:	f002 fade 	bl	801a4ea <RFW_ReceiveInit>
 8017f2e:	e007      	b.n	8017f40 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8017f30:	2300      	movs	r3, #0
 8017f32:	2200      	movs	r2, #0
 8017f34:	f240 2162 	movw	r1, #610	@ 0x262
 8017f38:	f240 2062 	movw	r0, #610	@ 0x262
 8017f3c:	f001 fc26 	bl	801978c <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 8017f40:	687b      	ldr	r3, [r7, #4]
 8017f42:	2b00      	cmp	r3, #0
 8017f44:	d006      	beq.n	8017f54 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8017f46:	6879      	ldr	r1, [r7, #4]
 8017f48:	4811      	ldr	r0, [pc, #68]	@ (8017f90 <RadioRx+0x78>)
 8017f4a:	f003 fa43 	bl	801b3d4 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8017f4e:	4810      	ldr	r0, [pc, #64]	@ (8017f90 <RadioRx+0x78>)
 8017f50:	f003 f962 	bl	801b218 <UTIL_TIMER_Start>
    }
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8017f54:	4b0f      	ldr	r3, [pc, #60]	@ (8017f94 <RadioRx+0x7c>)
 8017f56:	2200      	movs	r2, #0
 8017f58:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8017f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8017f94 <RadioRx+0x7c>)
 8017f5c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8017f60:	2100      	movs	r1, #0
 8017f62:	4618      	mov	r0, r3
 8017f64:	f002 f8b0 	bl	801a0c8 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8017f68:	4b0a      	ldr	r3, [pc, #40]	@ (8017f94 <RadioRx+0x7c>)
 8017f6a:	785b      	ldrb	r3, [r3, #1]
 8017f6c:	2b00      	cmp	r3, #0
 8017f6e:	d004      	beq.n	8017f7a <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8017f70:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8017f74:	f001 fa70 	bl	8019458 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8017f78:	e005      	b.n	8017f86 <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8017f7a:	4b06      	ldr	r3, [pc, #24]	@ (8017f94 <RadioRx+0x7c>)
 8017f7c:	689b      	ldr	r3, [r3, #8]
 8017f7e:	019b      	lsls	r3, r3, #6
 8017f80:	4618      	mov	r0, r3
 8017f82:	f001 fa69 	bl	8019458 <SUBGRF_SetRx>
}
 8017f86:	bf00      	nop
 8017f88:	3708      	adds	r7, #8
 8017f8a:	46bd      	mov	sp, r7
 8017f8c:	bd80      	pop	{r7, pc}
 8017f8e:	bf00      	nop
 8017f90:	20001d68 	.word	0x20001d68
 8017f94:	20001cf4 	.word	0x20001cf4

08017f98 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8017f98:	b580      	push	{r7, lr}
 8017f9a:	b082      	sub	sp, #8
 8017f9c:	af00      	add	r7, sp, #0
 8017f9e:	6078      	str	r0, [r7, #4]
    if( 1UL == RFW_Is_Init() )
 8017fa0:	f002 fa7b 	bl	801a49a <RFW_Is_Init>
 8017fa4:	4603      	mov	r3, r0
 8017fa6:	2b01      	cmp	r3, #1
 8017fa8:	d102      	bne.n	8017fb0 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 8017faa:	f002 fa9e 	bl	801a4ea <RFW_ReceiveInit>
 8017fae:	e007      	b.n	8017fc0 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8017fb0:	2300      	movs	r3, #0
 8017fb2:	2200      	movs	r2, #0
 8017fb4:	f240 2162 	movw	r1, #610	@ 0x262
 8017fb8:	f240 2062 	movw	r0, #610	@ 0x262
 8017fbc:	f001 fbe6 	bl	801978c <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 8017fc0:	687b      	ldr	r3, [r7, #4]
 8017fc2:	2b00      	cmp	r3, #0
 8017fc4:	d006      	beq.n	8017fd4 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8017fc6:	6879      	ldr	r1, [r7, #4]
 8017fc8:	4811      	ldr	r0, [pc, #68]	@ (8018010 <RadioRxBoosted+0x78>)
 8017fca:	f003 fa03 	bl	801b3d4 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8017fce:	4810      	ldr	r0, [pc, #64]	@ (8018010 <RadioRxBoosted+0x78>)
 8017fd0:	f003 f922 	bl	801b218 <UTIL_TIMER_Start>
    }
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8017fd4:	4b0f      	ldr	r3, [pc, #60]	@ (8018014 <RadioRxBoosted+0x7c>)
 8017fd6:	2200      	movs	r2, #0
 8017fd8:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8017fda:	4b0e      	ldr	r3, [pc, #56]	@ (8018014 <RadioRxBoosted+0x7c>)
 8017fdc:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8017fe0:	2100      	movs	r1, #0
 8017fe2:	4618      	mov	r0, r3
 8017fe4:	f002 f870 	bl	801a0c8 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8017fe8:	4b0a      	ldr	r3, [pc, #40]	@ (8018014 <RadioRxBoosted+0x7c>)
 8017fea:	785b      	ldrb	r3, [r3, #1]
 8017fec:	2b00      	cmp	r3, #0
 8017fee:	d004      	beq.n	8017ffa <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8017ff0:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8017ff4:	f001 fa50 	bl	8019498 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8017ff8:	e005      	b.n	8018006 <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8017ffa:	4b06      	ldr	r3, [pc, #24]	@ (8018014 <RadioRxBoosted+0x7c>)
 8017ffc:	689b      	ldr	r3, [r3, #8]
 8017ffe:	019b      	lsls	r3, r3, #6
 8018000:	4618      	mov	r0, r3
 8018002:	f001 fa49 	bl	8019498 <SUBGRF_SetRxBoosted>
}
 8018006:	bf00      	nop
 8018008:	3708      	adds	r7, #8
 801800a:	46bd      	mov	sp, r7
 801800c:	bd80      	pop	{r7, pc}
 801800e:	bf00      	nop
 8018010:	20001d68 	.word	0x20001d68
 8018014:	20001cf4 	.word	0x20001cf4

08018018 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8018018:	b580      	push	{r7, lr}
 801801a:	b082      	sub	sp, #8
 801801c:	af00      	add	r7, sp, #0
 801801e:	6078      	str	r0, [r7, #4]
 8018020:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8018022:	687b      	ldr	r3, [r7, #4]
 8018024:	005a      	lsls	r2, r3, #1
 8018026:	683b      	ldr	r3, [r7, #0]
 8018028:	4413      	add	r3, r2
 801802a:	4a0c      	ldr	r2, [pc, #48]	@ (801805c <RadioSetRxDutyCycle+0x44>)
 801802c:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801802e:	2300      	movs	r3, #0
 8018030:	2200      	movs	r2, #0
 8018032:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8018036:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801803a:	f001 fba7 	bl	801978c <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801803e:	4b07      	ldr	r3, [pc, #28]	@ (801805c <RadioSetRxDutyCycle+0x44>)
 8018040:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8018044:	2100      	movs	r1, #0
 8018046:	4618      	mov	r0, r3
 8018048:	f002 f83e 	bl	801a0c8 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 801804c:	6839      	ldr	r1, [r7, #0]
 801804e:	6878      	ldr	r0, [r7, #4]
 8018050:	f001 fa46 	bl	80194e0 <SUBGRF_SetRxDutyCycle>
}
 8018054:	bf00      	nop
 8018056:	3708      	adds	r7, #8
 8018058:	46bd      	mov	sp, r7
 801805a:	bd80      	pop	{r7, pc}
 801805c:	20001cf4 	.word	0x20001cf4

08018060 <RadioStartCad>:

static void RadioStartCad( void )
{
 8018060:	b580      	push	{r7, lr}
 8018062:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8018064:	4b09      	ldr	r3, [pc, #36]	@ (801808c <RadioStartCad+0x2c>)
 8018066:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801806a:	2100      	movs	r1, #0
 801806c:	4618      	mov	r0, r3
 801806e:	f002 f82b 	bl	801a0c8 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8018072:	2300      	movs	r3, #0
 8018074:	2200      	movs	r2, #0
 8018076:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 801807a:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 801807e:	f001 fb85 	bl	801978c <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 8018082:	f001 fa59 	bl	8019538 <SUBGRF_SetCad>
}
 8018086:	bf00      	nop
 8018088:	bd80      	pop	{r7, pc}
 801808a:	bf00      	nop
 801808c:	20001cf4 	.word	0x20001cf4

08018090 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8018090:	b580      	push	{r7, lr}
 8018092:	b084      	sub	sp, #16
 8018094:	af00      	add	r7, sp, #0
 8018096:	6078      	str	r0, [r7, #4]
 8018098:	460b      	mov	r3, r1
 801809a:	70fb      	strb	r3, [r7, #3]
 801809c:	4613      	mov	r3, r2
 801809e:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )time * 1000;
 80180a0:	883b      	ldrh	r3, [r7, #0]
 80180a2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80180a6:	fb02 f303 	mul.w	r3, r2, r3
 80180aa:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 80180ac:	6878      	ldr	r0, [r7, #4]
 80180ae:	f001 fbc9 	bl	8019844 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 80180b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80180b6:	4618      	mov	r0, r3
 80180b8:	f002 f82e 	bl	801a118 <SUBGRF_SetRfTxPower>
 80180bc:	4603      	mov	r3, r0
 80180be:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 80180c0:	7afb      	ldrb	r3, [r7, #11]
 80180c2:	2101      	movs	r1, #1
 80180c4:	4618      	mov	r0, r3
 80180c6:	f001 ffff 	bl	801a0c8 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 80180ca:	f001 fa43 	bl	8019554 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 80180ce:	68f9      	ldr	r1, [r7, #12]
 80180d0:	4804      	ldr	r0, [pc, #16]	@ (80180e4 <RadioSetTxContinuousWave+0x54>)
 80180d2:	f003 f97f 	bl	801b3d4 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 80180d6:	4803      	ldr	r0, [pc, #12]	@ (80180e4 <RadioSetTxContinuousWave+0x54>)
 80180d8:	f003 f89e 	bl	801b218 <UTIL_TIMER_Start>
}
 80180dc:	bf00      	nop
 80180de:	3710      	adds	r7, #16
 80180e0:	46bd      	mov	sp, r7
 80180e2:	bd80      	pop	{r7, pc}
 80180e4:	20001d50 	.word	0x20001d50

080180e8 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 80180e8:	b580      	push	{r7, lr}
 80180ea:	b082      	sub	sp, #8
 80180ec:	af00      	add	r7, sp, #0
 80180ee:	4603      	mov	r3, r0
 80180f0:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 80180f2:	f001 fe62 	bl	8019dba <SUBGRF_GetRssiInst>
 80180f6:	4603      	mov	r3, r0
}
 80180f8:	4618      	mov	r0, r3
 80180fa:	3708      	adds	r7, #8
 80180fc:	46bd      	mov	sp, r7
 80180fe:	bd80      	pop	{r7, pc}

08018100 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8018100:	b580      	push	{r7, lr}
 8018102:	b082      	sub	sp, #8
 8018104:	af00      	add	r7, sp, #0
 8018106:	4603      	mov	r3, r0
 8018108:	460a      	mov	r2, r1
 801810a:	80fb      	strh	r3, [r7, #6]
 801810c:	4613      	mov	r3, r2
 801810e:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 8018110:	797a      	ldrb	r2, [r7, #5]
 8018112:	88fb      	ldrh	r3, [r7, #6]
 8018114:	4611      	mov	r1, r2
 8018116:	4618      	mov	r0, r3
 8018118:	f001 fee2 	bl	8019ee0 <SUBGRF_WriteRegister>
}
 801811c:	bf00      	nop
 801811e:	3708      	adds	r7, #8
 8018120:	46bd      	mov	sp, r7
 8018122:	bd80      	pop	{r7, pc}

08018124 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8018124:	b580      	push	{r7, lr}
 8018126:	b082      	sub	sp, #8
 8018128:	af00      	add	r7, sp, #0
 801812a:	4603      	mov	r3, r0
 801812c:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 801812e:	88fb      	ldrh	r3, [r7, #6]
 8018130:	4618      	mov	r0, r3
 8018132:	f001 fee9 	bl	8019f08 <SUBGRF_ReadRegister>
 8018136:	4603      	mov	r3, r0
}
 8018138:	4618      	mov	r0, r3
 801813a:	3708      	adds	r7, #8
 801813c:	46bd      	mov	sp, r7
 801813e:	bd80      	pop	{r7, pc}

08018140 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8018140:	b580      	push	{r7, lr}
 8018142:	b082      	sub	sp, #8
 8018144:	af00      	add	r7, sp, #0
 8018146:	4603      	mov	r3, r0
 8018148:	6039      	str	r1, [r7, #0]
 801814a:	80fb      	strh	r3, [r7, #6]
 801814c:	4613      	mov	r3, r2
 801814e:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8018150:	797b      	ldrb	r3, [r7, #5]
 8018152:	b29a      	uxth	r2, r3
 8018154:	88fb      	ldrh	r3, [r7, #6]
 8018156:	6839      	ldr	r1, [r7, #0]
 8018158:	4618      	mov	r0, r3
 801815a:	f001 fee9 	bl	8019f30 <SUBGRF_WriteRegisters>
}
 801815e:	bf00      	nop
 8018160:	3708      	adds	r7, #8
 8018162:	46bd      	mov	sp, r7
 8018164:	bd80      	pop	{r7, pc}

08018166 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8018166:	b580      	push	{r7, lr}
 8018168:	b082      	sub	sp, #8
 801816a:	af00      	add	r7, sp, #0
 801816c:	4603      	mov	r3, r0
 801816e:	6039      	str	r1, [r7, #0]
 8018170:	80fb      	strh	r3, [r7, #6]
 8018172:	4613      	mov	r3, r2
 8018174:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8018176:	797b      	ldrb	r3, [r7, #5]
 8018178:	b29a      	uxth	r2, r3
 801817a:	88fb      	ldrh	r3, [r7, #6]
 801817c:	6839      	ldr	r1, [r7, #0]
 801817e:	4618      	mov	r0, r3
 8018180:	f001 fef8 	bl	8019f74 <SUBGRF_ReadRegisters>
}
 8018184:	bf00      	nop
 8018186:	3708      	adds	r7, #8
 8018188:	46bd      	mov	sp, r7
 801818a:	bd80      	pop	{r7, pc}

0801818c <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801818c:	b580      	push	{r7, lr}
 801818e:	b082      	sub	sp, #8
 8018190:	af00      	add	r7, sp, #0
 8018192:	4603      	mov	r3, r0
 8018194:	460a      	mov	r2, r1
 8018196:	71fb      	strb	r3, [r7, #7]
 8018198:	4613      	mov	r3, r2
 801819a:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801819c:	79fb      	ldrb	r3, [r7, #7]
 801819e:	2b01      	cmp	r3, #1
 80181a0:	d10a      	bne.n	80181b8 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 80181a2:	4a0e      	ldr	r2, [pc, #56]	@ (80181dc <RadioSetMaxPayloadLength+0x50>)
 80181a4:	79bb      	ldrb	r3, [r7, #6]
 80181a6:	7013      	strb	r3, [r2, #0]
 80181a8:	4b0c      	ldr	r3, [pc, #48]	@ (80181dc <RadioSetMaxPayloadLength+0x50>)
 80181aa:	781a      	ldrb	r2, [r3, #0]
 80181ac:	4b0c      	ldr	r3, [pc, #48]	@ (80181e0 <RadioSetMaxPayloadLength+0x54>)
 80181ae:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80181b0:	480c      	ldr	r0, [pc, #48]	@ (80181e4 <RadioSetMaxPayloadLength+0x58>)
 80181b2:	f001 fd4f 	bl	8019c54 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 80181b6:	e00d      	b.n	80181d4 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 80181b8:	4b09      	ldr	r3, [pc, #36]	@ (80181e0 <RadioSetMaxPayloadLength+0x54>)
 80181ba:	7d5b      	ldrb	r3, [r3, #21]
 80181bc:	2b01      	cmp	r3, #1
 80181be:	d109      	bne.n	80181d4 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 80181c0:	4a06      	ldr	r2, [pc, #24]	@ (80181dc <RadioSetMaxPayloadLength+0x50>)
 80181c2:	79bb      	ldrb	r3, [r7, #6]
 80181c4:	7013      	strb	r3, [r2, #0]
 80181c6:	4b05      	ldr	r3, [pc, #20]	@ (80181dc <RadioSetMaxPayloadLength+0x50>)
 80181c8:	781a      	ldrb	r2, [r3, #0]
 80181ca:	4b05      	ldr	r3, [pc, #20]	@ (80181e0 <RadioSetMaxPayloadLength+0x54>)
 80181cc:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80181ce:	4805      	ldr	r0, [pc, #20]	@ (80181e4 <RadioSetMaxPayloadLength+0x58>)
 80181d0:	f001 fd40 	bl	8019c54 <SUBGRF_SetPacketParams>
}
 80181d4:	bf00      	nop
 80181d6:	3708      	adds	r7, #8
 80181d8:	46bd      	mov	sp, r7
 80181da:	bd80      	pop	{r7, pc}
 80181dc:	2000012c 	.word	0x2000012c
 80181e0:	20001cf4 	.word	0x20001cf4
 80181e4:	20001d02 	.word	0x20001d02

080181e8 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 80181e8:	b580      	push	{r7, lr}
 80181ea:	b082      	sub	sp, #8
 80181ec:	af00      	add	r7, sp, #0
 80181ee:	4603      	mov	r3, r0
 80181f0:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 80181f2:	4a13      	ldr	r2, [pc, #76]	@ (8018240 <RadioSetPublicNetwork+0x58>)
 80181f4:	79fb      	ldrb	r3, [r7, #7]
 80181f6:	7313      	strb	r3, [r2, #12]
 80181f8:	4b11      	ldr	r3, [pc, #68]	@ (8018240 <RadioSetPublicNetwork+0x58>)
 80181fa:	7b1a      	ldrb	r2, [r3, #12]
 80181fc:	4b10      	ldr	r3, [pc, #64]	@ (8018240 <RadioSetPublicNetwork+0x58>)
 80181fe:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8018200:	2001      	movs	r0, #1
 8018202:	f7ff f82f 	bl	8017264 <RadioSetModem>
    if( enable == true )
 8018206:	79fb      	ldrb	r3, [r7, #7]
 8018208:	2b00      	cmp	r3, #0
 801820a:	d00a      	beq.n	8018222 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801820c:	2134      	movs	r1, #52	@ 0x34
 801820e:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8018212:	f001 fe65 	bl	8019ee0 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8018216:	2144      	movs	r1, #68	@ 0x44
 8018218:	f240 7041 	movw	r0, #1857	@ 0x741
 801821c:	f001 fe60 	bl	8019ee0 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8018220:	e009      	b.n	8018236 <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8018222:	2114      	movs	r1, #20
 8018224:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8018228:	f001 fe5a 	bl	8019ee0 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801822c:	2124      	movs	r1, #36	@ 0x24
 801822e:	f240 7041 	movw	r0, #1857	@ 0x741
 8018232:	f001 fe55 	bl	8019ee0 <SUBGRF_WriteRegister>
}
 8018236:	bf00      	nop
 8018238:	3708      	adds	r7, #8
 801823a:	46bd      	mov	sp, r7
 801823c:	bd80      	pop	{r7, pc}
 801823e:	bf00      	nop
 8018240:	20001cf4 	.word	0x20001cf4

08018244 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8018244:	b580      	push	{r7, lr}
 8018246:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8018248:	f001 ff9a 	bl	801a180 <SUBGRF_GetRadioWakeUpTime>
 801824c:	4603      	mov	r3, r0
 801824e:	3303      	adds	r3, #3
}
 8018250:	4618      	mov	r0, r3
 8018252:	bd80      	pop	{r7, pc}

08018254 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 8018254:	b580      	push	{r7, lr}
 8018256:	b082      	sub	sp, #8
 8018258:	af00      	add	r7, sp, #0
 801825a:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 801825c:	f000 f80e 	bl	801827c <RadioOnTxTimeoutProcess>
}
 8018260:	bf00      	nop
 8018262:	3708      	adds	r7, #8
 8018264:	46bd      	mov	sp, r7
 8018266:	bd80      	pop	{r7, pc}

08018268 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 8018268:	b580      	push	{r7, lr}
 801826a:	b082      	sub	sp, #8
 801826c:	af00      	add	r7, sp, #0
 801826e:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 8018270:	f000 f818 	bl	80182a4 <RadioOnRxTimeoutProcess>
}
 8018274:	bf00      	nop
 8018276:	3708      	adds	r7, #8
 8018278:	46bd      	mov	sp, r7
 801827a:	bd80      	pop	{r7, pc}

0801827c <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 801827c:	b580      	push	{r7, lr}
 801827e:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX( RST );
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8018280:	4b07      	ldr	r3, [pc, #28]	@ (80182a0 <RadioOnTxTimeoutProcess+0x24>)
 8018282:	681b      	ldr	r3, [r3, #0]
 8018284:	2b00      	cmp	r3, #0
 8018286:	d008      	beq.n	801829a <RadioOnTxTimeoutProcess+0x1e>
 8018288:	4b05      	ldr	r3, [pc, #20]	@ (80182a0 <RadioOnTxTimeoutProcess+0x24>)
 801828a:	681b      	ldr	r3, [r3, #0]
 801828c:	685b      	ldr	r3, [r3, #4]
 801828e:	2b00      	cmp	r3, #0
 8018290:	d003      	beq.n	801829a <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 8018292:	4b03      	ldr	r3, [pc, #12]	@ (80182a0 <RadioOnTxTimeoutProcess+0x24>)
 8018294:	681b      	ldr	r3, [r3, #0]
 8018296:	685b      	ldr	r3, [r3, #4]
 8018298:	4798      	blx	r3
    }
}
 801829a:	bf00      	nop
 801829c:	bd80      	pop	{r7, pc}
 801829e:	bf00      	nop
 80182a0:	20001cf0 	.word	0x20001cf0

080182a4 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 80182a4:	b580      	push	{r7, lr}
 80182a6:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX( RST );
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80182a8:	4b07      	ldr	r3, [pc, #28]	@ (80182c8 <RadioOnRxTimeoutProcess+0x24>)
 80182aa:	681b      	ldr	r3, [r3, #0]
 80182ac:	2b00      	cmp	r3, #0
 80182ae:	d008      	beq.n	80182c2 <RadioOnRxTimeoutProcess+0x1e>
 80182b0:	4b05      	ldr	r3, [pc, #20]	@ (80182c8 <RadioOnRxTimeoutProcess+0x24>)
 80182b2:	681b      	ldr	r3, [r3, #0]
 80182b4:	68db      	ldr	r3, [r3, #12]
 80182b6:	2b00      	cmp	r3, #0
 80182b8:	d003      	beq.n	80182c2 <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 80182ba:	4b03      	ldr	r3, [pc, #12]	@ (80182c8 <RadioOnRxTimeoutProcess+0x24>)
 80182bc:	681b      	ldr	r3, [r3, #0]
 80182be:	68db      	ldr	r3, [r3, #12]
 80182c0:	4798      	blx	r3
    }
}
 80182c2:	bf00      	nop
 80182c4:	bd80      	pop	{r7, pc}
 80182c6:	bf00      	nop
 80182c8:	20001cf0 	.word	0x20001cf0

080182cc <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 80182cc:	b580      	push	{r7, lr}
 80182ce:	b082      	sub	sp, #8
 80182d0:	af00      	add	r7, sp, #0
 80182d2:	4603      	mov	r3, r0
 80182d4:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 80182d6:	4a05      	ldr	r2, [pc, #20]	@ (80182ec <RadioOnDioIrq+0x20>)
 80182d8:	88fb      	ldrh	r3, [r7, #6]
 80182da:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 80182de:	f000 f807 	bl	80182f0 <RadioIrqProcess>
}
 80182e2:	bf00      	nop
 80182e4:	3708      	adds	r7, #8
 80182e6:	46bd      	mov	sp, r7
 80182e8:	bd80      	pop	{r7, pc}
 80182ea:	bf00      	nop
 80182ec:	20001cf4 	.word	0x20001cf4

080182f0 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 80182f0:	b5b0      	push	{r4, r5, r7, lr}
 80182f2:	b082      	sub	sp, #8
 80182f4:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 80182f6:	2300      	movs	r3, #0
 80182f8:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 80182fa:	2300      	movs	r3, #0
 80182fc:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 80182fe:	4ba8      	ldr	r3, [pc, #672]	@ (80185a0 <RadioIrqProcess+0x2b0>)
 8018300:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8018304:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018308:	f000 810d 	beq.w	8018526 <RadioIrqProcess+0x236>
 801830c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018310:	f300 81e8 	bgt.w	80186e4 <RadioIrqProcess+0x3f4>
 8018314:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018318:	f000 80f1 	beq.w	80184fe <RadioIrqProcess+0x20e>
 801831c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018320:	f300 81e0 	bgt.w	80186e4 <RadioIrqProcess+0x3f4>
 8018324:	2b80      	cmp	r3, #128	@ 0x80
 8018326:	f000 80d6 	beq.w	80184d6 <RadioIrqProcess+0x1e6>
 801832a:	2b80      	cmp	r3, #128	@ 0x80
 801832c:	f300 81da 	bgt.w	80186e4 <RadioIrqProcess+0x3f4>
 8018330:	2b20      	cmp	r3, #32
 8018332:	dc49      	bgt.n	80183c8 <RadioIrqProcess+0xd8>
 8018334:	2b00      	cmp	r3, #0
 8018336:	f340 81d5 	ble.w	80186e4 <RadioIrqProcess+0x3f4>
 801833a:	3b01      	subs	r3, #1
 801833c:	2b1f      	cmp	r3, #31
 801833e:	f200 81d1 	bhi.w	80186e4 <RadioIrqProcess+0x3f4>
 8018342:	a201      	add	r2, pc, #4	@ (adr r2, 8018348 <RadioIrqProcess+0x58>)
 8018344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018348:	080183d1 	.word	0x080183d1
 801834c:	0801840b 	.word	0x0801840b
 8018350:	080186e5 	.word	0x080186e5
 8018354:	080185c1 	.word	0x080185c1
 8018358:	080186e5 	.word	0x080186e5
 801835c:	080186e5 	.word	0x080186e5
 8018360:	080186e5 	.word	0x080186e5
 8018364:	0801863d 	.word	0x0801863d
 8018368:	080186e5 	.word	0x080186e5
 801836c:	080186e5 	.word	0x080186e5
 8018370:	080186e5 	.word	0x080186e5
 8018374:	080186e5 	.word	0x080186e5
 8018378:	080186e5 	.word	0x080186e5
 801837c:	080186e5 	.word	0x080186e5
 8018380:	080186e5 	.word	0x080186e5
 8018384:	08018659 	.word	0x08018659
 8018388:	080186e5 	.word	0x080186e5
 801838c:	080186e5 	.word	0x080186e5
 8018390:	080186e5 	.word	0x080186e5
 8018394:	080186e5 	.word	0x080186e5
 8018398:	080186e5 	.word	0x080186e5
 801839c:	080186e5 	.word	0x080186e5
 80183a0:	080186e5 	.word	0x080186e5
 80183a4:	080186e5 	.word	0x080186e5
 80183a8:	080186e5 	.word	0x080186e5
 80183ac:	080186e5 	.word	0x080186e5
 80183b0:	080186e5 	.word	0x080186e5
 80183b4:	080186e5 	.word	0x080186e5
 80183b8:	080186e5 	.word	0x080186e5
 80183bc:	080186e5 	.word	0x080186e5
 80183c0:	080186e5 	.word	0x080186e5
 80183c4:	08018667 	.word	0x08018667
 80183c8:	2b40      	cmp	r3, #64	@ 0x40
 80183ca:	f000 816d 	beq.w	80186a8 <RadioIrqProcess+0x3b8>
        {
            RadioEvents->RxError( );
        }
        break;
    default:
        break;
 80183ce:	e189      	b.n	80186e4 <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 80183d0:	4874      	ldr	r0, [pc, #464]	@ (80185a4 <RadioIrqProcess+0x2b4>)
 80183d2:	f002 ff8f 	bl	801b2f4 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 80183d6:	2000      	movs	r0, #0
 80183d8:	f001 f802 	bl	80193e0 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 80183dc:	f002 f864 	bl	801a4a8 <RFW_Is_LongPacketModeEnabled>
 80183e0:	4603      	mov	r3, r0
 80183e2:	2b01      	cmp	r3, #1
 80183e4:	d101      	bne.n	80183ea <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 80183e6:	f002 f888 	bl	801a4fa <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 80183ea:	4b6f      	ldr	r3, [pc, #444]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 80183ec:	681b      	ldr	r3, [r3, #0]
 80183ee:	2b00      	cmp	r3, #0
 80183f0:	f000 817a 	beq.w	80186e8 <RadioIrqProcess+0x3f8>
 80183f4:	4b6c      	ldr	r3, [pc, #432]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 80183f6:	681b      	ldr	r3, [r3, #0]
 80183f8:	681b      	ldr	r3, [r3, #0]
 80183fa:	2b00      	cmp	r3, #0
 80183fc:	f000 8174 	beq.w	80186e8 <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 8018400:	4b69      	ldr	r3, [pc, #420]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 8018402:	681b      	ldr	r3, [r3, #0]
 8018404:	681b      	ldr	r3, [r3, #0]
 8018406:	4798      	blx	r3
        break;
 8018408:	e16e      	b.n	80186e8 <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 801840a:	4868      	ldr	r0, [pc, #416]	@ (80185ac <RadioIrqProcess+0x2bc>)
 801840c:	f002 ff72 	bl	801b2f4 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8018410:	4b63      	ldr	r3, [pc, #396]	@ (80185a0 <RadioIrqProcess+0x2b0>)
 8018412:	785b      	ldrb	r3, [r3, #1]
 8018414:	f083 0301 	eor.w	r3, r3, #1
 8018418:	b2db      	uxtb	r3, r3
 801841a:	2b00      	cmp	r3, #0
 801841c:	d014      	beq.n	8018448 <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 801841e:	2000      	movs	r0, #0
 8018420:	f000 ffde 	bl	80193e0 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 8018424:	2100      	movs	r1, #0
 8018426:	f640 1002 	movw	r0, #2306	@ 0x902
 801842a:	f001 fd59 	bl	8019ee0 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 801842e:	f640 1044 	movw	r0, #2372	@ 0x944
 8018432:	f001 fd69 	bl	8019f08 <SUBGRF_ReadRegister>
 8018436:	4603      	mov	r3, r0
 8018438:	f043 0302 	orr.w	r3, r3, #2
 801843c:	b2db      	uxtb	r3, r3
 801843e:	4619      	mov	r1, r3
 8018440:	f640 1044 	movw	r0, #2372	@ 0x944
 8018444:	f001 fd4c 	bl	8019ee0 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 8018448:	1dfb      	adds	r3, r7, #7
 801844a:	22ff      	movs	r2, #255	@ 0xff
 801844c:	4619      	mov	r1, r3
 801844e:	4858      	ldr	r0, [pc, #352]	@ (80185b0 <RadioIrqProcess+0x2c0>)
 8018450:	f000 fe94 	bl	801917c <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 8018454:	4857      	ldr	r0, [pc, #348]	@ (80185b4 <RadioIrqProcess+0x2c4>)
 8018456:	f001 fcf1 	bl	8019e3c <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801845a:	4b53      	ldr	r3, [pc, #332]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 801845c:	681b      	ldr	r3, [r3, #0]
 801845e:	2b00      	cmp	r3, #0
 8018460:	f000 8144 	beq.w	80186ec <RadioIrqProcess+0x3fc>
 8018464:	4b50      	ldr	r3, [pc, #320]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 8018466:	681b      	ldr	r3, [r3, #0]
 8018468:	689b      	ldr	r3, [r3, #8]
 801846a:	2b00      	cmp	r3, #0
 801846c:	f000 813e 	beq.w	80186ec <RadioIrqProcess+0x3fc>
            switch( SubgRf.PacketStatus.packetType )
 8018470:	4b4b      	ldr	r3, [pc, #300]	@ (80185a0 <RadioIrqProcess+0x2b0>)
 8018472:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8018476:	2b01      	cmp	r3, #1
 8018478:	d10e      	bne.n	8018498 <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 801847a:	4b4b      	ldr	r3, [pc, #300]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 801847c:	681b      	ldr	r3, [r3, #0]
 801847e:	689c      	ldr	r4, [r3, #8]
 8018480:	79fb      	ldrb	r3, [r7, #7]
 8018482:	4619      	mov	r1, r3
 8018484:	4b46      	ldr	r3, [pc, #280]	@ (80185a0 <RadioIrqProcess+0x2b0>)
 8018486:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 801848a:	461a      	mov	r2, r3
 801848c:	4b44      	ldr	r3, [pc, #272]	@ (80185a0 <RadioIrqProcess+0x2b0>)
 801848e:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 8018492:	4847      	ldr	r0, [pc, #284]	@ (80185b0 <RadioIrqProcess+0x2c0>)
 8018494:	47a0      	blx	r4
                break;
 8018496:	e01d      	b.n	80184d4 <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 8018498:	4b41      	ldr	r3, [pc, #260]	@ (80185a0 <RadioIrqProcess+0x2b0>)
 801849a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801849c:	463a      	mov	r2, r7
 801849e:	4611      	mov	r1, r2
 80184a0:	4618      	mov	r0, r3
 80184a2:	f001 ff4f 	bl	801a344 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t) DIVR(cfo, 1000) );
 80184a6:	4b40      	ldr	r3, [pc, #256]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 80184a8:	681b      	ldr	r3, [r3, #0]
 80184aa:	689c      	ldr	r4, [r3, #8]
 80184ac:	79fb      	ldrb	r3, [r7, #7]
 80184ae:	4619      	mov	r1, r3
 80184b0:	4b3b      	ldr	r3, [pc, #236]	@ (80185a0 <RadioIrqProcess+0x2b0>)
 80184b2:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 80184b6:	4618      	mov	r0, r3
 80184b8:	683b      	ldr	r3, [r7, #0]
 80184ba:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80184be:	4a3e      	ldr	r2, [pc, #248]	@ (80185b8 <RadioIrqProcess+0x2c8>)
 80184c0:	fb82 5203 	smull	r5, r2, r2, r3
 80184c4:	1192      	asrs	r2, r2, #6
 80184c6:	17db      	asrs	r3, r3, #31
 80184c8:	1ad3      	subs	r3, r2, r3
 80184ca:	b25b      	sxtb	r3, r3
 80184cc:	4602      	mov	r2, r0
 80184ce:	4838      	ldr	r0, [pc, #224]	@ (80185b0 <RadioIrqProcess+0x2c0>)
 80184d0:	47a0      	blx	r4
                break;
 80184d2:	bf00      	nop
        break;
 80184d4:	e10a      	b.n	80186ec <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 80184d6:	2000      	movs	r0, #0
 80184d8:	f000 ff82 	bl	80193e0 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80184dc:	4b32      	ldr	r3, [pc, #200]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 80184de:	681b      	ldr	r3, [r3, #0]
 80184e0:	2b00      	cmp	r3, #0
 80184e2:	f000 8105 	beq.w	80186f0 <RadioIrqProcess+0x400>
 80184e6:	4b30      	ldr	r3, [pc, #192]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 80184e8:	681b      	ldr	r3, [r3, #0]
 80184ea:	699b      	ldr	r3, [r3, #24]
 80184ec:	2b00      	cmp	r3, #0
 80184ee:	f000 80ff 	beq.w	80186f0 <RadioIrqProcess+0x400>
            RadioEvents->CadDone( false );
 80184f2:	4b2d      	ldr	r3, [pc, #180]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 80184f4:	681b      	ldr	r3, [r3, #0]
 80184f6:	699b      	ldr	r3, [r3, #24]
 80184f8:	2000      	movs	r0, #0
 80184fa:	4798      	blx	r3
        break;
 80184fc:	e0f8      	b.n	80186f0 <RadioIrqProcess+0x400>
        SUBGRF_SetStandby( STDBY_RC );
 80184fe:	2000      	movs	r0, #0
 8018500:	f000 ff6e 	bl	80193e0 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8018504:	4b28      	ldr	r3, [pc, #160]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 8018506:	681b      	ldr	r3, [r3, #0]
 8018508:	2b00      	cmp	r3, #0
 801850a:	f000 80f3 	beq.w	80186f4 <RadioIrqProcess+0x404>
 801850e:	4b26      	ldr	r3, [pc, #152]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 8018510:	681b      	ldr	r3, [r3, #0]
 8018512:	699b      	ldr	r3, [r3, #24]
 8018514:	2b00      	cmp	r3, #0
 8018516:	f000 80ed 	beq.w	80186f4 <RadioIrqProcess+0x404>
            RadioEvents->CadDone( true );
 801851a:	4b23      	ldr	r3, [pc, #140]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 801851c:	681b      	ldr	r3, [r3, #0]
 801851e:	699b      	ldr	r3, [r3, #24]
 8018520:	2001      	movs	r0, #1
 8018522:	4798      	blx	r3
        break;
 8018524:	e0e6      	b.n	80186f4 <RadioIrqProcess+0x404>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 8018526:	4b25      	ldr	r3, [pc, #148]	@ (80185bc <RadioIrqProcess+0x2cc>)
 8018528:	2201      	movs	r2, #1
 801852a:	2100      	movs	r1, #0
 801852c:	2002      	movs	r0, #2
 801852e:	f003 f8eb 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8018532:	f000 fe09 	bl	8019148 <SUBGRF_GetOperatingMode>
 8018536:	4603      	mov	r3, r0
 8018538:	2b04      	cmp	r3, #4
 801853a:	d115      	bne.n	8018568 <RadioIrqProcess+0x278>
            TimerStop( &TxTimeoutTimer );
 801853c:	4819      	ldr	r0, [pc, #100]	@ (80185a4 <RadioIrqProcess+0x2b4>)
 801853e:	f002 fed9 	bl	801b2f4 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8018542:	2000      	movs	r0, #0
 8018544:	f000 ff4c 	bl	80193e0 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8018548:	4b17      	ldr	r3, [pc, #92]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 801854a:	681b      	ldr	r3, [r3, #0]
 801854c:	2b00      	cmp	r3, #0
 801854e:	f000 80d3 	beq.w	80186f8 <RadioIrqProcess+0x408>
 8018552:	4b15      	ldr	r3, [pc, #84]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 8018554:	681b      	ldr	r3, [r3, #0]
 8018556:	685b      	ldr	r3, [r3, #4]
 8018558:	2b00      	cmp	r3, #0
 801855a:	f000 80cd 	beq.w	80186f8 <RadioIrqProcess+0x408>
                RadioEvents->TxTimeout( );
 801855e:	4b12      	ldr	r3, [pc, #72]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 8018560:	681b      	ldr	r3, [r3, #0]
 8018562:	685b      	ldr	r3, [r3, #4]
 8018564:	4798      	blx	r3
        break;
 8018566:	e0c7      	b.n	80186f8 <RadioIrqProcess+0x408>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8018568:	f000 fdee 	bl	8019148 <SUBGRF_GetOperatingMode>
 801856c:	4603      	mov	r3, r0
 801856e:	2b05      	cmp	r3, #5
 8018570:	f040 80c2 	bne.w	80186f8 <RadioIrqProcess+0x408>
            TimerStop( &RxTimeoutTimer );
 8018574:	480d      	ldr	r0, [pc, #52]	@ (80185ac <RadioIrqProcess+0x2bc>)
 8018576:	f002 febd 	bl	801b2f4 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801857a:	2000      	movs	r0, #0
 801857c:	f000 ff30 	bl	80193e0 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8018580:	4b09      	ldr	r3, [pc, #36]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 8018582:	681b      	ldr	r3, [r3, #0]
 8018584:	2b00      	cmp	r3, #0
 8018586:	f000 80b7 	beq.w	80186f8 <RadioIrqProcess+0x408>
 801858a:	4b07      	ldr	r3, [pc, #28]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 801858c:	681b      	ldr	r3, [r3, #0]
 801858e:	68db      	ldr	r3, [r3, #12]
 8018590:	2b00      	cmp	r3, #0
 8018592:	f000 80b1 	beq.w	80186f8 <RadioIrqProcess+0x408>
                RadioEvents->RxTimeout( );
 8018596:	4b04      	ldr	r3, [pc, #16]	@ (80185a8 <RadioIrqProcess+0x2b8>)
 8018598:	681b      	ldr	r3, [r3, #0]
 801859a:	68db      	ldr	r3, [r3, #12]
 801859c:	4798      	blx	r3
        break;
 801859e:	e0ab      	b.n	80186f8 <RadioIrqProcess+0x408>
 80185a0:	20001cf4 	.word	0x20001cf4
 80185a4:	20001d50 	.word	0x20001d50
 80185a8:	20001cf0 	.word	0x20001cf0
 80185ac:	20001d68 	.word	0x20001d68
 80185b0:	20001bf0 	.word	0x20001bf0
 80185b4:	20001d18 	.word	0x20001d18
 80185b8:	10624dd3 	.word	0x10624dd3
 80185bc:	0801ef70 	.word	0x0801ef70
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 80185c0:	4b54      	ldr	r3, [pc, #336]	@ (8018714 <RadioIrqProcess+0x424>)
 80185c2:	2201      	movs	r2, #1
 80185c4:	2100      	movs	r1, #0
 80185c6:	2002      	movs	r0, #2
 80185c8:	f003 f89e 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 80185cc:	4b52      	ldr	r3, [pc, #328]	@ (8018718 <RadioIrqProcess+0x428>)
 80185ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80185d0:	2b00      	cmp	r3, #0
 80185d2:	f000 8093 	beq.w	80186fc <RadioIrqProcess+0x40c>
          Radio.Write(SUBGHZ_RTCPRDR2, (SubgRf.RxDcPreambleDetectTimeout>>16)&0xFF); /*Update Radio RTC Period MSB*/
 80185d6:	4a51      	ldr	r2, [pc, #324]	@ (801871c <RadioIrqProcess+0x42c>)
 80185d8:	4b4f      	ldr	r3, [pc, #316]	@ (8018718 <RadioIrqProcess+0x428>)
 80185da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80185dc:	0c1b      	lsrs	r3, r3, #16
 80185de:	b2db      	uxtb	r3, r3
 80185e0:	4619      	mov	r1, r3
 80185e2:	f640 1003 	movw	r0, #2307	@ 0x903
 80185e6:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCPRDR1, (SubgRf.RxDcPreambleDetectTimeout>>8)&0xFF); /*Update Radio RTC Period MidByte*/
 80185e8:	4a4c      	ldr	r2, [pc, #304]	@ (801871c <RadioIrqProcess+0x42c>)
 80185ea:	4b4b      	ldr	r3, [pc, #300]	@ (8018718 <RadioIrqProcess+0x428>)
 80185ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80185ee:	0a1b      	lsrs	r3, r3, #8
 80185f0:	b2db      	uxtb	r3, r3
 80185f2:	4619      	mov	r1, r3
 80185f4:	f640 1004 	movw	r0, #2308	@ 0x904
 80185f8:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCPRDR0, (SubgRf.RxDcPreambleDetectTimeout)&0xFF); /*Update Radio RTC Period lsb*/
 80185fa:	4a48      	ldr	r2, [pc, #288]	@ (801871c <RadioIrqProcess+0x42c>)
 80185fc:	4b46      	ldr	r3, [pc, #280]	@ (8018718 <RadioIrqProcess+0x428>)
 80185fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018600:	b2db      	uxtb	r3, r3
 8018602:	4619      	mov	r1, r3
 8018604:	f640 1005 	movw	r0, #2309	@ 0x905
 8018608:	4790      	blx	r2
          Radio.Write(SUBGHZ_RTCCTLR, Radio.Read(SUBGHZ_RTCCTLR)|0x1); /*restart Radio RTC*/
 801860a:	4c44      	ldr	r4, [pc, #272]	@ (801871c <RadioIrqProcess+0x42c>)
 801860c:	4b44      	ldr	r3, [pc, #272]	@ (8018720 <RadioIrqProcess+0x430>)
 801860e:	f640 1002 	movw	r0, #2306	@ 0x902
 8018612:	4798      	blx	r3
 8018614:	4603      	mov	r3, r0
 8018616:	f043 0301 	orr.w	r3, r3, #1
 801861a:	b2db      	uxtb	r3, r3
 801861c:	4619      	mov	r1, r3
 801861e:	f640 1002 	movw	r0, #2306	@ 0x902
 8018622:	47a0      	blx	r4
          SubgRf.RxDcPreambleDetectTimeout = 0;
 8018624:	4b3c      	ldr	r3, [pc, #240]	@ (8018718 <RadioIrqProcess+0x428>)
 8018626:	2200      	movs	r2, #0
 8018628:	659a      	str	r2, [r3, #88]	@ 0x58
          SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801862a:	2300      	movs	r3, #0
 801862c:	2200      	movs	r2, #0
 801862e:	f240 2162 	movw	r1, #610	@ 0x262
 8018632:	f240 2062 	movw	r0, #610	@ 0x262
 8018636:	f001 f8a9 	bl	801978c <SUBGRF_SetDioIrqParams>
        break;
 801863a:	e05f      	b.n	80186fc <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801863c:	4b39      	ldr	r3, [pc, #228]	@ (8018724 <RadioIrqProcess+0x434>)
 801863e:	2201      	movs	r2, #1
 8018640:	2100      	movs	r1, #0
 8018642:	2002      	movs	r0, #2
 8018644:	f003 f860 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 8018648:	f001 ff27 	bl	801a49a <RFW_Is_Init>
 801864c:	4603      	mov	r3, r0
 801864e:	2b01      	cmp	r3, #1
 8018650:	d156      	bne.n	8018700 <RadioIrqProcess+0x410>
            RFW_ReceivePayload( );
 8018652:	f001 ff58 	bl	801a506 <RFW_ReceivePayload>
        break;
 8018656:	e053      	b.n	8018700 <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 8018658:	4b33      	ldr	r3, [pc, #204]	@ (8018728 <RadioIrqProcess+0x438>)
 801865a:	2201      	movs	r2, #1
 801865c:	2100      	movs	r1, #0
 801865e:	2002      	movs	r0, #2
 8018660:	f003 f852 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
        break;
 8018664:	e051      	b.n	801870a <RadioIrqProcess+0x41a>
        TimerStop( &RxTimeoutTimer );
 8018666:	4831      	ldr	r0, [pc, #196]	@ (801872c <RadioIrqProcess+0x43c>)
 8018668:	f002 fe44 	bl	801b2f4 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801866c:	4b2a      	ldr	r3, [pc, #168]	@ (8018718 <RadioIrqProcess+0x428>)
 801866e:	785b      	ldrb	r3, [r3, #1]
 8018670:	f083 0301 	eor.w	r3, r3, #1
 8018674:	b2db      	uxtb	r3, r3
 8018676:	2b00      	cmp	r3, #0
 8018678:	d002      	beq.n	8018680 <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 801867a:	2000      	movs	r0, #0
 801867c:	f000 feb0 	bl	80193e0 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8018680:	4b2b      	ldr	r3, [pc, #172]	@ (8018730 <RadioIrqProcess+0x440>)
 8018682:	681b      	ldr	r3, [r3, #0]
 8018684:	2b00      	cmp	r3, #0
 8018686:	d03d      	beq.n	8018704 <RadioIrqProcess+0x414>
 8018688:	4b29      	ldr	r3, [pc, #164]	@ (8018730 <RadioIrqProcess+0x440>)
 801868a:	681b      	ldr	r3, [r3, #0]
 801868c:	68db      	ldr	r3, [r3, #12]
 801868e:	2b00      	cmp	r3, #0
 8018690:	d038      	beq.n	8018704 <RadioIrqProcess+0x414>
            RadioEvents->RxTimeout( );
 8018692:	4b27      	ldr	r3, [pc, #156]	@ (8018730 <RadioIrqProcess+0x440>)
 8018694:	681b      	ldr	r3, [r3, #0]
 8018696:	68db      	ldr	r3, [r3, #12]
 8018698:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801869a:	4b26      	ldr	r3, [pc, #152]	@ (8018734 <RadioIrqProcess+0x444>)
 801869c:	2201      	movs	r2, #1
 801869e:	2100      	movs	r1, #0
 80186a0:	2002      	movs	r0, #2
 80186a2:	f003 f831 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
        break;
 80186a6:	e02d      	b.n	8018704 <RadioIrqProcess+0x414>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 80186a8:	4b23      	ldr	r3, [pc, #140]	@ (8018738 <RadioIrqProcess+0x448>)
 80186aa:	2201      	movs	r2, #1
 80186ac:	2100      	movs	r1, #0
 80186ae:	2002      	movs	r0, #2
 80186b0:	f003 f82a 	bl	801b708 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 80186b4:	4b18      	ldr	r3, [pc, #96]	@ (8018718 <RadioIrqProcess+0x428>)
 80186b6:	785b      	ldrb	r3, [r3, #1]
 80186b8:	f083 0301 	eor.w	r3, r3, #1
 80186bc:	b2db      	uxtb	r3, r3
 80186be:	2b00      	cmp	r3, #0
 80186c0:	d002      	beq.n	80186c8 <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 80186c2:	2000      	movs	r0, #0
 80186c4:	f000 fe8c 	bl	80193e0 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 80186c8:	4b19      	ldr	r3, [pc, #100]	@ (8018730 <RadioIrqProcess+0x440>)
 80186ca:	681b      	ldr	r3, [r3, #0]
 80186cc:	2b00      	cmp	r3, #0
 80186ce:	d01b      	beq.n	8018708 <RadioIrqProcess+0x418>
 80186d0:	4b17      	ldr	r3, [pc, #92]	@ (8018730 <RadioIrqProcess+0x440>)
 80186d2:	681b      	ldr	r3, [r3, #0]
 80186d4:	691b      	ldr	r3, [r3, #16]
 80186d6:	2b00      	cmp	r3, #0
 80186d8:	d016      	beq.n	8018708 <RadioIrqProcess+0x418>
            RadioEvents->RxError( );
 80186da:	4b15      	ldr	r3, [pc, #84]	@ (8018730 <RadioIrqProcess+0x440>)
 80186dc:	681b      	ldr	r3, [r3, #0]
 80186de:	691b      	ldr	r3, [r3, #16]
 80186e0:	4798      	blx	r3
        break;
 80186e2:	e011      	b.n	8018708 <RadioIrqProcess+0x418>
        break;
 80186e4:	bf00      	nop
 80186e6:	e010      	b.n	801870a <RadioIrqProcess+0x41a>
        break;
 80186e8:	bf00      	nop
 80186ea:	e00e      	b.n	801870a <RadioIrqProcess+0x41a>
        break;
 80186ec:	bf00      	nop
 80186ee:	e00c      	b.n	801870a <RadioIrqProcess+0x41a>
        break;
 80186f0:	bf00      	nop
 80186f2:	e00a      	b.n	801870a <RadioIrqProcess+0x41a>
        break;
 80186f4:	bf00      	nop
 80186f6:	e008      	b.n	801870a <RadioIrqProcess+0x41a>
        break;
 80186f8:	bf00      	nop
 80186fa:	e006      	b.n	801870a <RadioIrqProcess+0x41a>
        break;
 80186fc:	bf00      	nop
 80186fe:	e004      	b.n	801870a <RadioIrqProcess+0x41a>
        break;
 8018700:	bf00      	nop
 8018702:	e002      	b.n	801870a <RadioIrqProcess+0x41a>
        break;
 8018704:	bf00      	nop
 8018706:	e000      	b.n	801870a <RadioIrqProcess+0x41a>
        break;
 8018708:	bf00      	nop
    }
}
 801870a:	bf00      	nop
 801870c:	3708      	adds	r7, #8
 801870e:	46bd      	mov	sp, r7
 8018710:	bdb0      	pop	{r4, r5, r7, pc}
 8018712:	bf00      	nop
 8018714:	0801ef84 	.word	0x0801ef84
 8018718:	20001cf4 	.word	0x20001cf4
 801871c:	08018101 	.word	0x08018101
 8018720:	08018125 	.word	0x08018125
 8018724:	0801ef90 	.word	0x0801ef90
 8018728:	0801ef9c 	.word	0x0801ef9c
 801872c:	20001d68 	.word	0x20001d68
 8018730:	20001cf0 	.word	0x20001cf0
 8018734:	0801efa8 	.word	0x0801efa8
 8018738:	0801efb4 	.word	0x0801efb4

0801873c <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 801873c:	b580      	push	{r7, lr}
 801873e:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8018740:	4b09      	ldr	r3, [pc, #36]	@ (8018768 <RadioTxPrbs+0x2c>)
 8018742:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8018746:	2101      	movs	r1, #1
 8018748:	4618      	mov	r0, r3
 801874a:	f001 fcbd 	bl	801a0c8 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 801874e:	4b07      	ldr	r3, [pc, #28]	@ (801876c <RadioTxPrbs+0x30>)
 8018750:	212d      	movs	r1, #45	@ 0x2d
 8018752:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8018756:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 8018758:	f000 ff05 	bl	8019566 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 801875c:	4804      	ldr	r0, [pc, #16]	@ (8018770 <RadioTxPrbs+0x34>)
 801875e:	f000 fe5b 	bl	8019418 <SUBGRF_SetTx>
}
 8018762:	bf00      	nop
 8018764:	bd80      	pop	{r7, pc}
 8018766:	bf00      	nop
 8018768:	20001cf4 	.word	0x20001cf4
 801876c:	08018101 	.word	0x08018101
 8018770:	000fffff 	.word	0x000fffff

08018774 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 8018774:	b580      	push	{r7, lr}
 8018776:	b084      	sub	sp, #16
 8018778:	af00      	add	r7, sp, #0
 801877a:	4603      	mov	r3, r0
 801877c:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801877e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018782:	4618      	mov	r0, r3
 8018784:	f001 fcc8 	bl	801a118 <SUBGRF_SetRfTxPower>
 8018788:	4603      	mov	r3, r0
 801878a:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 801878c:	7bfb      	ldrb	r3, [r7, #15]
 801878e:	2101      	movs	r1, #1
 8018790:	4618      	mov	r0, r3
 8018792:	f001 fc99 	bl	801a0c8 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8018796:	f000 fedd 	bl	8019554 <SUBGRF_SetTxContinuousWave>
}
 801879a:	bf00      	nop
 801879c:	3710      	adds	r7, #16
 801879e:	46bd      	mov	sp, r7
 80187a0:	bd80      	pop	{r7, pc}

080187a2 <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 80187a2:	b480      	push	{r7}
 80187a4:	b089      	sub	sp, #36	@ 0x24
 80187a6:	af00      	add	r7, sp, #0
 80187a8:	60f8      	str	r0, [r7, #12]
 80187aa:	60b9      	str	r1, [r7, #8]
 80187ac:	4613      	mov	r3, r2
 80187ae:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 80187b0:	2300      	movs	r3, #0
 80187b2:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 80187b4:	2300      	movs	r3, #0
 80187b6:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 80187b8:	2300      	movs	r3, #0
 80187ba:	61bb      	str	r3, [r7, #24]
 80187bc:	e011      	b.n	80187e2 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 80187be:	69bb      	ldr	r3, [r7, #24]
 80187c0:	68ba      	ldr	r2, [r7, #8]
 80187c2:	4413      	add	r3, r2
 80187c4:	781a      	ldrb	r2, [r3, #0]
 80187c6:	69bb      	ldr	r3, [r7, #24]
 80187c8:	68b9      	ldr	r1, [r7, #8]
 80187ca:	440b      	add	r3, r1
 80187cc:	43d2      	mvns	r2, r2
 80187ce:	b2d2      	uxtb	r2, r2
 80187d0:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 80187d2:	69bb      	ldr	r3, [r7, #24]
 80187d4:	68fa      	ldr	r2, [r7, #12]
 80187d6:	4413      	add	r3, r2
 80187d8:	2200      	movs	r2, #0
 80187da:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 80187dc:	69bb      	ldr	r3, [r7, #24]
 80187de:	3301      	adds	r3, #1
 80187e0:	61bb      	str	r3, [r7, #24]
 80187e2:	79fb      	ldrb	r3, [r7, #7]
 80187e4:	69ba      	ldr	r2, [r7, #24]
 80187e6:	429a      	cmp	r2, r3
 80187e8:	dbe9      	blt.n	80187be <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 80187ea:	2300      	movs	r3, #0
 80187ec:	61bb      	str	r3, [r7, #24]
 80187ee:	e049      	b.n	8018884 <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 80187f0:	69bb      	ldr	r3, [r7, #24]
 80187f2:	425a      	negs	r2, r3
 80187f4:	f003 0307 	and.w	r3, r3, #7
 80187f8:	f002 0207 	and.w	r2, r2, #7
 80187fc:	bf58      	it	pl
 80187fe:	4253      	negpl	r3, r2
 8018800:	b2db      	uxtb	r3, r3
 8018802:	f1c3 0307 	rsb	r3, r3, #7
 8018806:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 8018808:	69bb      	ldr	r3, [r7, #24]
 801880a:	2b00      	cmp	r3, #0
 801880c:	da00      	bge.n	8018810 <payload_integration+0x6e>
 801880e:	3307      	adds	r3, #7
 8018810:	10db      	asrs	r3, r3, #3
 8018812:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 8018814:	69bb      	ldr	r3, [r7, #24]
 8018816:	3301      	adds	r3, #1
 8018818:	425a      	negs	r2, r3
 801881a:	f003 0307 	and.w	r3, r3, #7
 801881e:	f002 0207 	and.w	r2, r2, #7
 8018822:	bf58      	it	pl
 8018824:	4253      	negpl	r3, r2
 8018826:	b2db      	uxtb	r3, r3
 8018828:	f1c3 0307 	rsb	r3, r3, #7
 801882c:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 801882e:	69bb      	ldr	r3, [r7, #24]
 8018830:	3301      	adds	r3, #1
 8018832:	2b00      	cmp	r3, #0
 8018834:	da00      	bge.n	8018838 <payload_integration+0x96>
 8018836:	3307      	adds	r3, #7
 8018838:	10db      	asrs	r3, r3, #3
 801883a:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 801883c:	7dbb      	ldrb	r3, [r7, #22]
 801883e:	68ba      	ldr	r2, [r7, #8]
 8018840:	4413      	add	r3, r2
 8018842:	781b      	ldrb	r3, [r3, #0]
 8018844:	461a      	mov	r2, r3
 8018846:	7dfb      	ldrb	r3, [r7, #23]
 8018848:	fa42 f303 	asr.w	r3, r2, r3
 801884c:	b2db      	uxtb	r3, r3
 801884e:	f003 0301 	and.w	r3, r3, #1
 8018852:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 8018854:	7ffa      	ldrb	r2, [r7, #31]
 8018856:	7cfb      	ldrb	r3, [r7, #19]
 8018858:	4053      	eors	r3, r2
 801885a:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 801885c:	7d3b      	ldrb	r3, [r7, #20]
 801885e:	68fa      	ldr	r2, [r7, #12]
 8018860:	4413      	add	r3, r2
 8018862:	781b      	ldrb	r3, [r3, #0]
 8018864:	b25a      	sxtb	r2, r3
 8018866:	7ff9      	ldrb	r1, [r7, #31]
 8018868:	7d7b      	ldrb	r3, [r7, #21]
 801886a:	fa01 f303 	lsl.w	r3, r1, r3
 801886e:	b25b      	sxtb	r3, r3
 8018870:	4313      	orrs	r3, r2
 8018872:	b259      	sxtb	r1, r3
 8018874:	7d3b      	ldrb	r3, [r7, #20]
 8018876:	68fa      	ldr	r2, [r7, #12]
 8018878:	4413      	add	r3, r2
 801887a:	b2ca      	uxtb	r2, r1
 801887c:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 801887e:	69bb      	ldr	r3, [r7, #24]
 8018880:	3301      	adds	r3, #1
 8018882:	61bb      	str	r3, [r7, #24]
 8018884:	79fb      	ldrb	r3, [r7, #7]
 8018886:	00db      	lsls	r3, r3, #3
 8018888:	69ba      	ldr	r2, [r7, #24]
 801888a:	429a      	cmp	r2, r3
 801888c:	dbb0      	blt.n	80187f0 <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 801888e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8018892:	01db      	lsls	r3, r3, #7
 8018894:	b25a      	sxtb	r2, r3
 8018896:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801889a:	019b      	lsls	r3, r3, #6
 801889c:	b25b      	sxtb	r3, r3
 801889e:	4313      	orrs	r3, r2
 80188a0:	b25b      	sxtb	r3, r3
 80188a2:	7ffa      	ldrb	r2, [r7, #31]
 80188a4:	2a00      	cmp	r2, #0
 80188a6:	d101      	bne.n	80188ac <payload_integration+0x10a>
 80188a8:	2220      	movs	r2, #32
 80188aa:	e000      	b.n	80188ae <payload_integration+0x10c>
 80188ac:	2200      	movs	r2, #0
 80188ae:	4313      	orrs	r3, r2
 80188b0:	b259      	sxtb	r1, r3
 80188b2:	79fb      	ldrb	r3, [r7, #7]
 80188b4:	68fa      	ldr	r2, [r7, #12]
 80188b6:	4413      	add	r3, r2
 80188b8:	b2ca      	uxtb	r2, r1
 80188ba:	701a      	strb	r2, [r3, #0]
}
 80188bc:	bf00      	nop
 80188be:	3724      	adds	r7, #36	@ 0x24
 80188c0:	46bd      	mov	sp, r7
 80188c2:	bc80      	pop	{r7}
 80188c4:	4770      	bx	lr
	...

080188c8 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout )
{
 80188c8:	b580      	push	{r7, lr}
 80188ca:	b08c      	sub	sp, #48	@ 0x30
 80188cc:	af00      	add	r7, sp, #0
 80188ce:	60b9      	str	r1, [r7, #8]
 80188d0:	607a      	str	r2, [r7, #4]
 80188d2:	603b      	str	r3, [r7, #0]
 80188d4:	4603      	mov	r3, r0
 80188d6:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 80188d8:	2300      	movs	r3, #0
 80188da:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t syncword[8] = {0};
 80188dc:	f107 0320 	add.w	r3, r7, #32
 80188e0:	2200      	movs	r2, #0
 80188e2:	601a      	str	r2, [r3, #0]
 80188e4:	605a      	str	r2, [r3, #4]
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 80188e6:	f001 fdd2 	bl	801a48e <RFW_DeInit>

    if( rxContinuous != 0 )
 80188ea:	687b      	ldr	r3, [r7, #4]
 80188ec:	2b00      	cmp	r3, #0
 80188ee:	d001      	beq.n	80188f4 <RadioSetRxGenericConfig+0x2c>
    {
        symbTimeout = 0;
 80188f0:	2300      	movs	r3, #0
 80188f2:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 80188f4:	687b      	ldr	r3, [r7, #4]
 80188f6:	2b00      	cmp	r3, #0
 80188f8:	bf14      	ite	ne
 80188fa:	2301      	movne	r3, #1
 80188fc:	2300      	moveq	r3, #0
 80188fe:	b2da      	uxtb	r2, r3
 8018900:	4ba3      	ldr	r3, [pc, #652]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018902:	705a      	strb	r2, [r3, #1]

    switch( modem )
 8018904:	7bfb      	ldrb	r3, [r7, #15]
 8018906:	2b00      	cmp	r3, #0
 8018908:	d003      	beq.n	8018912 <RadioSetRxGenericConfig+0x4a>
 801890a:	2b01      	cmp	r3, #1
 801890c:	f000 80dc 	beq.w	8018ac8 <RadioSetRxGenericConfig+0x200>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 8018910:	e195      	b.n	8018c3e <RadioSetRxGenericConfig+0x376>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 8018912:	68bb      	ldr	r3, [r7, #8]
 8018914:	689b      	ldr	r3, [r3, #8]
 8018916:	2b00      	cmp	r3, #0
 8018918:	d003      	beq.n	8018922 <RadioSetRxGenericConfig+0x5a>
 801891a:	68bb      	ldr	r3, [r7, #8]
 801891c:	68db      	ldr	r3, [r3, #12]
 801891e:	2b00      	cmp	r3, #0
 8018920:	d102      	bne.n	8018928 <RadioSetRxGenericConfig+0x60>
            return -1;
 8018922:	f04f 33ff 	mov.w	r3, #4294967295
 8018926:	e18b      	b.n	8018c40 <RadioSetRxGenericConfig+0x378>
        if( config->fsk.SyncWordLength > 8 )
 8018928:	68bb      	ldr	r3, [r7, #8]
 801892a:	7f9b      	ldrb	r3, [r3, #30]
 801892c:	2b08      	cmp	r3, #8
 801892e:	d902      	bls.n	8018936 <RadioSetRxGenericConfig+0x6e>
            return -1;
 8018930:	f04f 33ff 	mov.w	r3, #4294967295
 8018934:	e184      	b.n	8018c40 <RadioSetRxGenericConfig+0x378>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 8018936:	68bb      	ldr	r3, [r7, #8]
 8018938:	6919      	ldr	r1, [r3, #16]
 801893a:	68bb      	ldr	r3, [r7, #8]
 801893c:	7f9b      	ldrb	r3, [r3, #30]
 801893e:	461a      	mov	r2, r3
 8018940:	f107 0320 	add.w	r3, r7, #32
 8018944:	4618      	mov	r0, r3
 8018946:	f001 fe95 	bl	801a674 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801894a:	68bb      	ldr	r3, [r7, #8]
 801894c:	681b      	ldr	r3, [r3, #0]
 801894e:	2b00      	cmp	r3, #0
 8018950:	bf14      	ite	ne
 8018952:	2301      	movne	r3, #1
 8018954:	2300      	moveq	r3, #0
 8018956:	b2db      	uxtb	r3, r3
 8018958:	4618      	mov	r0, r3
 801895a:	f000 fe0d 	bl	8019578 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801895e:	4b8c      	ldr	r3, [pc, #560]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018960:	2200      	movs	r2, #0
 8018962:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8018966:	68bb      	ldr	r3, [r7, #8]
 8018968:	689b      	ldr	r3, [r3, #8]
 801896a:	4a89      	ldr	r2, [pc, #548]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 801896c:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801896e:	68bb      	ldr	r3, [r7, #8]
 8018970:	f893 2020 	ldrb.w	r2, [r3, #32]
 8018974:	4b86      	ldr	r3, [pc, #536]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018976:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 801897a:	68bb      	ldr	r3, [r7, #8]
 801897c:	685b      	ldr	r3, [r3, #4]
 801897e:	4618      	mov	r0, r3
 8018980:	f001 fcb8 	bl	801a2f4 <SUBGRF_GetFskBandwidthRegValue>
 8018984:	4603      	mov	r3, r0
 8018986:	461a      	mov	r2, r3
 8018988:	4b81      	ldr	r3, [pc, #516]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 801898a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801898e:	4b80      	ldr	r3, [pc, #512]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018990:	2200      	movs	r2, #0
 8018992:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 8018994:	68bb      	ldr	r3, [r7, #8]
 8018996:	68db      	ldr	r3, [r3, #12]
 8018998:	b29b      	uxth	r3, r3
 801899a:	00db      	lsls	r3, r3, #3
 801899c:	b29a      	uxth	r2, r3
 801899e:	4b7c      	ldr	r3, [pc, #496]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 80189a0:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 80189a2:	68bb      	ldr	r3, [r7, #8]
 80189a4:	7fda      	ldrb	r2, [r3, #31]
 80189a6:	4b7a      	ldr	r3, [pc, #488]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 80189a8:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 80189aa:	68bb      	ldr	r3, [r7, #8]
 80189ac:	7f9b      	ldrb	r3, [r3, #30]
 80189ae:	00db      	lsls	r3, r3, #3
 80189b0:	b2da      	uxtb	r2, r3
 80189b2:	4b77      	ldr	r3, [pc, #476]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 80189b4:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 80189b6:	68bb      	ldr	r3, [r7, #8]
 80189b8:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 80189bc:	4b74      	ldr	r3, [pc, #464]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 80189be:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 80189c0:	68bb      	ldr	r3, [r7, #8]
 80189c2:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80189c6:	2b00      	cmp	r3, #0
 80189c8:	d105      	bne.n	80189d6 <RadioSetRxGenericConfig+0x10e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 80189ca:	68bb      	ldr	r3, [r7, #8]
 80189cc:	695b      	ldr	r3, [r3, #20]
 80189ce:	b2da      	uxtb	r2, r3
 80189d0:	4b6f      	ldr	r3, [pc, #444]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 80189d2:	759a      	strb	r2, [r3, #22]
 80189d4:	e00b      	b.n	80189ee <RadioSetRxGenericConfig+0x126>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 80189d6:	68bb      	ldr	r3, [r7, #8]
 80189d8:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80189dc:	2b02      	cmp	r3, #2
 80189de:	d103      	bne.n	80189e8 <RadioSetRxGenericConfig+0x120>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 80189e0:	4b6b      	ldr	r3, [pc, #428]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 80189e2:	22ff      	movs	r2, #255	@ 0xff
 80189e4:	759a      	strb	r2, [r3, #22]
 80189e6:	e002      	b.n	80189ee <RadioSetRxGenericConfig+0x126>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 80189e8:	4b69      	ldr	r3, [pc, #420]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 80189ea:	22ff      	movs	r2, #255	@ 0xff
 80189ec:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 80189ee:	68bb      	ldr	r3, [r7, #8]
 80189f0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80189f4:	2b02      	cmp	r3, #2
 80189f6:	d004      	beq.n	8018a02 <RadioSetRxGenericConfig+0x13a>
 80189f8:	68bb      	ldr	r3, [r7, #8]
 80189fa:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80189fe:	2b02      	cmp	r3, #2
 8018a00:	d12d      	bne.n	8018a5e <RadioSetRxGenericConfig+0x196>
          if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8018a02:	68bb      	ldr	r3, [r7, #8]
 8018a04:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8018a08:	2bf1      	cmp	r3, #241	@ 0xf1
 8018a0a:	d00c      	beq.n	8018a26 <RadioSetRxGenericConfig+0x15e>
 8018a0c:	68bb      	ldr	r3, [r7, #8]
 8018a0e:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8018a12:	2bf2      	cmp	r3, #242	@ 0xf2
 8018a14:	d007      	beq.n	8018a26 <RadioSetRxGenericConfig+0x15e>
 8018a16:	68bb      	ldr	r3, [r7, #8]
 8018a18:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8018a1c:	2b01      	cmp	r3, #1
 8018a1e:	d002      	beq.n	8018a26 <RadioSetRxGenericConfig+0x15e>
            return -1;
 8018a20:	f04f 33ff 	mov.w	r3, #4294967295
 8018a24:	e10c      	b.n	8018c40 <RadioSetRxGenericConfig+0x378>
          ConfigGeneric.rtx = CONFIG_RX;
 8018a26:	2300      	movs	r3, #0
 8018a28:	773b      	strb	r3, [r7, #28]
          ConfigGeneric.RxConfig = config;
 8018a2a:	68bb      	ldr	r3, [r7, #8]
 8018a2c:	61bb      	str	r3, [r7, #24]
          if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 8018a2e:	4b59      	ldr	r3, [pc, #356]	@ (8018b94 <RadioSetRxGenericConfig+0x2cc>)
 8018a30:	6819      	ldr	r1, [r3, #0]
 8018a32:	f107 0314 	add.w	r3, r7, #20
 8018a36:	4a58      	ldr	r2, [pc, #352]	@ (8018b98 <RadioSetRxGenericConfig+0x2d0>)
 8018a38:	4618      	mov	r0, r3
 8018a3a:	f001 fd1b 	bl	801a474 <RFW_Init>
 8018a3e:	4603      	mov	r3, r0
 8018a40:	2b00      	cmp	r3, #0
 8018a42:	d002      	beq.n	8018a4a <RadioSetRxGenericConfig+0x182>
            return -1;
 8018a44:	f04f 33ff 	mov.w	r3, #4294967295
 8018a48:	e0fa      	b.n	8018c40 <RadioSetRxGenericConfig+0x378>
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8018a4a:	4b51      	ldr	r3, [pc, #324]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018a4c:	2200      	movs	r2, #0
 8018a4e:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8018a50:	4b4f      	ldr	r3, [pc, #316]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018a52:	2201      	movs	r2, #1
 8018a54:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8018a56:	4b4e      	ldr	r3, [pc, #312]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018a58:	2200      	movs	r2, #0
 8018a5a:	755a      	strb	r2, [r3, #21]
        {
 8018a5c:	e00e      	b.n	8018a7c <RadioSetRxGenericConfig+0x1b4>
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8018a5e:	68bb      	ldr	r3, [r7, #8]
 8018a60:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8018a64:	4b4a      	ldr	r3, [pc, #296]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018a66:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8018a68:	68bb      	ldr	r3, [r7, #8]
 8018a6a:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 8018a6e:	4b48      	ldr	r3, [pc, #288]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018a70:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 8018a72:	68bb      	ldr	r3, [r7, #8]
 8018a74:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8018a78:	4b45      	ldr	r3, [pc, #276]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018a7a:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 8018a7c:	f7ff fa45 	bl	8017f0a <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8018a80:	2000      	movs	r0, #0
 8018a82:	f7fe fbef 	bl	8017264 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8018a86:	4845      	ldr	r0, [pc, #276]	@ (8018b9c <RadioSetRxGenericConfig+0x2d4>)
 8018a88:	f001 f816 	bl	8019ab8 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8018a8c:	4844      	ldr	r0, [pc, #272]	@ (8018ba0 <RadioSetRxGenericConfig+0x2d8>)
 8018a8e:	f001 f8e1 	bl	8019c54 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8018a92:	f107 0320 	add.w	r3, r7, #32
 8018a96:	4618      	mov	r0, r3
 8018a98:	f000 fba5 	bl	80191e6 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8018a9c:	68bb      	ldr	r3, [r7, #8]
 8018a9e:	8b9b      	ldrh	r3, [r3, #28]
 8018aa0:	4618      	mov	r0, r3
 8018aa2:	f000 fbef 	bl	8019284 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 8018aa6:	68bb      	ldr	r3, [r7, #8]
 8018aa8:	8b1b      	ldrh	r3, [r3, #24]
 8018aaa:	4618      	mov	r0, r3
 8018aac:	f000 fbca 	bl	8019244 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 8018ab0:	683b      	ldr	r3, [r7, #0]
 8018ab2:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8018ab6:	fb03 f202 	mul.w	r2, r3, r2
 8018aba:	68bb      	ldr	r3, [r7, #8]
 8018abc:	689b      	ldr	r3, [r3, #8]
 8018abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8018ac2:	4a33      	ldr	r2, [pc, #204]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018ac4:	6093      	str	r3, [r2, #8]
        break;
 8018ac6:	e0ba      	b.n	8018c3e <RadioSetRxGenericConfig+0x376>
        if( config->lora.PreambleLen == 0 )
 8018ac8:	68bb      	ldr	r3, [r7, #8]
 8018aca:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8018acc:	2b00      	cmp	r3, #0
 8018ace:	d102      	bne.n	8018ad6 <RadioSetRxGenericConfig+0x20e>
            return -1;
 8018ad0:	f04f 33ff 	mov.w	r3, #4294967295
 8018ad4:	e0b4      	b.n	8018c40 <RadioSetRxGenericConfig+0x378>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8018ad6:	68bb      	ldr	r3, [r7, #8]
 8018ad8:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8018adc:	2b01      	cmp	r3, #1
 8018ade:	d104      	bne.n	8018aea <RadioSetRxGenericConfig+0x222>
            MaxPayloadLength = config->fsk.MaxPayloadLength;
 8018ae0:	68bb      	ldr	r3, [r7, #8]
 8018ae2:	695b      	ldr	r3, [r3, #20]
 8018ae4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8018ae8:	e002      	b.n	8018af0 <RadioSetRxGenericConfig+0x228>
            MaxPayloadLength = 0xFF;
 8018aea:	23ff      	movs	r3, #255	@ 0xff
 8018aec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8018af0:	68bb      	ldr	r3, [r7, #8]
 8018af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018af4:	2b00      	cmp	r3, #0
 8018af6:	bf14      	ite	ne
 8018af8:	2301      	movne	r3, #1
 8018afa:	2300      	moveq	r3, #0
 8018afc:	b2db      	uxtb	r3, r3
 8018afe:	4618      	mov	r0, r3
 8018b00:	f000 fd3a 	bl	8019578 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8018b04:	683b      	ldr	r3, [r7, #0]
 8018b06:	b2db      	uxtb	r3, r3
 8018b08:	4618      	mov	r0, r3
 8018b0a:	f000 fd44 	bl	8019596 <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8018b0e:	4b20      	ldr	r3, [pc, #128]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018b10:	2201      	movs	r2, #1
 8018b12:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8018b16:	68bb      	ldr	r3, [r7, #8]
 8018b18:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8018b1c:	4b1c      	ldr	r3, [pc, #112]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018b1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8018b22:	68bb      	ldr	r3, [r7, #8]
 8018b24:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 8018b28:	4b19      	ldr	r3, [pc, #100]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018b2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8018b2e:	68bb      	ldr	r3, [r7, #8]
 8018b30:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8018b34:	4b16      	ldr	r3, [pc, #88]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018b36:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 8018b3a:	68bb      	ldr	r3, [r7, #8]
 8018b3c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8018b40:	2b02      	cmp	r3, #2
 8018b42:	d010      	beq.n	8018b66 <RadioSetRxGenericConfig+0x29e>
 8018b44:	2b02      	cmp	r3, #2
 8018b46:	dc2d      	bgt.n	8018ba4 <RadioSetRxGenericConfig+0x2dc>
 8018b48:	2b00      	cmp	r3, #0
 8018b4a:	d002      	beq.n	8018b52 <RadioSetRxGenericConfig+0x28a>
 8018b4c:	2b01      	cmp	r3, #1
 8018b4e:	d005      	beq.n	8018b5c <RadioSetRxGenericConfig+0x294>
            break;
 8018b50:	e028      	b.n	8018ba4 <RadioSetRxGenericConfig+0x2dc>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8018b52:	4b0f      	ldr	r3, [pc, #60]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018b54:	2200      	movs	r2, #0
 8018b56:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8018b5a:	e024      	b.n	8018ba6 <RadioSetRxGenericConfig+0x2de>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8018b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018b5e:	2201      	movs	r2, #1
 8018b60:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8018b64:	e01f      	b.n	8018ba6 <RadioSetRxGenericConfig+0x2de>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8018b66:	68bb      	ldr	r3, [r7, #8]
 8018b68:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8018b6c:	2b0b      	cmp	r3, #11
 8018b6e:	d004      	beq.n	8018b7a <RadioSetRxGenericConfig+0x2b2>
 8018b70:	68bb      	ldr	r3, [r7, #8]
 8018b72:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8018b76:	2b0c      	cmp	r3, #12
 8018b78:	d104      	bne.n	8018b84 <RadioSetRxGenericConfig+0x2bc>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8018b7a:	4b05      	ldr	r3, [pc, #20]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018b7c:	2201      	movs	r2, #1
 8018b7e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8018b82:	e010      	b.n	8018ba6 <RadioSetRxGenericConfig+0x2de>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8018b84:	4b02      	ldr	r3, [pc, #8]	@ (8018b90 <RadioSetRxGenericConfig+0x2c8>)
 8018b86:	2200      	movs	r2, #0
 8018b88:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8018b8c:	e00b      	b.n	8018ba6 <RadioSetRxGenericConfig+0x2de>
 8018b8e:	bf00      	nop
 8018b90:	20001cf4 	.word	0x20001cf4
 8018b94:	20001cf0 	.word	0x20001cf0
 8018b98:	20001d68 	.word	0x20001d68
 8018b9c:	20001d2c 	.word	0x20001d2c
 8018ba0:	20001d02 	.word	0x20001d02
            break;
 8018ba4:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8018ba6:	4b28      	ldr	r3, [pc, #160]	@ (8018c48 <RadioSetRxGenericConfig+0x380>)
 8018ba8:	2201      	movs	r2, #1
 8018baa:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8018bac:	68bb      	ldr	r3, [r7, #8]
 8018bae:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 8018bb0:	4b25      	ldr	r3, [pc, #148]	@ (8018c48 <RadioSetRxGenericConfig+0x380>)
 8018bb2:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8018bb4:	68bb      	ldr	r3, [r7, #8]
 8018bb6:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 8018bba:	4b23      	ldr	r3, [pc, #140]	@ (8018c48 <RadioSetRxGenericConfig+0x380>)
 8018bbc:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8018bbe:	4a22      	ldr	r2, [pc, #136]	@ (8018c48 <RadioSetRxGenericConfig+0x380>)
 8018bc0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8018bc4:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8018bc6:	68bb      	ldr	r3, [r7, #8]
 8018bc8:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 8018bcc:	4b1e      	ldr	r3, [pc, #120]	@ (8018c48 <RadioSetRxGenericConfig+0x380>)
 8018bce:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8018bd2:	68bb      	ldr	r3, [r7, #8]
 8018bd4:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 8018bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8018c48 <RadioSetRxGenericConfig+0x380>)
 8018bda:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        RadioStandby( );
 8018bde:	f7ff f994 	bl	8017f0a <RadioStandby>
        RadioSetModem( MODEM_LORA );
 8018be2:	2001      	movs	r0, #1
 8018be4:	f7fe fb3e 	bl	8017264 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8018be8:	4818      	ldr	r0, [pc, #96]	@ (8018c4c <RadioSetRxGenericConfig+0x384>)
 8018bea:	f000 ff65 	bl	8019ab8 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8018bee:	4818      	ldr	r0, [pc, #96]	@ (8018c50 <RadioSetRxGenericConfig+0x388>)
 8018bf0:	f001 f830 	bl	8019c54 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8018bf4:	4b14      	ldr	r3, [pc, #80]	@ (8018c48 <RadioSetRxGenericConfig+0x380>)
 8018bf6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8018bfa:	2b01      	cmp	r3, #1
 8018bfc:	d10d      	bne.n	8018c1a <RadioSetRxGenericConfig+0x352>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8018bfe:	f240 7036 	movw	r0, #1846	@ 0x736
 8018c02:	f001 f981 	bl	8019f08 <SUBGRF_ReadRegister>
 8018c06:	4603      	mov	r3, r0
 8018c08:	f023 0304 	bic.w	r3, r3, #4
 8018c0c:	b2db      	uxtb	r3, r3
 8018c0e:	4619      	mov	r1, r3
 8018c10:	f240 7036 	movw	r0, #1846	@ 0x736
 8018c14:	f001 f964 	bl	8019ee0 <SUBGRF_WriteRegister>
 8018c18:	e00c      	b.n	8018c34 <RadioSetRxGenericConfig+0x36c>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8018c1a:	f240 7036 	movw	r0, #1846	@ 0x736
 8018c1e:	f001 f973 	bl	8019f08 <SUBGRF_ReadRegister>
 8018c22:	4603      	mov	r3, r0
 8018c24:	f043 0304 	orr.w	r3, r3, #4
 8018c28:	b2db      	uxtb	r3, r3
 8018c2a:	4619      	mov	r1, r3
 8018c2c:	f240 7036 	movw	r0, #1846	@ 0x736
 8018c30:	f001 f956 	bl	8019ee0 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 8018c34:	4b04      	ldr	r3, [pc, #16]	@ (8018c48 <RadioSetRxGenericConfig+0x380>)
 8018c36:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8018c3a:	609a      	str	r2, [r3, #8]
        break;
 8018c3c:	bf00      	nop
    }
    return status;
 8018c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8018c40:	4618      	mov	r0, r3
 8018c42:	3730      	adds	r7, #48	@ 0x30
 8018c44:	46bd      	mov	sp, r7
 8018c46:	bd80      	pop	{r7, pc}
 8018c48:	20001cf4 	.word	0x20001cf4
 8018c4c:	20001d2c 	.word	0x20001d2c
 8018c50:	20001d02 	.word	0x20001d02

08018c54 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 8018c54:	b580      	push	{r7, lr}
 8018c56:	b08e      	sub	sp, #56	@ 0x38
 8018c58:	af00      	add	r7, sp, #0
 8018c5a:	60b9      	str	r1, [r7, #8]
 8018c5c:	607b      	str	r3, [r7, #4]
 8018c5e:	4603      	mov	r3, r0
 8018c60:	73fb      	strb	r3, [r7, #15]
 8018c62:	4613      	mov	r3, r2
 8018c64:	73bb      	strb	r3, [r7, #14]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 8018c66:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8018c6a:	2200      	movs	r2, #0
 8018c6c:	601a      	str	r2, [r3, #0]
 8018c6e:	605a      	str	r2, [r3, #4]
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8018c70:	f001 fc0d 	bl	801a48e <RFW_DeInit>
    switch( modem )
 8018c74:	7bfb      	ldrb	r3, [r7, #15]
 8018c76:	2b03      	cmp	r3, #3
 8018c78:	f200 8205 	bhi.w	8019086 <RadioSetTxGenericConfig+0x432>
 8018c7c:	a201      	add	r2, pc, #4	@ (adr r2, 8018c84 <RadioSetTxGenericConfig+0x30>)
 8018c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018c82:	bf00      	nop
 8018c84:	08018e09 	.word	0x08018e09
 8018c88:	08018f51 	.word	0x08018f51
 8018c8c:	08019049 	.word	0x08019049
 8018c90:	08018c95 	.word	0x08018c95
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 8018c94:	68bb      	ldr	r3, [r7, #8]
 8018c96:	7c9b      	ldrb	r3, [r3, #18]
 8018c98:	2b08      	cmp	r3, #8
 8018c9a:	d902      	bls.n	8018ca2 <RadioSetTxGenericConfig+0x4e>
        {
            return -1;
 8018c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8018ca0:	e206      	b.n	80190b0 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
          RADIO_MEMCPY8(syncword, config->msk.SyncWord, config->msk.SyncWordLength);
 8018ca2:	68bb      	ldr	r3, [r7, #8]
 8018ca4:	6899      	ldr	r1, [r3, #8]
 8018ca6:	68bb      	ldr	r3, [r7, #8]
 8018ca8:	7c9b      	ldrb	r3, [r3, #18]
 8018caa:	461a      	mov	r2, r3
 8018cac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8018cb0:	4618      	mov	r0, r3
 8018cb2:	f001 fcdf 	bl	801a674 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 8018cb6:	68bb      	ldr	r3, [r7, #8]
 8018cb8:	681b      	ldr	r3, [r3, #0]
 8018cba:	2b00      	cmp	r3, #0
 8018cbc:	d102      	bne.n	8018cc4 <RadioSetTxGenericConfig+0x70>
        {
            return -1;
 8018cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8018cc2:	e1f5      	b.n	80190b0 <RadioSetTxGenericConfig+0x45c>
        }
        else if (config->msk.BitRate<= 10000)
 8018cc4:	68bb      	ldr	r3, [r7, #8]
 8018cc6:	681b      	ldr	r3, [r3, #0]
 8018cc8:	f242 7210 	movw	r2, #10000	@ 0x2710
 8018ccc:	4293      	cmp	r3, r2
 8018cce:	d813      	bhi.n	8018cf8 <RadioSetTxGenericConfig+0xa4>
        {
          /*max msk modulator datarate is 10kbps*/
          radio_modem= MODEM_MSK;
 8018cd0:	2302      	movs	r3, #2
 8018cd2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
          SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 8018cd6:	4b99      	ldr	r3, [pc, #612]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018cd8:	2203      	movs	r2, #3
 8018cda:	739a      	strb	r2, [r3, #14]
          SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 8018cdc:	4b97      	ldr	r3, [pc, #604]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018cde:	2203      	movs	r2, #3
 8018ce0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
          SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 8018ce4:	68bb      	ldr	r3, [r7, #8]
 8018ce6:	681b      	ldr	r3, [r3, #0]
 8018ce8:	4a94      	ldr	r2, [pc, #592]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018cea:	63d3      	str	r3, [r2, #60]	@ 0x3c
          SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 8018cec:	68bb      	ldr	r3, [r7, #8]
 8018cee:	7cda      	ldrb	r2, [r3, #19]
 8018cf0:	4b92      	ldr	r3, [pc, #584]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018cf2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8018cf6:	e017      	b.n	8018d28 <RadioSetTxGenericConfig+0xd4>
        }
        else
        {
          radio_modem= MODEM_FSK;
 8018cf8:	2300      	movs	r3, #0
 8018cfa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
          SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8018cfe:	4b8f      	ldr	r3, [pc, #572]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018d00:	2200      	movs	r2, #0
 8018d02:	739a      	strb	r2, [r3, #14]
          SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8018d04:	4b8d      	ldr	r3, [pc, #564]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018d06:	2200      	movs	r2, #0
 8018d08:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
          SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 8018d0c:	68bb      	ldr	r3, [r7, #8]
 8018d0e:	681b      	ldr	r3, [r3, #0]
 8018d10:	4a8a      	ldr	r2, [pc, #552]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018d12:	63d3      	str	r3, [r2, #60]	@ 0x3c
          SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 8018d14:	68bb      	ldr	r3, [r7, #8]
 8018d16:	7cda      	ldrb	r2, [r3, #19]
 8018d18:	4b88      	ldr	r3, [pc, #544]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018d1a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
          /*do msk with gfsk modulator*/
          SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate/4;
 8018d1e:	68bb      	ldr	r3, [r7, #8]
 8018d20:	681b      	ldr	r3, [r3, #0]
 8018d22:	089b      	lsrs	r3, r3, #2
 8018d24:	4a85      	ldr	r2, [pc, #532]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018d26:	6413      	str	r3, [r2, #64]	@ 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 8018d28:	68bb      	ldr	r3, [r7, #8]
 8018d2a:	685b      	ldr	r3, [r3, #4]
 8018d2c:	b29b      	uxth	r3, r3
 8018d2e:	00db      	lsls	r3, r3, #3
 8018d30:	b29a      	uxth	r2, r3
 8018d32:	4b82      	ldr	r3, [pc, #520]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018d34:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8018d36:	4b81      	ldr	r3, [pc, #516]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018d38:	2204      	movs	r2, #4
 8018d3a:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 8018d3c:	68bb      	ldr	r3, [r7, #8]
 8018d3e:	7c9b      	ldrb	r3, [r3, #18]
 8018d40:	00db      	lsls	r3, r3, #3
 8018d42:	b2da      	uxtb	r2, r3
 8018d44:	4b7d      	ldr	r3, [pc, #500]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018d46:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8018d48:	4b7c      	ldr	r3, [pc, #496]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018d4a:	2200      	movs	r2, #0
 8018d4c:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8018d4e:	68bb      	ldr	r3, [r7, #8]
 8018d50:	7d9b      	ldrb	r3, [r3, #22]
 8018d52:	2b02      	cmp	r3, #2
 8018d54:	d003      	beq.n	8018d5e <RadioSetTxGenericConfig+0x10a>
 8018d56:	68bb      	ldr	r3, [r7, #8]
 8018d58:	7d1b      	ldrb	r3, [r3, #20]
 8018d5a:	2b02      	cmp	r3, #2
 8018d5c:	d12b      	bne.n	8018db6 <RadioSetTxGenericConfig+0x162>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8018d5e:	68bb      	ldr	r3, [r7, #8]
 8018d60:	7d5b      	ldrb	r3, [r3, #21]
 8018d62:	2bf1      	cmp	r3, #241	@ 0xf1
 8018d64:	d00a      	beq.n	8018d7c <RadioSetTxGenericConfig+0x128>
 8018d66:	68bb      	ldr	r3, [r7, #8]
 8018d68:	7d5b      	ldrb	r3, [r3, #21]
 8018d6a:	2bf2      	cmp	r3, #242	@ 0xf2
 8018d6c:	d006      	beq.n	8018d7c <RadioSetTxGenericConfig+0x128>
 8018d6e:	68bb      	ldr	r3, [r7, #8]
 8018d70:	7d5b      	ldrb	r3, [r3, #21]
 8018d72:	2b01      	cmp	r3, #1
 8018d74:	d002      	beq.n	8018d7c <RadioSetTxGenericConfig+0x128>
            {
                return -1;
 8018d76:	f04f 33ff 	mov.w	r3, #4294967295
 8018d7a:	e199      	b.n	80190b0 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig= config;
 8018d7c:	68bb      	ldr	r3, [r7, #8]
 8018d7e:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 8018d80:	2301      	movs	r3, #1
 8018d82:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8018d86:	4b6e      	ldr	r3, [pc, #440]	@ (8018f40 <RadioSetTxGenericConfig+0x2ec>)
 8018d88:	6819      	ldr	r1, [r3, #0]
 8018d8a:	f107 0320 	add.w	r3, r7, #32
 8018d8e:	4a6d      	ldr	r2, [pc, #436]	@ (8018f44 <RadioSetTxGenericConfig+0x2f0>)
 8018d90:	4618      	mov	r0, r3
 8018d92:	f001 fb6f 	bl	801a474 <RFW_Init>
 8018d96:	4603      	mov	r3, r0
 8018d98:	2b00      	cmp	r3, #0
 8018d9a:	d002      	beq.n	8018da2 <RadioSetTxGenericConfig+0x14e>
            {
              return -1;
 8018d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8018da0:	e186      	b.n	80190b0 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8018da2:	4b66      	ldr	r3, [pc, #408]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018da4:	2200      	movs	r2, #0
 8018da6:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 8018da8:	4b64      	ldr	r3, [pc, #400]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018daa:	2201      	movs	r2, #1
 8018dac:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8018dae:	4b63      	ldr	r3, [pc, #396]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018db0:	2200      	movs	r2, #0
 8018db2:	755a      	strb	r2, [r3, #21]
        {
 8018db4:	e00b      	b.n	8018dce <RadioSetTxGenericConfig+0x17a>
        }
        else
        {
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 8018db6:	68bb      	ldr	r3, [r7, #8]
 8018db8:	7d5a      	ldrb	r2, [r3, #21]
 8018dba:	4b60      	ldr	r3, [pc, #384]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018dbc:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 8018dbe:	68bb      	ldr	r3, [r7, #8]
 8018dc0:	7d9a      	ldrb	r2, [r3, #22]
 8018dc2:	4b5e      	ldr	r3, [pc, #376]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018dc4:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 8018dc6:	68bb      	ldr	r3, [r7, #8]
 8018dc8:	7d1a      	ldrb	r2, [r3, #20]
 8018dca:	4b5c      	ldr	r3, [pc, #368]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018dcc:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 8018dce:	f7ff f89c 	bl	8017f0a <RadioStandby>
        RadioSetModem( radio_modem );
 8018dd2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8018dd6:	4618      	mov	r0, r3
 8018dd8:	f7fe fa44 	bl	8017264 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8018ddc:	485a      	ldr	r0, [pc, #360]	@ (8018f48 <RadioSetTxGenericConfig+0x2f4>)
 8018dde:	f000 fe6b 	bl	8019ab8 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8018de2:	485a      	ldr	r0, [pc, #360]	@ (8018f4c <RadioSetTxGenericConfig+0x2f8>)
 8018de4:	f000 ff36 	bl	8019c54 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8018de8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8018dec:	4618      	mov	r0, r3
 8018dee:	f000 f9fa 	bl	80191e6 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 8018df2:	68bb      	ldr	r3, [r7, #8]
 8018df4:	8a1b      	ldrh	r3, [r3, #16]
 8018df6:	4618      	mov	r0, r3
 8018df8:	f000 fa44 	bl	8019284 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->msk.CrcPolynomial );
 8018dfc:	68bb      	ldr	r3, [r7, #8]
 8018dfe:	899b      	ldrh	r3, [r3, #12]
 8018e00:	4618      	mov	r0, r3
 8018e02:	f000 fa1f 	bl	8019244 <SUBGRF_SetCrcPolynomial>
        break;
 8018e06:	e13f      	b.n	8019088 <RadioSetTxGenericConfig+0x434>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 8018e08:	68bb      	ldr	r3, [r7, #8]
 8018e0a:	681b      	ldr	r3, [r3, #0]
 8018e0c:	2b00      	cmp	r3, #0
 8018e0e:	d102      	bne.n	8018e16 <RadioSetTxGenericConfig+0x1c2>
        {
            return -1;
 8018e10:	f04f 33ff 	mov.w	r3, #4294967295
 8018e14:	e14c      	b.n	80190b0 <RadioSetTxGenericConfig+0x45c>
        }
        if( config->fsk.SyncWordLength > 8 )
 8018e16:	68bb      	ldr	r3, [r7, #8]
 8018e18:	7c9b      	ldrb	r3, [r3, #18]
 8018e1a:	2b08      	cmp	r3, #8
 8018e1c:	d902      	bls.n	8018e24 <RadioSetTxGenericConfig+0x1d0>
        {
            return -1;
 8018e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8018e22:	e145      	b.n	80190b0 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8(syncword, config->fsk.SyncWord, config->fsk.SyncWordLength);
 8018e24:	68bb      	ldr	r3, [r7, #8]
 8018e26:	6899      	ldr	r1, [r3, #8]
 8018e28:	68bb      	ldr	r3, [r7, #8]
 8018e2a:	7c9b      	ldrb	r3, [r3, #18]
 8018e2c:	461a      	mov	r2, r3
 8018e2e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8018e32:	4618      	mov	r0, r3
 8018e34:	f001 fc1e 	bl	801a674 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8018e38:	4b40      	ldr	r3, [pc, #256]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018e3a:	2200      	movs	r2, #0
 8018e3c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8018e40:	68bb      	ldr	r3, [r7, #8]
 8018e42:	681b      	ldr	r3, [r3, #0]
 8018e44:	4a3d      	ldr	r2, [pc, #244]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018e46:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8018e48:	68bb      	ldr	r3, [r7, #8]
 8018e4a:	7cda      	ldrb	r2, [r3, #19]
 8018e4c:	4b3b      	ldr	r3, [pc, #236]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018e4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8018e52:	68bb      	ldr	r3, [r7, #8]
 8018e54:	699b      	ldr	r3, [r3, #24]
 8018e56:	4a39      	ldr	r2, [pc, #228]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018e58:	6413      	str	r3, [r2, #64]	@ 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8018e5a:	4b38      	ldr	r3, [pc, #224]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018e5c:	2200      	movs	r2, #0
 8018e5e:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 8018e60:	68bb      	ldr	r3, [r7, #8]
 8018e62:	685b      	ldr	r3, [r3, #4]
 8018e64:	b29b      	uxth	r3, r3
 8018e66:	00db      	lsls	r3, r3, #3
 8018e68:	b29a      	uxth	r2, r3
 8018e6a:	4b34      	ldr	r3, [pc, #208]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018e6c:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8018e6e:	4b33      	ldr	r3, [pc, #204]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018e70:	2204      	movs	r2, #4
 8018e72:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8018e74:	68bb      	ldr	r3, [r7, #8]
 8018e76:	7c9b      	ldrb	r3, [r3, #18]
 8018e78:	00db      	lsls	r3, r3, #3
 8018e7a:	b2da      	uxtb	r2, r3
 8018e7c:	4b2f      	ldr	r3, [pc, #188]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018e7e:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8018e80:	4b2e      	ldr	r3, [pc, #184]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018e82:	2200      	movs	r2, #0
 8018e84:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING ) || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8018e86:	68bb      	ldr	r3, [r7, #8]
 8018e88:	7d9b      	ldrb	r3, [r3, #22]
 8018e8a:	2b02      	cmp	r3, #2
 8018e8c:	d003      	beq.n	8018e96 <RadioSetTxGenericConfig+0x242>
 8018e8e:	68bb      	ldr	r3, [r7, #8]
 8018e90:	7d1b      	ldrb	r3, [r3, #20]
 8018e92:	2b02      	cmp	r3, #2
 8018e94:	d12a      	bne.n	8018eec <RadioSetTxGenericConfig+0x298>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT ) &&( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8018e96:	68bb      	ldr	r3, [r7, #8]
 8018e98:	7d5b      	ldrb	r3, [r3, #21]
 8018e9a:	2bf1      	cmp	r3, #241	@ 0xf1
 8018e9c:	d00a      	beq.n	8018eb4 <RadioSetTxGenericConfig+0x260>
 8018e9e:	68bb      	ldr	r3, [r7, #8]
 8018ea0:	7d5b      	ldrb	r3, [r3, #21]
 8018ea2:	2bf2      	cmp	r3, #242	@ 0xf2
 8018ea4:	d006      	beq.n	8018eb4 <RadioSetTxGenericConfig+0x260>
 8018ea6:	68bb      	ldr	r3, [r7, #8]
 8018ea8:	7d5b      	ldrb	r3, [r3, #21]
 8018eaa:	2b01      	cmp	r3, #1
 8018eac:	d002      	beq.n	8018eb4 <RadioSetTxGenericConfig+0x260>
            {
                return -1;
 8018eae:	f04f 33ff 	mov.w	r3, #4294967295
 8018eb2:	e0fd      	b.n	80190b0 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 8018eb4:	2301      	movs	r3, #1
 8018eb6:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 8018eb8:	68bb      	ldr	r3, [r7, #8]
 8018eba:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8018ebc:	4b20      	ldr	r3, [pc, #128]	@ (8018f40 <RadioSetTxGenericConfig+0x2ec>)
 8018ebe:	6819      	ldr	r1, [r3, #0]
 8018ec0:	f107 0314 	add.w	r3, r7, #20
 8018ec4:	4a1f      	ldr	r2, [pc, #124]	@ (8018f44 <RadioSetTxGenericConfig+0x2f0>)
 8018ec6:	4618      	mov	r0, r3
 8018ec8:	f001 fad4 	bl	801a474 <RFW_Init>
 8018ecc:	4603      	mov	r3, r0
 8018ece:	2b00      	cmp	r3, #0
 8018ed0:	d002      	beq.n	8018ed8 <RadioSetTxGenericConfig+0x284>
            {
              return -1;
 8018ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8018ed6:	e0eb      	b.n	80190b0 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8018ed8:	4b18      	ldr	r3, [pc, #96]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018eda:	2200      	movs	r2, #0
 8018edc:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) RADIO_CRC_OFF;
 8018ede:	4b17      	ldr	r3, [pc, #92]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018ee0:	2201      	movs	r2, #1
 8018ee2:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8018ee4:	4b15      	ldr	r3, [pc, #84]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018ee6:	2200      	movs	r2, #0
 8018ee8:	755a      	strb	r2, [r3, #21]
        {
 8018eea:	e00b      	b.n	8018f04 <RadioSetTxGenericConfig+0x2b0>
        }
        else
        {
          SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8018eec:	68bb      	ldr	r3, [r7, #8]
 8018eee:	7d5a      	ldrb	r2, [r3, #21]
 8018ef0:	4b12      	ldr	r3, [pc, #72]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018ef2:	75da      	strb	r2, [r3, #23]
          SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8018ef4:	68bb      	ldr	r3, [r7, #8]
 8018ef6:	7d9a      	ldrb	r2, [r3, #22]
 8018ef8:	4b10      	ldr	r3, [pc, #64]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018efa:	761a      	strb	r2, [r3, #24]
          SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 8018efc:	68bb      	ldr	r3, [r7, #8]
 8018efe:	7d1a      	ldrb	r2, [r3, #20]
 8018f00:	4b0e      	ldr	r3, [pc, #56]	@ (8018f3c <RadioSetTxGenericConfig+0x2e8>)
 8018f02:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 8018f04:	f7ff f801 	bl	8017f0a <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8018f08:	2000      	movs	r0, #0
 8018f0a:	f7fe f9ab 	bl	8017264 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8018f0e:	480e      	ldr	r0, [pc, #56]	@ (8018f48 <RadioSetTxGenericConfig+0x2f4>)
 8018f10:	f000 fdd2 	bl	8019ab8 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8018f14:	480d      	ldr	r0, [pc, #52]	@ (8018f4c <RadioSetTxGenericConfig+0x2f8>)
 8018f16:	f000 fe9d 	bl	8019c54 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8018f1a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8018f1e:	4618      	mov	r0, r3
 8018f20:	f000 f961 	bl	80191e6 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8018f24:	68bb      	ldr	r3, [r7, #8]
 8018f26:	8a1b      	ldrh	r3, [r3, #16]
 8018f28:	4618      	mov	r0, r3
 8018f2a:	f000 f9ab 	bl	8019284 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8018f2e:	68bb      	ldr	r3, [r7, #8]
 8018f30:	899b      	ldrh	r3, [r3, #12]
 8018f32:	4618      	mov	r0, r3
 8018f34:	f000 f986 	bl	8019244 <SUBGRF_SetCrcPolynomial>
        break;
 8018f38:	e0a6      	b.n	8019088 <RadioSetTxGenericConfig+0x434>
 8018f3a:	bf00      	nop
 8018f3c:	20001cf4 	.word	0x20001cf4
 8018f40:	20001cf0 	.word	0x20001cf0
 8018f44:	20001d50 	.word	0x20001d50
 8018f48:	20001d2c 	.word	0x20001d2c
 8018f4c:	20001d02 	.word	0x20001d02
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8018f50:	4b59      	ldr	r3, [pc, #356]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 8018f52:	2201      	movs	r2, #1
 8018f54:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8018f58:	68bb      	ldr	r3, [r7, #8]
 8018f5a:	781a      	ldrb	r2, [r3, #0]
 8018f5c:	4b56      	ldr	r3, [pc, #344]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 8018f5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8018f62:	68bb      	ldr	r3, [r7, #8]
 8018f64:	785a      	ldrb	r2, [r3, #1]
 8018f66:	4b54      	ldr	r3, [pc, #336]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 8018f68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8018f6c:	68bb      	ldr	r3, [r7, #8]
 8018f6e:	789a      	ldrb	r2, [r3, #2]
 8018f70:	4b51      	ldr	r3, [pc, #324]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 8018f72:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 8018f76:	68bb      	ldr	r3, [r7, #8]
 8018f78:	78db      	ldrb	r3, [r3, #3]
 8018f7a:	2b02      	cmp	r3, #2
 8018f7c:	d010      	beq.n	8018fa0 <RadioSetTxGenericConfig+0x34c>
 8018f7e:	2b02      	cmp	r3, #2
 8018f80:	dc20      	bgt.n	8018fc4 <RadioSetTxGenericConfig+0x370>
 8018f82:	2b00      	cmp	r3, #0
 8018f84:	d002      	beq.n	8018f8c <RadioSetTxGenericConfig+0x338>
 8018f86:	2b01      	cmp	r3, #1
 8018f88:	d005      	beq.n	8018f96 <RadioSetTxGenericConfig+0x342>
            {
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
          default:
            break;
 8018f8a:	e01b      	b.n	8018fc4 <RadioSetTxGenericConfig+0x370>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8018f8c:	4b4a      	ldr	r3, [pc, #296]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 8018f8e:	2200      	movs	r2, #0
 8018f90:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8018f94:	e017      	b.n	8018fc6 <RadioSetTxGenericConfig+0x372>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8018f96:	4b48      	ldr	r3, [pc, #288]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 8018f98:	2201      	movs	r2, #1
 8018f9a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8018f9e:	e012      	b.n	8018fc6 <RadioSetTxGenericConfig+0x372>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8018fa0:	68bb      	ldr	r3, [r7, #8]
 8018fa2:	781b      	ldrb	r3, [r3, #0]
 8018fa4:	2b0b      	cmp	r3, #11
 8018fa6:	d003      	beq.n	8018fb0 <RadioSetTxGenericConfig+0x35c>
 8018fa8:	68bb      	ldr	r3, [r7, #8]
 8018faa:	781b      	ldrb	r3, [r3, #0]
 8018fac:	2b0c      	cmp	r3, #12
 8018fae:	d104      	bne.n	8018fba <RadioSetTxGenericConfig+0x366>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8018fb0:	4b41      	ldr	r3, [pc, #260]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 8018fb2:	2201      	movs	r2, #1
 8018fb4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8018fb8:	e005      	b.n	8018fc6 <RadioSetTxGenericConfig+0x372>
              SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8018fba:	4b3f      	ldr	r3, [pc, #252]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 8018fbc:	2200      	movs	r2, #0
 8018fbe:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8018fc2:	e000      	b.n	8018fc6 <RadioSetTxGenericConfig+0x372>
            break;
 8018fc4:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8018fc6:	4b3c      	ldr	r3, [pc, #240]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 8018fc8:	2201      	movs	r2, #1
 8018fca:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8018fcc:	68bb      	ldr	r3, [r7, #8]
 8018fce:	889a      	ldrh	r2, [r3, #4]
 8018fd0:	4b39      	ldr	r3, [pc, #228]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 8018fd2:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8018fd4:	68bb      	ldr	r3, [r7, #8]
 8018fd6:	799a      	ldrb	r2, [r3, #6]
 8018fd8:	4b37      	ldr	r3, [pc, #220]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 8018fda:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8018fdc:	68bb      	ldr	r3, [r7, #8]
 8018fde:	79da      	ldrb	r2, [r3, #7]
 8018fe0:	4b35      	ldr	r3, [pc, #212]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 8018fe2:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8018fe6:	68bb      	ldr	r3, [r7, #8]
 8018fe8:	7a1a      	ldrb	r2, [r3, #8]
 8018fea:	4b33      	ldr	r3, [pc, #204]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 8018fec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        RadioStandby( );
 8018ff0:	f7fe ff8b 	bl	8017f0a <RadioStandby>
        RadioSetModem( MODEM_LORA );
 8018ff4:	2001      	movs	r0, #1
 8018ff6:	f7fe f935 	bl	8017264 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8018ffa:	4830      	ldr	r0, [pc, #192]	@ (80190bc <RadioSetTxGenericConfig+0x468>)
 8018ffc:	f000 fd5c 	bl	8019ab8 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019000:	482f      	ldr	r0, [pc, #188]	@ (80190c0 <RadioSetTxGenericConfig+0x46c>)
 8019002:	f000 fe27 	bl	8019c54 <SUBGRF_SetPacketParams>

        // WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8019006:	4b2c      	ldr	r3, [pc, #176]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 8019008:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801900c:	2b06      	cmp	r3, #6
 801900e:	d10d      	bne.n	801902c <RadioSetTxGenericConfig+0x3d8>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8019010:	f640 0089 	movw	r0, #2185	@ 0x889
 8019014:	f000 ff78 	bl	8019f08 <SUBGRF_ReadRegister>
 8019018:	4603      	mov	r3, r0
 801901a:	f023 0304 	bic.w	r3, r3, #4
 801901e:	b2db      	uxtb	r3, r3
 8019020:	4619      	mov	r1, r3
 8019022:	f640 0089 	movw	r0, #2185	@ 0x889
 8019026:	f000 ff5b 	bl	8019ee0 <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        // WORKAROUND END
        break;
 801902a:	e02d      	b.n	8019088 <RadioSetTxGenericConfig+0x434>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801902c:	f640 0089 	movw	r0, #2185	@ 0x889
 8019030:	f000 ff6a 	bl	8019f08 <SUBGRF_ReadRegister>
 8019034:	4603      	mov	r3, r0
 8019036:	f043 0304 	orr.w	r3, r3, #4
 801903a:	b2db      	uxtb	r3, r3
 801903c:	4619      	mov	r1, r3
 801903e:	f640 0089 	movw	r0, #2185	@ 0x889
 8019042:	f000 ff4d 	bl	8019ee0 <SUBGRF_WriteRegister>
        break;
 8019046:	e01f      	b.n	8019088 <RadioSetTxGenericConfig+0x434>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 8019048:	68bb      	ldr	r3, [r7, #8]
 801904a:	681b      	ldr	r3, [r3, #0]
 801904c:	2b00      	cmp	r3, #0
 801904e:	d004      	beq.n	801905a <RadioSetTxGenericConfig+0x406>
 8019050:	68bb      	ldr	r3, [r7, #8]
 8019052:	681b      	ldr	r3, [r3, #0]
 8019054:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8019058:	d902      	bls.n	8019060 <RadioSetTxGenericConfig+0x40c>
        {
            return -1;
 801905a:	f04f 33ff 	mov.w	r3, #4294967295
 801905e:	e027      	b.n	80190b0 <RadioSetTxGenericConfig+0x45c>
        }
        RadioSetModem( MODEM_BPSK );
 8019060:	2003      	movs	r0, #3
 8019062:	f7fe f8ff 	bl	8017264 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8019066:	4b14      	ldr	r3, [pc, #80]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 8019068:	2202      	movs	r2, #2
 801906a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 801906e:	68bb      	ldr	r3, [r7, #8]
 8019070:	681b      	ldr	r3, [r3, #0]
 8019072:	4a11      	ldr	r2, [pc, #68]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 8019074:	6493      	str	r3, [r2, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8019076:	4b10      	ldr	r3, [pc, #64]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 8019078:	2216      	movs	r2, #22
 801907a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801907e:	480f      	ldr	r0, [pc, #60]	@ (80190bc <RadioSetTxGenericConfig+0x468>)
 8019080:	f000 fd1a 	bl	8019ab8 <SUBGRF_SetModulationParams>
        break;
 8019084:	e000      	b.n	8019088 <RadioSetTxGenericConfig+0x434>
    default:
        break;
 8019086:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8019088:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801908c:	4618      	mov	r0, r3
 801908e:	f001 f843 	bl	801a118 <SUBGRF_SetRfTxPower>
 8019092:	4603      	mov	r3, r0
 8019094:	461a      	mov	r2, r3
 8019096:	4b08      	ldr	r3, [pc, #32]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 8019098:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801909c:	4b06      	ldr	r3, [pc, #24]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 801909e:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80190a2:	4618      	mov	r0, r3
 80190a4:	f001 fa07 	bl	801a4b6 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 80190a8:	4a03      	ldr	r2, [pc, #12]	@ (80190b8 <RadioSetTxGenericConfig+0x464>)
 80190aa:	687b      	ldr	r3, [r7, #4]
 80190ac:	6053      	str	r3, [r2, #4]
    return 0;
 80190ae:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 80190b0:	4618      	mov	r0, r3
 80190b2:	3738      	adds	r7, #56	@ 0x38
 80190b4:	46bd      	mov	sp, r7
 80190b6:	bd80      	pop	{r7, pc}
 80190b8:	20001cf4 	.word	0x20001cf4
 80190bc:	20001d2c 	.word	0x20001d2c
 80190c0:	20001d02 	.word	0x20001d02

080190c4 <SUBGRF_Init>:
static void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size );

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 80190c4:	b580      	push	{r7, lr}
 80190c6:	b084      	sub	sp, #16
 80190c8:	af00      	add	r7, sp, #0
 80190ca:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 80190cc:	687b      	ldr	r3, [r7, #4]
 80190ce:	2b00      	cmp	r3, #0
 80190d0:	d002      	beq.n	80190d8 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 80190d2:	4a1a      	ldr	r2, [pc, #104]	@ (801913c <SUBGRF_Init+0x78>)
 80190d4:	687b      	ldr	r3, [r7, #4]
 80190d6:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 80190d8:	f7e8 feba 	bl	8001e50 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 80190dc:	2002      	movs	r0, #2
 80190de:	f001 f8e7 	bl	801a2b0 <Radio_SMPS_Set>

    ImageCalibrated = false;
 80190e2:	4b17      	ldr	r3, [pc, #92]	@ (8019140 <SUBGRF_Init+0x7c>)
 80190e4:	2200      	movs	r2, #0
 80190e6:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 80190e8:	2000      	movs	r0, #0
 80190ea:	f000 f979 	bl	80193e0 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 80190ee:	f7f1 fd8f 	bl	800ac10 <RBI_IsTCXO>
 80190f2:	4603      	mov	r3, r0
 80190f4:	2b01      	cmp	r3, #1
 80190f6:	d10e      	bne.n	8019116 <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 80190f8:	2140      	movs	r1, #64	@ 0x40
 80190fa:	2001      	movs	r0, #1
 80190fc:	f000 fb80 	bl	8019800 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8019100:	2100      	movs	r1, #0
 8019102:	f640 1011 	movw	r0, #2321	@ 0x911
 8019106:	f000 feeb 	bl	8019ee0 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801910a:	237f      	movs	r3, #127	@ 0x7f
 801910c:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801910e:	7b38      	ldrb	r0, [r7, #12]
 8019110:	f000 fa87 	bl	8019622 <SUBGRF_Calibrate>
 8019114:	e009      	b.n	801912a <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8019116:	2120      	movs	r1, #32
 8019118:	f640 1011 	movw	r0, #2321	@ 0x911
 801911c:	f000 fee0 	bl	8019ee0 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8019120:	2120      	movs	r1, #32
 8019122:	f640 1012 	movw	r0, #2322	@ 0x912
 8019126:	f000 fedb 	bl	8019ee0 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 801912a:	f7f1 fd55 	bl	800abd8 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801912e:	4b05      	ldr	r3, [pc, #20]	@ (8019144 <SUBGRF_Init+0x80>)
 8019130:	2201      	movs	r2, #1
 8019132:	701a      	strb	r2, [r3, #0]
}
 8019134:	bf00      	nop
 8019136:	3710      	adds	r7, #16
 8019138:	46bd      	mov	sp, r7
 801913a:	bd80      	pop	{r7, pc}
 801913c:	20001d8c 	.word	0x20001d8c
 8019140:	20001d88 	.word	0x20001d88
 8019144:	20001d80 	.word	0x20001d80

08019148 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 8019148:	b480      	push	{r7}
 801914a:	af00      	add	r7, sp, #0
    return OperatingMode;
 801914c:	4b02      	ldr	r3, [pc, #8]	@ (8019158 <SUBGRF_GetOperatingMode+0x10>)
 801914e:	781b      	ldrb	r3, [r3, #0]
}
 8019150:	4618      	mov	r0, r3
 8019152:	46bd      	mov	sp, r7
 8019154:	bc80      	pop	{r7}
 8019156:	4770      	bx	lr
 8019158:	20001d80 	.word	0x20001d80

0801915c <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801915c:	b580      	push	{r7, lr}
 801915e:	b082      	sub	sp, #8
 8019160:	af00      	add	r7, sp, #0
 8019162:	6078      	str	r0, [r7, #4]
 8019164:	460b      	mov	r3, r1
 8019166:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8019168:	78fb      	ldrb	r3, [r7, #3]
 801916a:	461a      	mov	r2, r3
 801916c:	6879      	ldr	r1, [r7, #4]
 801916e:	2000      	movs	r0, #0
 8019170:	f000 ff22 	bl	8019fb8 <SUBGRF_WriteBuffer>
}
 8019174:	bf00      	nop
 8019176:	3708      	adds	r7, #8
 8019178:	46bd      	mov	sp, r7
 801917a:	bd80      	pop	{r7, pc}

0801917c <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801917c:	b580      	push	{r7, lr}
 801917e:	b086      	sub	sp, #24
 8019180:	af00      	add	r7, sp, #0
 8019182:	60f8      	str	r0, [r7, #12]
 8019184:	60b9      	str	r1, [r7, #8]
 8019186:	4613      	mov	r3, r2
 8019188:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801918a:	2300      	movs	r3, #0
 801918c:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801918e:	f107 0317 	add.w	r3, r7, #23
 8019192:	4619      	mov	r1, r3
 8019194:	68b8      	ldr	r0, [r7, #8]
 8019196:	f000 fe25 	bl	8019de4 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801919a:	68bb      	ldr	r3, [r7, #8]
 801919c:	781b      	ldrb	r3, [r3, #0]
 801919e:	79fa      	ldrb	r2, [r7, #7]
 80191a0:	429a      	cmp	r2, r3
 80191a2:	d201      	bcs.n	80191a8 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 80191a4:	2301      	movs	r3, #1
 80191a6:	e007      	b.n	80191b8 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 80191a8:	7df8      	ldrb	r0, [r7, #23]
 80191aa:	68bb      	ldr	r3, [r7, #8]
 80191ac:	781b      	ldrb	r3, [r3, #0]
 80191ae:	461a      	mov	r2, r3
 80191b0:	68f9      	ldr	r1, [r7, #12]
 80191b2:	f000 ff23 	bl	8019ffc <SUBGRF_ReadBuffer>

    return 0;
 80191b6:	2300      	movs	r3, #0
}
 80191b8:	4618      	mov	r0, r3
 80191ba:	3718      	adds	r7, #24
 80191bc:	46bd      	mov	sp, r7
 80191be:	bd80      	pop	{r7, pc}

080191c0 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 80191c0:	b580      	push	{r7, lr}
 80191c2:	b084      	sub	sp, #16
 80191c4:	af00      	add	r7, sp, #0
 80191c6:	60f8      	str	r0, [r7, #12]
 80191c8:	460b      	mov	r3, r1
 80191ca:	607a      	str	r2, [r7, #4]
 80191cc:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 80191ce:	7afb      	ldrb	r3, [r7, #11]
 80191d0:	4619      	mov	r1, r3
 80191d2:	68f8      	ldr	r0, [r7, #12]
 80191d4:	f7ff ffc2 	bl	801915c <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 80191d8:	6878      	ldr	r0, [r7, #4]
 80191da:	f000 f91d 	bl	8019418 <SUBGRF_SetTx>
}
 80191de:	bf00      	nop
 80191e0:	3710      	adds	r7, #16
 80191e2:	46bd      	mov	sp, r7
 80191e4:	bd80      	pop	{r7, pc}

080191e6 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 80191e6:	b580      	push	{r7, lr}
 80191e8:	b082      	sub	sp, #8
 80191ea:	af00      	add	r7, sp, #0
 80191ec:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 80191ee:	2208      	movs	r2, #8
 80191f0:	6879      	ldr	r1, [r7, #4]
 80191f2:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 80191f6:	f000 fe9b 	bl	8019f30 <SUBGRF_WriteRegisters>
    return 0;
 80191fa:	2300      	movs	r3, #0
}
 80191fc:	4618      	mov	r0, r3
 80191fe:	3708      	adds	r7, #8
 8019200:	46bd      	mov	sp, r7
 8019202:	bd80      	pop	{r7, pc}

08019204 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 8019204:	b580      	push	{r7, lr}
 8019206:	b084      	sub	sp, #16
 8019208:	af00      	add	r7, sp, #0
 801920a:	4603      	mov	r3, r0
 801920c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801920e:	88fb      	ldrh	r3, [r7, #6]
 8019210:	0a1b      	lsrs	r3, r3, #8
 8019212:	b29b      	uxth	r3, r3
 8019214:	b2db      	uxtb	r3, r3
 8019216:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8019218:	88fb      	ldrh	r3, [r7, #6]
 801921a:	b2db      	uxtb	r3, r3
 801921c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801921e:	f000 fb73 	bl	8019908 <SUBGRF_GetPacketType>
 8019222:	4603      	mov	r3, r0
 8019224:	2b00      	cmp	r3, #0
 8019226:	d108      	bne.n	801923a <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8019228:	f107 030c 	add.w	r3, r7, #12
 801922c:	2202      	movs	r2, #2
 801922e:	4619      	mov	r1, r3
 8019230:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 8019234:	f000 fe7c 	bl	8019f30 <SUBGRF_WriteRegisters>
            break;
 8019238:	e000      	b.n	801923c <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801923a:	bf00      	nop
    }
}
 801923c:	bf00      	nop
 801923e:	3710      	adds	r7, #16
 8019240:	46bd      	mov	sp, r7
 8019242:	bd80      	pop	{r7, pc}

08019244 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 8019244:	b580      	push	{r7, lr}
 8019246:	b084      	sub	sp, #16
 8019248:	af00      	add	r7, sp, #0
 801924a:	4603      	mov	r3, r0
 801924c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801924e:	88fb      	ldrh	r3, [r7, #6]
 8019250:	0a1b      	lsrs	r3, r3, #8
 8019252:	b29b      	uxth	r3, r3
 8019254:	b2db      	uxtb	r3, r3
 8019256:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8019258:	88fb      	ldrh	r3, [r7, #6]
 801925a:	b2db      	uxtb	r3, r3
 801925c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801925e:	f000 fb53 	bl	8019908 <SUBGRF_GetPacketType>
 8019262:	4603      	mov	r3, r0
 8019264:	2b00      	cmp	r3, #0
 8019266:	d108      	bne.n	801927a <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8019268:	f107 030c 	add.w	r3, r7, #12
 801926c:	2202      	movs	r2, #2
 801926e:	4619      	mov	r1, r3
 8019270:	f240 60be 	movw	r0, #1726	@ 0x6be
 8019274:	f000 fe5c 	bl	8019f30 <SUBGRF_WriteRegisters>
            break;
 8019278:	e000      	b.n	801927c <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801927a:	bf00      	nop
    }
}
 801927c:	bf00      	nop
 801927e:	3710      	adds	r7, #16
 8019280:	46bd      	mov	sp, r7
 8019282:	bd80      	pop	{r7, pc}

08019284 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 8019284:	b580      	push	{r7, lr}
 8019286:	b084      	sub	sp, #16
 8019288:	af00      	add	r7, sp, #0
 801928a:	4603      	mov	r3, r0
 801928c:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801928e:	2300      	movs	r3, #0
 8019290:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 8019292:	f000 fb39 	bl	8019908 <SUBGRF_GetPacketType>
 8019296:	4603      	mov	r3, r0
 8019298:	2b00      	cmp	r3, #0
 801929a:	d121      	bne.n	80192e0 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801929c:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 80192a0:	f000 fe32 	bl	8019f08 <SUBGRF_ReadRegister>
 80192a4:	4603      	mov	r3, r0
 80192a6:	f023 0301 	bic.w	r3, r3, #1
 80192aa:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 80192ac:	88fb      	ldrh	r3, [r7, #6]
 80192ae:	0a1b      	lsrs	r3, r3, #8
 80192b0:	b29b      	uxth	r3, r3
 80192b2:	b25b      	sxtb	r3, r3
 80192b4:	f003 0301 	and.w	r3, r3, #1
 80192b8:	b25a      	sxtb	r2, r3
 80192ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80192be:	4313      	orrs	r3, r2
 80192c0:	b25b      	sxtb	r3, r3
 80192c2:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 80192c4:	7bfb      	ldrb	r3, [r7, #15]
 80192c6:	4619      	mov	r1, r3
 80192c8:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 80192cc:	f000 fe08 	bl	8019ee0 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 80192d0:	88fb      	ldrh	r3, [r7, #6]
 80192d2:	b2db      	uxtb	r3, r3
 80192d4:	4619      	mov	r1, r3
 80192d6:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 80192da:	f000 fe01 	bl	8019ee0 <SUBGRF_WriteRegister>
            break;
 80192de:	e000      	b.n	80192e2 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 80192e0:	bf00      	nop
    }
}
 80192e2:	bf00      	nop
 80192e4:	3710      	adds	r7, #16
 80192e6:	46bd      	mov	sp, r7
 80192e8:	bd80      	pop	{r7, pc}

080192ea <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 80192ea:	b580      	push	{r7, lr}
 80192ec:	b082      	sub	sp, #8
 80192ee:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 80192f0:	2300      	movs	r3, #0
 80192f2:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 80192f4:	2300      	movs	r3, #0
 80192f6:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 80192f8:	2300      	movs	r3, #0
 80192fa:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 80192fc:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8019300:	f000 fe02 	bl	8019f08 <SUBGRF_ReadRegister>
 8019304:	4603      	mov	r3, r0
 8019306:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 8019308:	79fb      	ldrb	r3, [r7, #7]
 801930a:	f023 0301 	bic.w	r3, r3, #1
 801930e:	b2db      	uxtb	r3, r3
 8019310:	4619      	mov	r1, r3
 8019312:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8019316:	f000 fde3 	bl	8019ee0 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801931a:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801931e:	f000 fdf3 	bl	8019f08 <SUBGRF_ReadRegister>
 8019322:	4603      	mov	r3, r0
 8019324:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8019326:	79bb      	ldrb	r3, [r7, #6]
 8019328:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801932c:	b2db      	uxtb	r3, r3
 801932e:	4619      	mov	r1, r3
 8019330:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8019334:	f000 fdd4 	bl	8019ee0 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8019338:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801933c:	f000 f88c 	bl	8019458 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8019340:	463b      	mov	r3, r7
 8019342:	2204      	movs	r2, #4
 8019344:	4619      	mov	r1, r3
 8019346:	f640 0019 	movw	r0, #2073	@ 0x819
 801934a:	f000 fe13 	bl	8019f74 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801934e:	2000      	movs	r0, #0
 8019350:	f000 f846 	bl	80193e0 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8019354:	79fb      	ldrb	r3, [r7, #7]
 8019356:	4619      	mov	r1, r3
 8019358:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801935c:	f000 fdc0 	bl	8019ee0 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8019360:	79bb      	ldrb	r3, [r7, #6]
 8019362:	4619      	mov	r1, r3
 8019364:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8019368:	f000 fdba 	bl	8019ee0 <SUBGRF_WriteRegister>

    return number;
 801936c:	683b      	ldr	r3, [r7, #0]
}
 801936e:	4618      	mov	r0, r3
 8019370:	3708      	adds	r7, #8
 8019372:	46bd      	mov	sp, r7
 8019374:	bd80      	pop	{r7, pc}
	...

08019378 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 8019378:	b580      	push	{r7, lr}
 801937a:	b084      	sub	sp, #16
 801937c:	af00      	add	r7, sp, #0
 801937e:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8019380:	2000      	movs	r0, #0
 8019382:	f7f1 fc30 	bl	800abe6 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8019386:	2002      	movs	r0, #2
 8019388:	f000 ff92 	bl	801a2b0 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801938c:	793b      	ldrb	r3, [r7, #4]
 801938e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8019392:	b2db      	uxtb	r3, r3
 8019394:	b25b      	sxtb	r3, r3
 8019396:	009b      	lsls	r3, r3, #2
 8019398:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801939a:	793b      	ldrb	r3, [r7, #4]
 801939c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80193a0:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 80193a2:	b25b      	sxtb	r3, r3
 80193a4:	005b      	lsls	r3, r3, #1
 80193a6:	b25b      	sxtb	r3, r3
 80193a8:	4313      	orrs	r3, r2
 80193aa:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 80193ac:	793b      	ldrb	r3, [r7, #4]
 80193ae:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80193b2:	b2db      	uxtb	r3, r3
 80193b4:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 80193b6:	4313      	orrs	r3, r2
 80193b8:	b25b      	sxtb	r3, r3
 80193ba:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 80193bc:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 80193be:	f107 030f 	add.w	r3, r7, #15
 80193c2:	2201      	movs	r2, #1
 80193c4:	4619      	mov	r1, r3
 80193c6:	2084      	movs	r0, #132	@ 0x84
 80193c8:	f000 fe3a 	bl	801a040 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 80193cc:	4b03      	ldr	r3, [pc, #12]	@ (80193dc <SUBGRF_SetSleep+0x64>)
 80193ce:	2200      	movs	r2, #0
 80193d0:	701a      	strb	r2, [r3, #0]
}
 80193d2:	bf00      	nop
 80193d4:	3710      	adds	r7, #16
 80193d6:	46bd      	mov	sp, r7
 80193d8:	bd80      	pop	{r7, pc}
 80193da:	bf00      	nop
 80193dc:	20001d80 	.word	0x20001d80

080193e0 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 80193e0:	b580      	push	{r7, lr}
 80193e2:	b082      	sub	sp, #8
 80193e4:	af00      	add	r7, sp, #0
 80193e6:	4603      	mov	r3, r0
 80193e8:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 80193ea:	1dfb      	adds	r3, r7, #7
 80193ec:	2201      	movs	r2, #1
 80193ee:	4619      	mov	r1, r3
 80193f0:	2080      	movs	r0, #128	@ 0x80
 80193f2:	f000 fe25 	bl	801a040 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 80193f6:	79fb      	ldrb	r3, [r7, #7]
 80193f8:	2b00      	cmp	r3, #0
 80193fa:	d103      	bne.n	8019404 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 80193fc:	4b05      	ldr	r3, [pc, #20]	@ (8019414 <SUBGRF_SetStandby+0x34>)
 80193fe:	2201      	movs	r2, #1
 8019400:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 8019402:	e002      	b.n	801940a <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 8019404:	4b03      	ldr	r3, [pc, #12]	@ (8019414 <SUBGRF_SetStandby+0x34>)
 8019406:	2202      	movs	r2, #2
 8019408:	701a      	strb	r2, [r3, #0]
}
 801940a:	bf00      	nop
 801940c:	3708      	adds	r7, #8
 801940e:	46bd      	mov	sp, r7
 8019410:	bd80      	pop	{r7, pc}
 8019412:	bf00      	nop
 8019414:	20001d80 	.word	0x20001d80

08019418 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 8019418:	b580      	push	{r7, lr}
 801941a:	b084      	sub	sp, #16
 801941c:	af00      	add	r7, sp, #0
 801941e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 8019420:	4b0c      	ldr	r3, [pc, #48]	@ (8019454 <SUBGRF_SetTx+0x3c>)
 8019422:	2204      	movs	r2, #4
 8019424:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8019426:	687b      	ldr	r3, [r7, #4]
 8019428:	0c1b      	lsrs	r3, r3, #16
 801942a:	b2db      	uxtb	r3, r3
 801942c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801942e:	687b      	ldr	r3, [r7, #4]
 8019430:	0a1b      	lsrs	r3, r3, #8
 8019432:	b2db      	uxtb	r3, r3
 8019434:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8019436:	687b      	ldr	r3, [r7, #4]
 8019438:	b2db      	uxtb	r3, r3
 801943a:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801943c:	f107 030c 	add.w	r3, r7, #12
 8019440:	2203      	movs	r2, #3
 8019442:	4619      	mov	r1, r3
 8019444:	2083      	movs	r0, #131	@ 0x83
 8019446:	f000 fdfb 	bl	801a040 <SUBGRF_WriteCommand>
}
 801944a:	bf00      	nop
 801944c:	3710      	adds	r7, #16
 801944e:	46bd      	mov	sp, r7
 8019450:	bd80      	pop	{r7, pc}
 8019452:	bf00      	nop
 8019454:	20001d80 	.word	0x20001d80

08019458 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 8019458:	b580      	push	{r7, lr}
 801945a:	b084      	sub	sp, #16
 801945c:	af00      	add	r7, sp, #0
 801945e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8019460:	4b0c      	ldr	r3, [pc, #48]	@ (8019494 <SUBGRF_SetRx+0x3c>)
 8019462:	2205      	movs	r2, #5
 8019464:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8019466:	687b      	ldr	r3, [r7, #4]
 8019468:	0c1b      	lsrs	r3, r3, #16
 801946a:	b2db      	uxtb	r3, r3
 801946c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801946e:	687b      	ldr	r3, [r7, #4]
 8019470:	0a1b      	lsrs	r3, r3, #8
 8019472:	b2db      	uxtb	r3, r3
 8019474:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8019476:	687b      	ldr	r3, [r7, #4]
 8019478:	b2db      	uxtb	r3, r3
 801947a:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801947c:	f107 030c 	add.w	r3, r7, #12
 8019480:	2203      	movs	r2, #3
 8019482:	4619      	mov	r1, r3
 8019484:	2082      	movs	r0, #130	@ 0x82
 8019486:	f000 fddb 	bl	801a040 <SUBGRF_WriteCommand>
}
 801948a:	bf00      	nop
 801948c:	3710      	adds	r7, #16
 801948e:	46bd      	mov	sp, r7
 8019490:	bd80      	pop	{r7, pc}
 8019492:	bf00      	nop
 8019494:	20001d80 	.word	0x20001d80

08019498 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 8019498:	b580      	push	{r7, lr}
 801949a:	b084      	sub	sp, #16
 801949c:	af00      	add	r7, sp, #0
 801949e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 80194a0:	4b0e      	ldr	r3, [pc, #56]	@ (80194dc <SUBGRF_SetRxBoosted+0x44>)
 80194a2:	2205      	movs	r2, #5
 80194a4:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 80194a6:	2197      	movs	r1, #151	@ 0x97
 80194a8:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 80194ac:	f000 fd18 	bl	8019ee0 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80194b0:	687b      	ldr	r3, [r7, #4]
 80194b2:	0c1b      	lsrs	r3, r3, #16
 80194b4:	b2db      	uxtb	r3, r3
 80194b6:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80194b8:	687b      	ldr	r3, [r7, #4]
 80194ba:	0a1b      	lsrs	r3, r3, #8
 80194bc:	b2db      	uxtb	r3, r3
 80194be:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80194c0:	687b      	ldr	r3, [r7, #4]
 80194c2:	b2db      	uxtb	r3, r3
 80194c4:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 80194c6:	f107 030c 	add.w	r3, r7, #12
 80194ca:	2203      	movs	r2, #3
 80194cc:	4619      	mov	r1, r3
 80194ce:	2082      	movs	r0, #130	@ 0x82
 80194d0:	f000 fdb6 	bl	801a040 <SUBGRF_WriteCommand>
}
 80194d4:	bf00      	nop
 80194d6:	3710      	adds	r7, #16
 80194d8:	46bd      	mov	sp, r7
 80194da:	bd80      	pop	{r7, pc}
 80194dc:	20001d80 	.word	0x20001d80

080194e0 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 80194e0:	b580      	push	{r7, lr}
 80194e2:	b084      	sub	sp, #16
 80194e4:	af00      	add	r7, sp, #0
 80194e6:	6078      	str	r0, [r7, #4]
 80194e8:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 80194ea:	687b      	ldr	r3, [r7, #4]
 80194ec:	0c1b      	lsrs	r3, r3, #16
 80194ee:	b2db      	uxtb	r3, r3
 80194f0:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 80194f2:	687b      	ldr	r3, [r7, #4]
 80194f4:	0a1b      	lsrs	r3, r3, #8
 80194f6:	b2db      	uxtb	r3, r3
 80194f8:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 80194fa:	687b      	ldr	r3, [r7, #4]
 80194fc:	b2db      	uxtb	r3, r3
 80194fe:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8019500:	683b      	ldr	r3, [r7, #0]
 8019502:	0c1b      	lsrs	r3, r3, #16
 8019504:	b2db      	uxtb	r3, r3
 8019506:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 8019508:	683b      	ldr	r3, [r7, #0]
 801950a:	0a1b      	lsrs	r3, r3, #8
 801950c:	b2db      	uxtb	r3, r3
 801950e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8019510:	683b      	ldr	r3, [r7, #0]
 8019512:	b2db      	uxtb	r3, r3
 8019514:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 8019516:	f107 0308 	add.w	r3, r7, #8
 801951a:	2206      	movs	r2, #6
 801951c:	4619      	mov	r1, r3
 801951e:	2094      	movs	r0, #148	@ 0x94
 8019520:	f000 fd8e 	bl	801a040 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 8019524:	4b03      	ldr	r3, [pc, #12]	@ (8019534 <SUBGRF_SetRxDutyCycle+0x54>)
 8019526:	2206      	movs	r2, #6
 8019528:	701a      	strb	r2, [r3, #0]
}
 801952a:	bf00      	nop
 801952c:	3710      	adds	r7, #16
 801952e:	46bd      	mov	sp, r7
 8019530:	bd80      	pop	{r7, pc}
 8019532:	bf00      	nop
 8019534:	20001d80 	.word	0x20001d80

08019538 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 8019538:	b580      	push	{r7, lr}
 801953a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801953c:	2200      	movs	r2, #0
 801953e:	2100      	movs	r1, #0
 8019540:	20c5      	movs	r0, #197	@ 0xc5
 8019542:	f000 fd7d 	bl	801a040 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 8019546:	4b02      	ldr	r3, [pc, #8]	@ (8019550 <SUBGRF_SetCad+0x18>)
 8019548:	2207      	movs	r2, #7
 801954a:	701a      	strb	r2, [r3, #0]
}
 801954c:	bf00      	nop
 801954e:	bd80      	pop	{r7, pc}
 8019550:	20001d80 	.word	0x20001d80

08019554 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 8019554:	b580      	push	{r7, lr}
 8019556:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8019558:	2200      	movs	r2, #0
 801955a:	2100      	movs	r1, #0
 801955c:	20d1      	movs	r0, #209	@ 0xd1
 801955e:	f000 fd6f 	bl	801a040 <SUBGRF_WriteCommand>
}
 8019562:	bf00      	nop
 8019564:	bd80      	pop	{r7, pc}

08019566 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 8019566:	b580      	push	{r7, lr}
 8019568:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801956a:	2200      	movs	r2, #0
 801956c:	2100      	movs	r1, #0
 801956e:	20d2      	movs	r0, #210	@ 0xd2
 8019570:	f000 fd66 	bl	801a040 <SUBGRF_WriteCommand>
}
 8019574:	bf00      	nop
 8019576:	bd80      	pop	{r7, pc}

08019578 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8019578:	b580      	push	{r7, lr}
 801957a:	b082      	sub	sp, #8
 801957c:	af00      	add	r7, sp, #0
 801957e:	4603      	mov	r3, r0
 8019580:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8019582:	1dfb      	adds	r3, r7, #7
 8019584:	2201      	movs	r2, #1
 8019586:	4619      	mov	r1, r3
 8019588:	209f      	movs	r0, #159	@ 0x9f
 801958a:	f000 fd59 	bl	801a040 <SUBGRF_WriteCommand>
}
 801958e:	bf00      	nop
 8019590:	3708      	adds	r7, #8
 8019592:	46bd      	mov	sp, r7
 8019594:	bd80      	pop	{r7, pc}

08019596 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 8019596:	b580      	push	{r7, lr}
 8019598:	b084      	sub	sp, #16
 801959a:	af00      	add	r7, sp, #0
 801959c:	4603      	mov	r3, r0
 801959e:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 80195a0:	1dfb      	adds	r3, r7, #7
 80195a2:	2201      	movs	r2, #1
 80195a4:	4619      	mov	r1, r3
 80195a6:	20a0      	movs	r0, #160	@ 0xa0
 80195a8:	f000 fd4a 	bl	801a040 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 80195ac:	79fb      	ldrb	r3, [r7, #7]
 80195ae:	2b3f      	cmp	r3, #63	@ 0x3f
 80195b0:	d91c      	bls.n	80195ec <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 80195b2:	79fb      	ldrb	r3, [r7, #7]
 80195b4:	085b      	lsrs	r3, r3, #1
 80195b6:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 80195b8:	2300      	movs	r3, #0
 80195ba:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 80195bc:	2300      	movs	r3, #0
 80195be:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 80195c0:	e005      	b.n	80195ce <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 80195c2:	7bfb      	ldrb	r3, [r7, #15]
 80195c4:	089b      	lsrs	r3, r3, #2
 80195c6:	73fb      	strb	r3, [r7, #15]
            exp++;
 80195c8:	7bbb      	ldrb	r3, [r7, #14]
 80195ca:	3301      	adds	r3, #1
 80195cc:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 80195ce:	7bfb      	ldrb	r3, [r7, #15]
 80195d0:	2b1f      	cmp	r3, #31
 80195d2:	d8f6      	bhi.n	80195c2 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 80195d4:	7bfb      	ldrb	r3, [r7, #15]
 80195d6:	00db      	lsls	r3, r3, #3
 80195d8:	b2da      	uxtb	r2, r3
 80195da:	7bbb      	ldrb	r3, [r7, #14]
 80195dc:	4413      	add	r3, r2
 80195de:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 80195e0:	7b7b      	ldrb	r3, [r7, #13]
 80195e2:	4619      	mov	r1, r3
 80195e4:	f240 7006 	movw	r0, #1798	@ 0x706
 80195e8:	f000 fc7a 	bl	8019ee0 <SUBGRF_WriteRegister>
    }
}
 80195ec:	bf00      	nop
 80195ee:	3710      	adds	r7, #16
 80195f0:	46bd      	mov	sp, r7
 80195f2:	bd80      	pop	{r7, pc}

080195f4 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 80195f4:	b580      	push	{r7, lr}
 80195f6:	b082      	sub	sp, #8
 80195f8:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 80195fa:	f7f1 fb10 	bl	800ac1e <RBI_IsDCDC>
 80195fe:	4603      	mov	r3, r0
 8019600:	2b01      	cmp	r3, #1
 8019602:	d102      	bne.n	801960a <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 8019604:	2301      	movs	r3, #1
 8019606:	71fb      	strb	r3, [r7, #7]
 8019608:	e001      	b.n	801960e <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801960a:	2300      	movs	r3, #0
 801960c:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801960e:	1dfb      	adds	r3, r7, #7
 8019610:	2201      	movs	r2, #1
 8019612:	4619      	mov	r1, r3
 8019614:	2096      	movs	r0, #150	@ 0x96
 8019616:	f000 fd13 	bl	801a040 <SUBGRF_WriteCommand>
}
 801961a:	bf00      	nop
 801961c:	3708      	adds	r7, #8
 801961e:	46bd      	mov	sp, r7
 8019620:	bd80      	pop	{r7, pc}

08019622 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 8019622:	b580      	push	{r7, lr}
 8019624:	b084      	sub	sp, #16
 8019626:	af00      	add	r7, sp, #0
 8019628:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801962a:	793b      	ldrb	r3, [r7, #4]
 801962c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8019630:	b2db      	uxtb	r3, r3
 8019632:	b25b      	sxtb	r3, r3
 8019634:	019b      	lsls	r3, r3, #6
 8019636:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8019638:	793b      	ldrb	r3, [r7, #4]
 801963a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801963e:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8019640:	b25b      	sxtb	r3, r3
 8019642:	015b      	lsls	r3, r3, #5
 8019644:	b25b      	sxtb	r3, r3
 8019646:	4313      	orrs	r3, r2
 8019648:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801964a:	793b      	ldrb	r3, [r7, #4]
 801964c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8019650:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8019652:	b25b      	sxtb	r3, r3
 8019654:	011b      	lsls	r3, r3, #4
 8019656:	b25b      	sxtb	r3, r3
 8019658:	4313      	orrs	r3, r2
 801965a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801965c:	793b      	ldrb	r3, [r7, #4]
 801965e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8019662:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8019664:	b25b      	sxtb	r3, r3
 8019666:	00db      	lsls	r3, r3, #3
 8019668:	b25b      	sxtb	r3, r3
 801966a:	4313      	orrs	r3, r2
 801966c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801966e:	793b      	ldrb	r3, [r7, #4]
 8019670:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8019674:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8019676:	b25b      	sxtb	r3, r3
 8019678:	009b      	lsls	r3, r3, #2
 801967a:	b25b      	sxtb	r3, r3
 801967c:	4313      	orrs	r3, r2
 801967e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8019680:	793b      	ldrb	r3, [r7, #4]
 8019682:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8019686:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8019688:	b25b      	sxtb	r3, r3
 801968a:	005b      	lsls	r3, r3, #1
 801968c:	b25b      	sxtb	r3, r3
 801968e:	4313      	orrs	r3, r2
 8019690:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8019692:	793b      	ldrb	r3, [r7, #4]
 8019694:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8019698:	b2db      	uxtb	r3, r3
 801969a:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801969c:	4313      	orrs	r3, r2
 801969e:	b25b      	sxtb	r3, r3
 80196a0:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80196a2:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 80196a4:	f107 030f 	add.w	r3, r7, #15
 80196a8:	2201      	movs	r2, #1
 80196aa:	4619      	mov	r1, r3
 80196ac:	2089      	movs	r0, #137	@ 0x89
 80196ae:	f000 fcc7 	bl	801a040 <SUBGRF_WriteCommand>
}
 80196b2:	bf00      	nop
 80196b4:	3710      	adds	r7, #16
 80196b6:	46bd      	mov	sp, r7
 80196b8:	bd80      	pop	{r7, pc}
	...

080196bc <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 80196bc:	b580      	push	{r7, lr}
 80196be:	b084      	sub	sp, #16
 80196c0:	af00      	add	r7, sp, #0
 80196c2:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 80196c4:	687b      	ldr	r3, [r7, #4]
 80196c6:	4a1b      	ldr	r2, [pc, #108]	@ (8019734 <SUBGRF_CalibrateImage+0x78>)
 80196c8:	4293      	cmp	r3, r2
 80196ca:	d904      	bls.n	80196d6 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 80196cc:	23e1      	movs	r3, #225	@ 0xe1
 80196ce:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 80196d0:	23e9      	movs	r3, #233	@ 0xe9
 80196d2:	737b      	strb	r3, [r7, #13]
 80196d4:	e022      	b.n	801971c <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 80196d6:	687b      	ldr	r3, [r7, #4]
 80196d8:	4a17      	ldr	r2, [pc, #92]	@ (8019738 <SUBGRF_CalibrateImage+0x7c>)
 80196da:	4293      	cmp	r3, r2
 80196dc:	d904      	bls.n	80196e8 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 80196de:	23d7      	movs	r3, #215	@ 0xd7
 80196e0:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 80196e2:	23db      	movs	r3, #219	@ 0xdb
 80196e4:	737b      	strb	r3, [r7, #13]
 80196e6:	e019      	b.n	801971c <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 80196e8:	687b      	ldr	r3, [r7, #4]
 80196ea:	4a14      	ldr	r2, [pc, #80]	@ (801973c <SUBGRF_CalibrateImage+0x80>)
 80196ec:	4293      	cmp	r3, r2
 80196ee:	d904      	bls.n	80196fa <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 80196f0:	23c1      	movs	r3, #193	@ 0xc1
 80196f2:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 80196f4:	23c5      	movs	r3, #197	@ 0xc5
 80196f6:	737b      	strb	r3, [r7, #13]
 80196f8:	e010      	b.n	801971c <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 80196fa:	687b      	ldr	r3, [r7, #4]
 80196fc:	4a10      	ldr	r2, [pc, #64]	@ (8019740 <SUBGRF_CalibrateImage+0x84>)
 80196fe:	4293      	cmp	r3, r2
 8019700:	d904      	bls.n	801970c <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 8019702:	2375      	movs	r3, #117	@ 0x75
 8019704:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 8019706:	2381      	movs	r3, #129	@ 0x81
 8019708:	737b      	strb	r3, [r7, #13]
 801970a:	e007      	b.n	801971c <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 801970c:	687b      	ldr	r3, [r7, #4]
 801970e:	4a0d      	ldr	r2, [pc, #52]	@ (8019744 <SUBGRF_CalibrateImage+0x88>)
 8019710:	4293      	cmp	r3, r2
 8019712:	d903      	bls.n	801971c <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 8019714:	236b      	movs	r3, #107	@ 0x6b
 8019716:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 8019718:	236f      	movs	r3, #111	@ 0x6f
 801971a:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801971c:	f107 030c 	add.w	r3, r7, #12
 8019720:	2202      	movs	r2, #2
 8019722:	4619      	mov	r1, r3
 8019724:	2098      	movs	r0, #152	@ 0x98
 8019726:	f000 fc8b 	bl	801a040 <SUBGRF_WriteCommand>
}
 801972a:	bf00      	nop
 801972c:	3710      	adds	r7, #16
 801972e:	46bd      	mov	sp, r7
 8019730:	bd80      	pop	{r7, pc}
 8019732:	bf00      	nop
 8019734:	35a4e900 	.word	0x35a4e900
 8019738:	32a9f880 	.word	0x32a9f880
 801973c:	2de54480 	.word	0x2de54480
 8019740:	1b6b0b00 	.word	0x1b6b0b00
 8019744:	1954fc40 	.word	0x1954fc40

08019748 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8019748:	b590      	push	{r4, r7, lr}
 801974a:	b085      	sub	sp, #20
 801974c:	af00      	add	r7, sp, #0
 801974e:	4604      	mov	r4, r0
 8019750:	4608      	mov	r0, r1
 8019752:	4611      	mov	r1, r2
 8019754:	461a      	mov	r2, r3
 8019756:	4623      	mov	r3, r4
 8019758:	71fb      	strb	r3, [r7, #7]
 801975a:	4603      	mov	r3, r0
 801975c:	71bb      	strb	r3, [r7, #6]
 801975e:	460b      	mov	r3, r1
 8019760:	717b      	strb	r3, [r7, #5]
 8019762:	4613      	mov	r3, r2
 8019764:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8019766:	79fb      	ldrb	r3, [r7, #7]
 8019768:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801976a:	79bb      	ldrb	r3, [r7, #6]
 801976c:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801976e:	797b      	ldrb	r3, [r7, #5]
 8019770:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 8019772:	793b      	ldrb	r3, [r7, #4]
 8019774:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8019776:	f107 030c 	add.w	r3, r7, #12
 801977a:	2204      	movs	r2, #4
 801977c:	4619      	mov	r1, r3
 801977e:	2095      	movs	r0, #149	@ 0x95
 8019780:	f000 fc5e 	bl	801a040 <SUBGRF_WriteCommand>
}
 8019784:	bf00      	nop
 8019786:	3714      	adds	r7, #20
 8019788:	46bd      	mov	sp, r7
 801978a:	bd90      	pop	{r4, r7, pc}

0801978c <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801978c:	b590      	push	{r4, r7, lr}
 801978e:	b085      	sub	sp, #20
 8019790:	af00      	add	r7, sp, #0
 8019792:	4604      	mov	r4, r0
 8019794:	4608      	mov	r0, r1
 8019796:	4611      	mov	r1, r2
 8019798:	461a      	mov	r2, r3
 801979a:	4623      	mov	r3, r4
 801979c:	80fb      	strh	r3, [r7, #6]
 801979e:	4603      	mov	r3, r0
 80197a0:	80bb      	strh	r3, [r7, #4]
 80197a2:	460b      	mov	r3, r1
 80197a4:	807b      	strh	r3, [r7, #2]
 80197a6:	4613      	mov	r3, r2
 80197a8:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 80197aa:	88fb      	ldrh	r3, [r7, #6]
 80197ac:	0a1b      	lsrs	r3, r3, #8
 80197ae:	b29b      	uxth	r3, r3
 80197b0:	b2db      	uxtb	r3, r3
 80197b2:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 80197b4:	88fb      	ldrh	r3, [r7, #6]
 80197b6:	b2db      	uxtb	r3, r3
 80197b8:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 80197ba:	88bb      	ldrh	r3, [r7, #4]
 80197bc:	0a1b      	lsrs	r3, r3, #8
 80197be:	b29b      	uxth	r3, r3
 80197c0:	b2db      	uxtb	r3, r3
 80197c2:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 80197c4:	88bb      	ldrh	r3, [r7, #4]
 80197c6:	b2db      	uxtb	r3, r3
 80197c8:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 80197ca:	887b      	ldrh	r3, [r7, #2]
 80197cc:	0a1b      	lsrs	r3, r3, #8
 80197ce:	b29b      	uxth	r3, r3
 80197d0:	b2db      	uxtb	r3, r3
 80197d2:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 80197d4:	887b      	ldrh	r3, [r7, #2]
 80197d6:	b2db      	uxtb	r3, r3
 80197d8:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 80197da:	883b      	ldrh	r3, [r7, #0]
 80197dc:	0a1b      	lsrs	r3, r3, #8
 80197de:	b29b      	uxth	r3, r3
 80197e0:	b2db      	uxtb	r3, r3
 80197e2:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 80197e4:	883b      	ldrh	r3, [r7, #0]
 80197e6:	b2db      	uxtb	r3, r3
 80197e8:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 80197ea:	f107 0308 	add.w	r3, r7, #8
 80197ee:	2208      	movs	r2, #8
 80197f0:	4619      	mov	r1, r3
 80197f2:	2008      	movs	r0, #8
 80197f4:	f000 fc24 	bl	801a040 <SUBGRF_WriteCommand>
}
 80197f8:	bf00      	nop
 80197fa:	3714      	adds	r7, #20
 80197fc:	46bd      	mov	sp, r7
 80197fe:	bd90      	pop	{r4, r7, pc}

08019800 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8019800:	b580      	push	{r7, lr}
 8019802:	b084      	sub	sp, #16
 8019804:	af00      	add	r7, sp, #0
 8019806:	4603      	mov	r3, r0
 8019808:	6039      	str	r1, [r7, #0]
 801980a:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801980c:	79fb      	ldrb	r3, [r7, #7]
 801980e:	f003 0307 	and.w	r3, r3, #7
 8019812:	b2db      	uxtb	r3, r3
 8019814:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8019816:	683b      	ldr	r3, [r7, #0]
 8019818:	0c1b      	lsrs	r3, r3, #16
 801981a:	b2db      	uxtb	r3, r3
 801981c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801981e:	683b      	ldr	r3, [r7, #0]
 8019820:	0a1b      	lsrs	r3, r3, #8
 8019822:	b2db      	uxtb	r3, r3
 8019824:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8019826:	683b      	ldr	r3, [r7, #0]
 8019828:	b2db      	uxtb	r3, r3
 801982a:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801982c:	f107 030c 	add.w	r3, r7, #12
 8019830:	2204      	movs	r2, #4
 8019832:	4619      	mov	r1, r3
 8019834:	2097      	movs	r0, #151	@ 0x97
 8019836:	f000 fc03 	bl	801a040 <SUBGRF_WriteCommand>
}
 801983a:	bf00      	nop
 801983c:	3710      	adds	r7, #16
 801983e:	46bd      	mov	sp, r7
 8019840:	bd80      	pop	{r7, pc}
	...

08019844 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8019844:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8019848:	b084      	sub	sp, #16
 801984a:	af00      	add	r7, sp, #0
 801984c:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801984e:	2300      	movs	r3, #0
 8019850:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 8019852:	4b1d      	ldr	r3, [pc, #116]	@ (80198c8 <SUBGRF_SetRfFrequency+0x84>)
 8019854:	781b      	ldrb	r3, [r3, #0]
 8019856:	f083 0301 	eor.w	r3, r3, #1
 801985a:	b2db      	uxtb	r3, r3
 801985c:	2b00      	cmp	r3, #0
 801985e:	d005      	beq.n	801986c <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 8019860:	6878      	ldr	r0, [r7, #4]
 8019862:	f7ff ff2b 	bl	80196bc <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8019866:	4b18      	ldr	r3, [pc, #96]	@ (80198c8 <SUBGRF_SetRfFrequency+0x84>)
 8019868:	2201      	movs	r2, #1
 801986a:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);
 801986c:	687b      	ldr	r3, [r7, #4]
 801986e:	2200      	movs	r2, #0
 8019870:	461c      	mov	r4, r3
 8019872:	4615      	mov	r5, r2
 8019874:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8019878:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801987c:	4a13      	ldr	r2, [pc, #76]	@ (80198cc <SUBGRF_SetRfFrequency+0x88>)
 801987e:	f04f 0300 	mov.w	r3, #0
 8019882:	4640      	mov	r0, r8
 8019884:	4649      	mov	r1, r9
 8019886:	f7e7 fa9b 	bl	8000dc0 <__aeabi_uldivmod>
 801988a:	4602      	mov	r2, r0
 801988c:	460b      	mov	r3, r1
 801988e:	4613      	mov	r3, r2
 8019890:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8019892:	68fb      	ldr	r3, [r7, #12]
 8019894:	0e1b      	lsrs	r3, r3, #24
 8019896:	b2db      	uxtb	r3, r3
 8019898:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801989a:	68fb      	ldr	r3, [r7, #12]
 801989c:	0c1b      	lsrs	r3, r3, #16
 801989e:	b2db      	uxtb	r3, r3
 80198a0:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 80198a2:	68fb      	ldr	r3, [r7, #12]
 80198a4:	0a1b      	lsrs	r3, r3, #8
 80198a6:	b2db      	uxtb	r3, r3
 80198a8:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 80198aa:	68fb      	ldr	r3, [r7, #12]
 80198ac:	b2db      	uxtb	r3, r3
 80198ae:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 80198b0:	f107 0308 	add.w	r3, r7, #8
 80198b4:	2204      	movs	r2, #4
 80198b6:	4619      	mov	r1, r3
 80198b8:	2086      	movs	r0, #134	@ 0x86
 80198ba:	f000 fbc1 	bl	801a040 <SUBGRF_WriteCommand>
}
 80198be:	bf00      	nop
 80198c0:	3710      	adds	r7, #16
 80198c2:	46bd      	mov	sp, r7
 80198c4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80198c8:	20001d88 	.word	0x20001d88
 80198cc:	01e84800 	.word	0x01e84800

080198d0 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 80198d0:	b580      	push	{r7, lr}
 80198d2:	b082      	sub	sp, #8
 80198d4:	af00      	add	r7, sp, #0
 80198d6:	4603      	mov	r3, r0
 80198d8:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 80198da:	79fa      	ldrb	r2, [r7, #7]
 80198dc:	4b09      	ldr	r3, [pc, #36]	@ (8019904 <SUBGRF_SetPacketType+0x34>)
 80198de:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 80198e0:	79fb      	ldrb	r3, [r7, #7]
 80198e2:	2b00      	cmp	r3, #0
 80198e4:	d104      	bne.n	80198f0 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 80198e6:	2100      	movs	r1, #0
 80198e8:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 80198ec:	f000 faf8 	bl	8019ee0 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 80198f0:	1dfb      	adds	r3, r7, #7
 80198f2:	2201      	movs	r2, #1
 80198f4:	4619      	mov	r1, r3
 80198f6:	208a      	movs	r0, #138	@ 0x8a
 80198f8:	f000 fba2 	bl	801a040 <SUBGRF_WriteCommand>
}
 80198fc:	bf00      	nop
 80198fe:	3708      	adds	r7, #8
 8019900:	46bd      	mov	sp, r7
 8019902:	bd80      	pop	{r7, pc}
 8019904:	20001d81 	.word	0x20001d81

08019908 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8019908:	b480      	push	{r7}
 801990a:	af00      	add	r7, sp, #0
    return PacketType;
 801990c:	4b02      	ldr	r3, [pc, #8]	@ (8019918 <SUBGRF_GetPacketType+0x10>)
 801990e:	781b      	ldrb	r3, [r3, #0]
}
 8019910:	4618      	mov	r0, r3
 8019912:	46bd      	mov	sp, r7
 8019914:	bc80      	pop	{r7}
 8019916:	4770      	bx	lr
 8019918:	20001d81 	.word	0x20001d81

0801991c <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 801991c:	b580      	push	{r7, lr}
 801991e:	b084      	sub	sp, #16
 8019920:	af00      	add	r7, sp, #0
 8019922:	4603      	mov	r3, r0
 8019924:	71fb      	strb	r3, [r7, #7]
 8019926:	460b      	mov	r3, r1
 8019928:	71bb      	strb	r3, [r7, #6]
 801992a:	4613      	mov	r3, r2
 801992c:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 801992e:	79fb      	ldrb	r3, [r7, #7]
 8019930:	2b01      	cmp	r3, #1
 8019932:	d149      	bne.n	80199c8 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 8019934:	2000      	movs	r0, #0
 8019936:	f7f1 f979 	bl	800ac2c <RBI_GetRFOMaxPowerConfig>
 801993a:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 801993c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8019940:	68fa      	ldr	r2, [r7, #12]
 8019942:	429a      	cmp	r2, r3
 8019944:	da01      	bge.n	801994a <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 8019946:	68fb      	ldr	r3, [r7, #12]
 8019948:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 801994a:	68fb      	ldr	r3, [r7, #12]
 801994c:	2b0e      	cmp	r3, #14
 801994e:	d10e      	bne.n	801996e <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 8019950:	2301      	movs	r3, #1
 8019952:	2201      	movs	r2, #1
 8019954:	2100      	movs	r1, #0
 8019956:	2004      	movs	r0, #4
 8019958:	f7ff fef6 	bl	8019748 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801995c:	79ba      	ldrb	r2, [r7, #6]
 801995e:	68fb      	ldr	r3, [r7, #12]
 8019960:	b2db      	uxtb	r3, r3
 8019962:	1ad3      	subs	r3, r2, r3
 8019964:	b2db      	uxtb	r3, r3
 8019966:	330e      	adds	r3, #14
 8019968:	b2db      	uxtb	r3, r3
 801996a:	71bb      	strb	r3, [r7, #6]
 801996c:	e01f      	b.n	80199ae <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 801996e:	68fb      	ldr	r3, [r7, #12]
 8019970:	2b0a      	cmp	r3, #10
 8019972:	d10e      	bne.n	8019992 <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 8019974:	2301      	movs	r3, #1
 8019976:	2201      	movs	r2, #1
 8019978:	2100      	movs	r1, #0
 801997a:	2001      	movs	r0, #1
 801997c:	f7ff fee4 	bl	8019748 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 8019980:	79ba      	ldrb	r2, [r7, #6]
 8019982:	68fb      	ldr	r3, [r7, #12]
 8019984:	b2db      	uxtb	r3, r3
 8019986:	1ad3      	subs	r3, r2, r3
 8019988:	b2db      	uxtb	r3, r3
 801998a:	330d      	adds	r3, #13
 801998c:	b2db      	uxtb	r3, r3
 801998e:	71bb      	strb	r3, [r7, #6]
 8019990:	e00d      	b.n	80199ae <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x06, 0x00, 0x01, 0x01);
 8019992:	2301      	movs	r3, #1
 8019994:	2201      	movs	r2, #1
 8019996:	2100      	movs	r1, #0
 8019998:	2006      	movs	r0, #6
 801999a:	f7ff fed5 	bl	8019748 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801999e:	79ba      	ldrb	r2, [r7, #6]
 80199a0:	68fb      	ldr	r3, [r7, #12]
 80199a2:	b2db      	uxtb	r3, r3
 80199a4:	1ad3      	subs	r3, r2, r3
 80199a6:	b2db      	uxtb	r3, r3
 80199a8:	330e      	adds	r3, #14
 80199aa:	b2db      	uxtb	r3, r3
 80199ac:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 80199ae:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80199b2:	f113 0f11 	cmn.w	r3, #17
 80199b6:	da01      	bge.n	80199bc <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 80199b8:	23ef      	movs	r3, #239	@ 0xef
 80199ba:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 80199bc:	2118      	movs	r1, #24
 80199be:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 80199c2:	f000 fa8d 	bl	8019ee0 <SUBGRF_WriteRegister>
 80199c6:	e067      	b.n	8019a98 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 80199c8:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 80199cc:	f000 fa9c 	bl	8019f08 <SUBGRF_ReadRegister>
 80199d0:	4603      	mov	r3, r0
 80199d2:	f043 031e 	orr.w	r3, r3, #30
 80199d6:	b2db      	uxtb	r3, r3
 80199d8:	4619      	mov	r1, r3
 80199da:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 80199de:	f000 fa7f 	bl	8019ee0 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 80199e2:	2001      	movs	r0, #1
 80199e4:	f7f1 f922 	bl	800ac2c <RBI_GetRFOMaxPowerConfig>
 80199e8:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 80199ea:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80199ee:	68fa      	ldr	r2, [r7, #12]
 80199f0:	429a      	cmp	r2, r3
 80199f2:	da01      	bge.n	80199f8 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 80199f4:	68fb      	ldr	r3, [r7, #12]
 80199f6:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 80199f8:	68fb      	ldr	r3, [r7, #12]
 80199fa:	2b14      	cmp	r3, #20
 80199fc:	d10e      	bne.n	8019a1c <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 80199fe:	2301      	movs	r3, #1
 8019a00:	2200      	movs	r2, #0
 8019a02:	2105      	movs	r1, #5
 8019a04:	2003      	movs	r0, #3
 8019a06:	f7ff fe9f 	bl	8019748 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8019a0a:	79ba      	ldrb	r2, [r7, #6]
 8019a0c:	68fb      	ldr	r3, [r7, #12]
 8019a0e:	b2db      	uxtb	r3, r3
 8019a10:	1ad3      	subs	r3, r2, r3
 8019a12:	b2db      	uxtb	r3, r3
 8019a14:	3316      	adds	r3, #22
 8019a16:	b2db      	uxtb	r3, r3
 8019a18:	71bb      	strb	r3, [r7, #6]
 8019a1a:	e031      	b.n	8019a80 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 8019a1c:	68fb      	ldr	r3, [r7, #12]
 8019a1e:	2b11      	cmp	r3, #17
 8019a20:	d10e      	bne.n	8019a40 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 8019a22:	2301      	movs	r3, #1
 8019a24:	2200      	movs	r2, #0
 8019a26:	2103      	movs	r1, #3
 8019a28:	2002      	movs	r0, #2
 8019a2a:	f7ff fe8d 	bl	8019748 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8019a2e:	79ba      	ldrb	r2, [r7, #6]
 8019a30:	68fb      	ldr	r3, [r7, #12]
 8019a32:	b2db      	uxtb	r3, r3
 8019a34:	1ad3      	subs	r3, r2, r3
 8019a36:	b2db      	uxtb	r3, r3
 8019a38:	3316      	adds	r3, #22
 8019a3a:	b2db      	uxtb	r3, r3
 8019a3c:	71bb      	strb	r3, [r7, #6]
 8019a3e:	e01f      	b.n	8019a80 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 8019a40:	68fb      	ldr	r3, [r7, #12]
 8019a42:	2b0e      	cmp	r3, #14
 8019a44:	d10e      	bne.n	8019a64 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 8019a46:	2301      	movs	r3, #1
 8019a48:	2200      	movs	r2, #0
 8019a4a:	2102      	movs	r1, #2
 8019a4c:	2002      	movs	r0, #2
 8019a4e:	f7ff fe7b 	bl	8019748 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8019a52:	79ba      	ldrb	r2, [r7, #6]
 8019a54:	68fb      	ldr	r3, [r7, #12]
 8019a56:	b2db      	uxtb	r3, r3
 8019a58:	1ad3      	subs	r3, r2, r3
 8019a5a:	b2db      	uxtb	r3, r3
 8019a5c:	330e      	adds	r3, #14
 8019a5e:	b2db      	uxtb	r3, r3
 8019a60:	71bb      	strb	r3, [r7, #6]
 8019a62:	e00d      	b.n	8019a80 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 8019a64:	2301      	movs	r3, #1
 8019a66:	2200      	movs	r2, #0
 8019a68:	2107      	movs	r1, #7
 8019a6a:	2004      	movs	r0, #4
 8019a6c:	f7ff fe6c 	bl	8019748 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8019a70:	79ba      	ldrb	r2, [r7, #6]
 8019a72:	68fb      	ldr	r3, [r7, #12]
 8019a74:	b2db      	uxtb	r3, r3
 8019a76:	1ad3      	subs	r3, r2, r3
 8019a78:	b2db      	uxtb	r3, r3
 8019a7a:	3316      	adds	r3, #22
 8019a7c:	b2db      	uxtb	r3, r3
 8019a7e:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 8019a80:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8019a84:	f113 0f09 	cmn.w	r3, #9
 8019a88:	da01      	bge.n	8019a8e <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 8019a8a:	23f7      	movs	r3, #247	@ 0xf7
 8019a8c:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 8019a8e:	2138      	movs	r1, #56	@ 0x38
 8019a90:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 8019a94:	f000 fa24 	bl	8019ee0 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 8019a98:	79bb      	ldrb	r3, [r7, #6]
 8019a9a:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 8019a9c:	797b      	ldrb	r3, [r7, #5]
 8019a9e:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 8019aa0:	f107 0308 	add.w	r3, r7, #8
 8019aa4:	2202      	movs	r2, #2
 8019aa6:	4619      	mov	r1, r3
 8019aa8:	208e      	movs	r0, #142	@ 0x8e
 8019aaa:	f000 fac9 	bl	801a040 <SUBGRF_WriteCommand>
}
 8019aae:	bf00      	nop
 8019ab0:	3710      	adds	r7, #16
 8019ab2:	46bd      	mov	sp, r7
 8019ab4:	bd80      	pop	{r7, pc}
	...

08019ab8 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8019ab8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8019abc:	b086      	sub	sp, #24
 8019abe:	af00      	add	r7, sp, #0
 8019ac0:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 8019ac2:	2300      	movs	r3, #0
 8019ac4:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8019ac6:	f107 0308 	add.w	r3, r7, #8
 8019aca:	2200      	movs	r2, #0
 8019acc:	601a      	str	r2, [r3, #0]
 8019ace:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8019ad0:	687b      	ldr	r3, [r7, #4]
 8019ad2:	781a      	ldrb	r2, [r3, #0]
 8019ad4:	4b5c      	ldr	r3, [pc, #368]	@ (8019c48 <SUBGRF_SetModulationParams+0x190>)
 8019ad6:	781b      	ldrb	r3, [r3, #0]
 8019ad8:	429a      	cmp	r2, r3
 8019ada:	d004      	beq.n	8019ae6 <SUBGRF_SetModulationParams+0x2e>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8019adc:	687b      	ldr	r3, [r7, #4]
 8019ade:	781b      	ldrb	r3, [r3, #0]
 8019ae0:	4618      	mov	r0, r3
 8019ae2:	f7ff fef5 	bl	80198d0 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8019ae6:	687b      	ldr	r3, [r7, #4]
 8019ae8:	781b      	ldrb	r3, [r3, #0]
 8019aea:	2b03      	cmp	r3, #3
 8019aec:	f200 80a5 	bhi.w	8019c3a <SUBGRF_SetModulationParams+0x182>
 8019af0:	a201      	add	r2, pc, #4	@ (adr r2, 8019af8 <SUBGRF_SetModulationParams+0x40>)
 8019af2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019af6:	bf00      	nop
 8019af8:	08019b09 	.word	0x08019b09
 8019afc:	08019bc9 	.word	0x08019bc9
 8019b00:	08019b8b 	.word	0x08019b8b
 8019b04:	08019bf7 	.word	0x08019bf7
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8019b08:	2308      	movs	r3, #8
 8019b0a:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8019b0c:	687b      	ldr	r3, [r7, #4]
 8019b0e:	685b      	ldr	r3, [r3, #4]
 8019b10:	4a4e      	ldr	r2, [pc, #312]	@ (8019c4c <SUBGRF_SetModulationParams+0x194>)
 8019b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8019b16:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8019b18:	697b      	ldr	r3, [r7, #20]
 8019b1a:	0c1b      	lsrs	r3, r3, #16
 8019b1c:	b2db      	uxtb	r3, r3
 8019b1e:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8019b20:	697b      	ldr	r3, [r7, #20]
 8019b22:	0a1b      	lsrs	r3, r3, #8
 8019b24:	b2db      	uxtb	r3, r3
 8019b26:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8019b28:	697b      	ldr	r3, [r7, #20]
 8019b2a:	b2db      	uxtb	r3, r3
 8019b2c:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8019b2e:	687b      	ldr	r3, [r7, #4]
 8019b30:	7b1b      	ldrb	r3, [r3, #12]
 8019b32:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8019b34:	687b      	ldr	r3, [r7, #4]
 8019b36:	7b5b      	ldrb	r3, [r3, #13]
 8019b38:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8019b3a:	687b      	ldr	r3, [r7, #4]
 8019b3c:	689b      	ldr	r3, [r3, #8]
 8019b3e:	2200      	movs	r2, #0
 8019b40:	461c      	mov	r4, r3
 8019b42:	4615      	mov	r5, r2
 8019b44:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8019b48:	ea4f 6844 	mov.w	r8, r4, lsl #25
 8019b4c:	4a40      	ldr	r2, [pc, #256]	@ (8019c50 <SUBGRF_SetModulationParams+0x198>)
 8019b4e:	f04f 0300 	mov.w	r3, #0
 8019b52:	4640      	mov	r0, r8
 8019b54:	4649      	mov	r1, r9
 8019b56:	f7e7 f933 	bl	8000dc0 <__aeabi_uldivmod>
 8019b5a:	4602      	mov	r2, r0
 8019b5c:	460b      	mov	r3, r1
 8019b5e:	4613      	mov	r3, r2
 8019b60:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8019b62:	697b      	ldr	r3, [r7, #20]
 8019b64:	0c1b      	lsrs	r3, r3, #16
 8019b66:	b2db      	uxtb	r3, r3
 8019b68:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8019b6a:	697b      	ldr	r3, [r7, #20]
 8019b6c:	0a1b      	lsrs	r3, r3, #8
 8019b6e:	b2db      	uxtb	r3, r3
 8019b70:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 8019b72:	697b      	ldr	r3, [r7, #20]
 8019b74:	b2db      	uxtb	r3, r3
 8019b76:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8019b78:	7cfb      	ldrb	r3, [r7, #19]
 8019b7a:	b29a      	uxth	r2, r3
 8019b7c:	f107 0308 	add.w	r3, r7, #8
 8019b80:	4619      	mov	r1, r3
 8019b82:	208b      	movs	r0, #139	@ 0x8b
 8019b84:	f000 fa5c 	bl	801a040 <SUBGRF_WriteCommand>
        break;
 8019b88:	e058      	b.n	8019c3c <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_BPSK:
        n = 4;
 8019b8a:	2304      	movs	r3, #4
 8019b8c:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 8019b8e:	687b      	ldr	r3, [r7, #4]
 8019b90:	691b      	ldr	r3, [r3, #16]
 8019b92:	4a2e      	ldr	r2, [pc, #184]	@ (8019c4c <SUBGRF_SetModulationParams+0x194>)
 8019b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8019b98:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8019b9a:	697b      	ldr	r3, [r7, #20]
 8019b9c:	0c1b      	lsrs	r3, r3, #16
 8019b9e:	b2db      	uxtb	r3, r3
 8019ba0:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8019ba2:	697b      	ldr	r3, [r7, #20]
 8019ba4:	0a1b      	lsrs	r3, r3, #8
 8019ba6:	b2db      	uxtb	r3, r3
 8019ba8:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8019baa:	697b      	ldr	r3, [r7, #20]
 8019bac:	b2db      	uxtb	r3, r3
 8019bae:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8019bb0:	687b      	ldr	r3, [r7, #4]
 8019bb2:	7d1b      	ldrb	r3, [r3, #20]
 8019bb4:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8019bb6:	7cfb      	ldrb	r3, [r7, #19]
 8019bb8:	b29a      	uxth	r2, r3
 8019bba:	f107 0308 	add.w	r3, r7, #8
 8019bbe:	4619      	mov	r1, r3
 8019bc0:	208b      	movs	r0, #139	@ 0x8b
 8019bc2:	f000 fa3d 	bl	801a040 <SUBGRF_WriteCommand>
        break;
 8019bc6:	e039      	b.n	8019c3c <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_LORA:
        n = 4;
 8019bc8:	2304      	movs	r3, #4
 8019bca:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8019bcc:	687b      	ldr	r3, [r7, #4]
 8019bce:	7e1b      	ldrb	r3, [r3, #24]
 8019bd0:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8019bd2:	687b      	ldr	r3, [r7, #4]
 8019bd4:	7e5b      	ldrb	r3, [r3, #25]
 8019bd6:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8019bd8:	687b      	ldr	r3, [r7, #4]
 8019bda:	7e9b      	ldrb	r3, [r3, #26]
 8019bdc:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8019bde:	687b      	ldr	r3, [r7, #4]
 8019be0:	7edb      	ldrb	r3, [r3, #27]
 8019be2:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8019be4:	7cfb      	ldrb	r3, [r7, #19]
 8019be6:	b29a      	uxth	r2, r3
 8019be8:	f107 0308 	add.w	r3, r7, #8
 8019bec:	4619      	mov	r1, r3
 8019bee:	208b      	movs	r0, #139	@ 0x8b
 8019bf0:	f000 fa26 	bl	801a040 <SUBGRF_WriteCommand>

        break;
 8019bf4:	e022      	b.n	8019c3c <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_GMSK:
        n = 5;
 8019bf6:	2305      	movs	r3, #5
 8019bf8:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8019bfa:	687b      	ldr	r3, [r7, #4]
 8019bfc:	685b      	ldr	r3, [r3, #4]
 8019bfe:	4a13      	ldr	r2, [pc, #76]	@ (8019c4c <SUBGRF_SetModulationParams+0x194>)
 8019c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8019c04:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8019c06:	697b      	ldr	r3, [r7, #20]
 8019c08:	0c1b      	lsrs	r3, r3, #16
 8019c0a:	b2db      	uxtb	r3, r3
 8019c0c:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8019c0e:	697b      	ldr	r3, [r7, #20]
 8019c10:	0a1b      	lsrs	r3, r3, #8
 8019c12:	b2db      	uxtb	r3, r3
 8019c14:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8019c16:	697b      	ldr	r3, [r7, #20]
 8019c18:	b2db      	uxtb	r3, r3
 8019c1a:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8019c1c:	687b      	ldr	r3, [r7, #4]
 8019c1e:	7b1b      	ldrb	r3, [r3, #12]
 8019c20:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8019c22:	687b      	ldr	r3, [r7, #4]
 8019c24:	7b5b      	ldrb	r3, [r3, #13]
 8019c26:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8019c28:	7cfb      	ldrb	r3, [r7, #19]
 8019c2a:	b29a      	uxth	r2, r3
 8019c2c:	f107 0308 	add.w	r3, r7, #8
 8019c30:	4619      	mov	r1, r3
 8019c32:	208b      	movs	r0, #139	@ 0x8b
 8019c34:	f000 fa04 	bl	801a040 <SUBGRF_WriteCommand>
        break;
 8019c38:	e000      	b.n	8019c3c <SUBGRF_SetModulationParams+0x184>
    default:
    case PACKET_TYPE_NONE:
      break;
 8019c3a:	bf00      	nop
    }
}
 8019c3c:	bf00      	nop
 8019c3e:	3718      	adds	r7, #24
 8019c40:	46bd      	mov	sp, r7
 8019c42:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8019c46:	bf00      	nop
 8019c48:	20001d81 	.word	0x20001d81
 8019c4c:	3d090000 	.word	0x3d090000
 8019c50:	01e84800 	.word	0x01e84800

08019c54 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8019c54:	b580      	push	{r7, lr}
 8019c56:	b086      	sub	sp, #24
 8019c58:	af00      	add	r7, sp, #0
 8019c5a:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8019c5c:	2300      	movs	r3, #0
 8019c5e:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8019c60:	f107 030c 	add.w	r3, r7, #12
 8019c64:	2200      	movs	r2, #0
 8019c66:	601a      	str	r2, [r3, #0]
 8019c68:	605a      	str	r2, [r3, #4]
 8019c6a:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8019c6c:	687b      	ldr	r3, [r7, #4]
 8019c6e:	781a      	ldrb	r2, [r3, #0]
 8019c70:	4b44      	ldr	r3, [pc, #272]	@ (8019d84 <SUBGRF_SetPacketParams+0x130>)
 8019c72:	781b      	ldrb	r3, [r3, #0]
 8019c74:	429a      	cmp	r2, r3
 8019c76:	d004      	beq.n	8019c82 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8019c78:	687b      	ldr	r3, [r7, #4]
 8019c7a:	781b      	ldrb	r3, [r3, #0]
 8019c7c:	4618      	mov	r0, r3
 8019c7e:	f7ff fe27 	bl	80198d0 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 8019c82:	687b      	ldr	r3, [r7, #4]
 8019c84:	781b      	ldrb	r3, [r3, #0]
 8019c86:	2b03      	cmp	r3, #3
 8019c88:	d878      	bhi.n	8019d7c <SUBGRF_SetPacketParams+0x128>
 8019c8a:	a201      	add	r2, pc, #4	@ (adr r2, 8019c90 <SUBGRF_SetPacketParams+0x3c>)
 8019c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019c90:	08019ca1 	.word	0x08019ca1
 8019c94:	08019d31 	.word	0x08019d31
 8019c98:	08019d25 	.word	0x08019d25
 8019c9c:	08019ca1 	.word	0x08019ca1
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8019ca0:	687b      	ldr	r3, [r7, #4]
 8019ca2:	7a5b      	ldrb	r3, [r3, #9]
 8019ca4:	2bf1      	cmp	r3, #241	@ 0xf1
 8019ca6:	d10a      	bne.n	8019cbe <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8019ca8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8019cac:	f7ff faaa 	bl	8019204 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8019cb0:	f248 0005 	movw	r0, #32773	@ 0x8005
 8019cb4:	f7ff fac6 	bl	8019244 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8019cb8:	2302      	movs	r3, #2
 8019cba:	75bb      	strb	r3, [r7, #22]
 8019cbc:	e011      	b.n	8019ce2 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8019cbe:	687b      	ldr	r3, [r7, #4]
 8019cc0:	7a5b      	ldrb	r3, [r3, #9]
 8019cc2:	2bf2      	cmp	r3, #242	@ 0xf2
 8019cc4:	d10a      	bne.n	8019cdc <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 8019cc6:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 8019cca:	f7ff fa9b 	bl	8019204 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8019cce:	f241 0021 	movw	r0, #4129	@ 0x1021
 8019cd2:	f7ff fab7 	bl	8019244 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 8019cd6:	2306      	movs	r3, #6
 8019cd8:	75bb      	strb	r3, [r7, #22]
 8019cda:	e002      	b.n	8019ce2 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8019cdc:	687b      	ldr	r3, [r7, #4]
 8019cde:	7a5b      	ldrb	r3, [r3, #9]
 8019ce0:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 8019ce2:	2309      	movs	r3, #9
 8019ce4:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8019ce6:	687b      	ldr	r3, [r7, #4]
 8019ce8:	885b      	ldrh	r3, [r3, #2]
 8019cea:	0a1b      	lsrs	r3, r3, #8
 8019cec:	b29b      	uxth	r3, r3
 8019cee:	b2db      	uxtb	r3, r3
 8019cf0:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8019cf2:	687b      	ldr	r3, [r7, #4]
 8019cf4:	885b      	ldrh	r3, [r3, #2]
 8019cf6:	b2db      	uxtb	r3, r3
 8019cf8:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8019cfa:	687b      	ldr	r3, [r7, #4]
 8019cfc:	791b      	ldrb	r3, [r3, #4]
 8019cfe:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8019d00:	687b      	ldr	r3, [r7, #4]
 8019d02:	795b      	ldrb	r3, [r3, #5]
 8019d04:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8019d06:	687b      	ldr	r3, [r7, #4]
 8019d08:	799b      	ldrb	r3, [r3, #6]
 8019d0a:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8019d0c:	687b      	ldr	r3, [r7, #4]
 8019d0e:	79db      	ldrb	r3, [r3, #7]
 8019d10:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8019d12:	687b      	ldr	r3, [r7, #4]
 8019d14:	7a1b      	ldrb	r3, [r3, #8]
 8019d16:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8019d18:	7dbb      	ldrb	r3, [r7, #22]
 8019d1a:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8019d1c:	687b      	ldr	r3, [r7, #4]
 8019d1e:	7a9b      	ldrb	r3, [r3, #10]
 8019d20:	753b      	strb	r3, [r7, #20]
        break;
 8019d22:	e022      	b.n	8019d6a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 8019d24:	2301      	movs	r3, #1
 8019d26:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8019d28:	687b      	ldr	r3, [r7, #4]
 8019d2a:	7b1b      	ldrb	r3, [r3, #12]
 8019d2c:	733b      	strb	r3, [r7, #12]
        break;
 8019d2e:	e01c      	b.n	8019d6a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 8019d30:	2306      	movs	r3, #6
 8019d32:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8019d34:	687b      	ldr	r3, [r7, #4]
 8019d36:	89db      	ldrh	r3, [r3, #14]
 8019d38:	0a1b      	lsrs	r3, r3, #8
 8019d3a:	b29b      	uxth	r3, r3
 8019d3c:	b2db      	uxtb	r3, r3
 8019d3e:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8019d40:	687b      	ldr	r3, [r7, #4]
 8019d42:	89db      	ldrh	r3, [r3, #14]
 8019d44:	b2db      	uxtb	r3, r3
 8019d46:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8019d48:	687b      	ldr	r3, [r7, #4]
 8019d4a:	7c1a      	ldrb	r2, [r3, #16]
 8019d4c:	4b0e      	ldr	r3, [pc, #56]	@ (8019d88 <SUBGRF_SetPacketParams+0x134>)
 8019d4e:	4611      	mov	r1, r2
 8019d50:	7019      	strb	r1, [r3, #0]
 8019d52:	4613      	mov	r3, r2
 8019d54:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 8019d56:	687b      	ldr	r3, [r7, #4]
 8019d58:	7c5b      	ldrb	r3, [r3, #17]
 8019d5a:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8019d5c:	687b      	ldr	r3, [r7, #4]
 8019d5e:	7c9b      	ldrb	r3, [r3, #18]
 8019d60:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8019d62:	687b      	ldr	r3, [r7, #4]
 8019d64:	7cdb      	ldrb	r3, [r3, #19]
 8019d66:	747b      	strb	r3, [r7, #17]
        break;
 8019d68:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8019d6a:	7dfb      	ldrb	r3, [r7, #23]
 8019d6c:	b29a      	uxth	r2, r3
 8019d6e:	f107 030c 	add.w	r3, r7, #12
 8019d72:	4619      	mov	r1, r3
 8019d74:	208c      	movs	r0, #140	@ 0x8c
 8019d76:	f000 f963 	bl	801a040 <SUBGRF_WriteCommand>
 8019d7a:	e000      	b.n	8019d7e <SUBGRF_SetPacketParams+0x12a>
        return;
 8019d7c:	bf00      	nop
}
 8019d7e:	3718      	adds	r7, #24
 8019d80:	46bd      	mov	sp, r7
 8019d82:	bd80      	pop	{r7, pc}
 8019d84:	20001d81 	.word	0x20001d81
 8019d88:	20001d82 	.word	0x20001d82

08019d8c <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8019d8c:	b580      	push	{r7, lr}
 8019d8e:	b084      	sub	sp, #16
 8019d90:	af00      	add	r7, sp, #0
 8019d92:	4603      	mov	r3, r0
 8019d94:	460a      	mov	r2, r1
 8019d96:	71fb      	strb	r3, [r7, #7]
 8019d98:	4613      	mov	r3, r2
 8019d9a:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8019d9c:	79fb      	ldrb	r3, [r7, #7]
 8019d9e:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8019da0:	79bb      	ldrb	r3, [r7, #6]
 8019da2:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8019da4:	f107 030c 	add.w	r3, r7, #12
 8019da8:	2202      	movs	r2, #2
 8019daa:	4619      	mov	r1, r3
 8019dac:	208f      	movs	r0, #143	@ 0x8f
 8019dae:	f000 f947 	bl	801a040 <SUBGRF_WriteCommand>
}
 8019db2:	bf00      	nop
 8019db4:	3710      	adds	r7, #16
 8019db6:	46bd      	mov	sp, r7
 8019db8:	bd80      	pop	{r7, pc}

08019dba <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 8019dba:	b580      	push	{r7, lr}
 8019dbc:	b082      	sub	sp, #8
 8019dbe:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 8019dc0:	2300      	movs	r3, #0
 8019dc2:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 8019dc4:	1d3b      	adds	r3, r7, #4
 8019dc6:	2201      	movs	r2, #1
 8019dc8:	4619      	mov	r1, r3
 8019dca:	2015      	movs	r0, #21
 8019dcc:	f000 f95a 	bl	801a084 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 8019dd0:	793b      	ldrb	r3, [r7, #4]
 8019dd2:	425b      	negs	r3, r3
 8019dd4:	105b      	asrs	r3, r3, #1
 8019dd6:	71fb      	strb	r3, [r7, #7]
    return rssi;
 8019dd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8019ddc:	4618      	mov	r0, r3
 8019dde:	3708      	adds	r7, #8
 8019de0:	46bd      	mov	sp, r7
 8019de2:	bd80      	pop	{r7, pc}

08019de4 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8019de4:	b580      	push	{r7, lr}
 8019de6:	b084      	sub	sp, #16
 8019de8:	af00      	add	r7, sp, #0
 8019dea:	6078      	str	r0, [r7, #4]
 8019dec:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 8019dee:	f107 030c 	add.w	r3, r7, #12
 8019df2:	2202      	movs	r2, #2
 8019df4:	4619      	mov	r1, r3
 8019df6:	2013      	movs	r0, #19
 8019df8:	f000 f944 	bl	801a084 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8019dfc:	f7ff fd84 	bl	8019908 <SUBGRF_GetPacketType>
 8019e00:	4603      	mov	r3, r0
 8019e02:	2b01      	cmp	r3, #1
 8019e04:	d10d      	bne.n	8019e22 <SUBGRF_GetRxBufferStatus+0x3e>
 8019e06:	4b0c      	ldr	r3, [pc, #48]	@ (8019e38 <SUBGRF_GetRxBufferStatus+0x54>)
 8019e08:	781b      	ldrb	r3, [r3, #0]
 8019e0a:	b2db      	uxtb	r3, r3
 8019e0c:	2b01      	cmp	r3, #1
 8019e0e:	d108      	bne.n	8019e22 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8019e10:	f240 7002 	movw	r0, #1794	@ 0x702
 8019e14:	f000 f878 	bl	8019f08 <SUBGRF_ReadRegister>
 8019e18:	4603      	mov	r3, r0
 8019e1a:	461a      	mov	r2, r3
 8019e1c:	687b      	ldr	r3, [r7, #4]
 8019e1e:	701a      	strb	r2, [r3, #0]
 8019e20:	e002      	b.n	8019e28 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 8019e22:	7b3a      	ldrb	r2, [r7, #12]
 8019e24:	687b      	ldr	r3, [r7, #4]
 8019e26:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 8019e28:	7b7a      	ldrb	r2, [r7, #13]
 8019e2a:	683b      	ldr	r3, [r7, #0]
 8019e2c:	701a      	strb	r2, [r3, #0]
}
 8019e2e:	bf00      	nop
 8019e30:	3710      	adds	r7, #16
 8019e32:	46bd      	mov	sp, r7
 8019e34:	bd80      	pop	{r7, pc}
 8019e36:	bf00      	nop
 8019e38:	20001d82 	.word	0x20001d82

08019e3c <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 8019e3c:	b580      	push	{r7, lr}
 8019e3e:	b084      	sub	sp, #16
 8019e40:	af00      	add	r7, sp, #0
 8019e42:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8019e44:	f107 030c 	add.w	r3, r7, #12
 8019e48:	2203      	movs	r2, #3
 8019e4a:	4619      	mov	r1, r3
 8019e4c:	2014      	movs	r0, #20
 8019e4e:	f000 f919 	bl	801a084 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 8019e52:	f7ff fd59 	bl	8019908 <SUBGRF_GetPacketType>
 8019e56:	4603      	mov	r3, r0
 8019e58:	461a      	mov	r2, r3
 8019e5a:	687b      	ldr	r3, [r7, #4]
 8019e5c:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 8019e5e:	687b      	ldr	r3, [r7, #4]
 8019e60:	781b      	ldrb	r3, [r3, #0]
 8019e62:	2b00      	cmp	r3, #0
 8019e64:	d002      	beq.n	8019e6c <SUBGRF_GetPacketStatus+0x30>
 8019e66:	2b01      	cmp	r3, #1
 8019e68:	d013      	beq.n	8019e92 <SUBGRF_GetPacketStatus+0x56>
 8019e6a:	e02a      	b.n	8019ec2 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8019e6c:	7b3a      	ldrb	r2, [r7, #12]
 8019e6e:	687b      	ldr	r3, [r7, #4]
 8019e70:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8019e72:	7b7b      	ldrb	r3, [r7, #13]
 8019e74:	425b      	negs	r3, r3
 8019e76:	105b      	asrs	r3, r3, #1
 8019e78:	b25a      	sxtb	r2, r3
 8019e7a:	687b      	ldr	r3, [r7, #4]
 8019e7c:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8019e7e:	7bbb      	ldrb	r3, [r7, #14]
 8019e80:	425b      	negs	r3, r3
 8019e82:	105b      	asrs	r3, r3, #1
 8019e84:	b25a      	sxtb	r2, r3
 8019e86:	687b      	ldr	r3, [r7, #4]
 8019e88:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 8019e8a:	687b      	ldr	r3, [r7, #4]
 8019e8c:	2200      	movs	r2, #0
 8019e8e:	609a      	str	r2, [r3, #8]
            break;
 8019e90:	e020      	b.n	8019ed4 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8019e92:	7b3b      	ldrb	r3, [r7, #12]
 8019e94:	425b      	negs	r3, r3
 8019e96:	105b      	asrs	r3, r3, #1
 8019e98:	b25a      	sxtb	r2, r3
 8019e9a:	687b      	ldr	r3, [r7, #4]
 8019e9c:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8019e9e:	7b7b      	ldrb	r3, [r7, #13]
 8019ea0:	b25b      	sxtb	r3, r3
 8019ea2:	3302      	adds	r3, #2
 8019ea4:	109b      	asrs	r3, r3, #2
 8019ea6:	b25a      	sxtb	r2, r3
 8019ea8:	687b      	ldr	r3, [r7, #4]
 8019eaa:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 8019eac:	7bbb      	ldrb	r3, [r7, #14]
 8019eae:	425b      	negs	r3, r3
 8019eb0:	105b      	asrs	r3, r3, #1
 8019eb2:	b25a      	sxtb	r2, r3
 8019eb4:	687b      	ldr	r3, [r7, #4]
 8019eb6:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8019eb8:	4b08      	ldr	r3, [pc, #32]	@ (8019edc <SUBGRF_GetPacketStatus+0xa0>)
 8019eba:	681a      	ldr	r2, [r3, #0]
 8019ebc:	687b      	ldr	r3, [r7, #4]
 8019ebe:	611a      	str	r2, [r3, #16]
            break;
 8019ec0:	e008      	b.n	8019ed4 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 8019ec2:	2214      	movs	r2, #20
 8019ec4:	2100      	movs	r1, #0
 8019ec6:	6878      	ldr	r0, [r7, #4]
 8019ec8:	f000 fbf3 	bl	801a6b2 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8019ecc:	687b      	ldr	r3, [r7, #4]
 8019ece:	220f      	movs	r2, #15
 8019ed0:	701a      	strb	r2, [r3, #0]
            break;
 8019ed2:	bf00      	nop
    }
}
 8019ed4:	bf00      	nop
 8019ed6:	3710      	adds	r7, #16
 8019ed8:	46bd      	mov	sp, r7
 8019eda:	bd80      	pop	{r7, pc}
 8019edc:	20001d84 	.word	0x20001d84

08019ee0 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8019ee0:	b580      	push	{r7, lr}
 8019ee2:	b082      	sub	sp, #8
 8019ee4:	af00      	add	r7, sp, #0
 8019ee6:	4603      	mov	r3, r0
 8019ee8:	460a      	mov	r2, r1
 8019eea:	80fb      	strh	r3, [r7, #6]
 8019eec:	4613      	mov	r3, r2
 8019eee:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8019ef0:	1d7a      	adds	r2, r7, #5
 8019ef2:	88f9      	ldrh	r1, [r7, #6]
 8019ef4:	2301      	movs	r3, #1
 8019ef6:	4803      	ldr	r0, [pc, #12]	@ (8019f04 <SUBGRF_WriteRegister+0x24>)
 8019ef8:	f7ed fbfe 	bl	80076f8 <HAL_SUBGHZ_WriteRegisters>
}
 8019efc:	bf00      	nop
 8019efe:	3708      	adds	r7, #8
 8019f00:	46bd      	mov	sp, r7
 8019f02:	bd80      	pop	{r7, pc}
 8019f04:	200003e0 	.word	0x200003e0

08019f08 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8019f08:	b580      	push	{r7, lr}
 8019f0a:	b084      	sub	sp, #16
 8019f0c:	af00      	add	r7, sp, #0
 8019f0e:	4603      	mov	r3, r0
 8019f10:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8019f12:	f107 020f 	add.w	r2, r7, #15
 8019f16:	88f9      	ldrh	r1, [r7, #6]
 8019f18:	2301      	movs	r3, #1
 8019f1a:	4804      	ldr	r0, [pc, #16]	@ (8019f2c <SUBGRF_ReadRegister+0x24>)
 8019f1c:	f7ed fc4b 	bl	80077b6 <HAL_SUBGHZ_ReadRegisters>
    return data;
 8019f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8019f22:	4618      	mov	r0, r3
 8019f24:	3710      	adds	r7, #16
 8019f26:	46bd      	mov	sp, r7
 8019f28:	bd80      	pop	{r7, pc}
 8019f2a:	bf00      	nop
 8019f2c:	200003e0 	.word	0x200003e0

08019f30 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8019f30:	b580      	push	{r7, lr}
 8019f32:	b086      	sub	sp, #24
 8019f34:	af00      	add	r7, sp, #0
 8019f36:	4603      	mov	r3, r0
 8019f38:	6039      	str	r1, [r7, #0]
 8019f3a:	80fb      	strh	r3, [r7, #6]
 8019f3c:	4613      	mov	r3, r2
 8019f3e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019f40:	f3ef 8310 	mrs	r3, PRIMASK
 8019f44:	60fb      	str	r3, [r7, #12]
  return(result);
 8019f46:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8019f48:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019f4a:	b672      	cpsid	i
}
 8019f4c:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8019f4e:	88bb      	ldrh	r3, [r7, #4]
 8019f50:	88f9      	ldrh	r1, [r7, #6]
 8019f52:	683a      	ldr	r2, [r7, #0]
 8019f54:	4806      	ldr	r0, [pc, #24]	@ (8019f70 <SUBGRF_WriteRegisters+0x40>)
 8019f56:	f7ed fbcf 	bl	80076f8 <HAL_SUBGHZ_WriteRegisters>
 8019f5a:	697b      	ldr	r3, [r7, #20]
 8019f5c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019f5e:	693b      	ldr	r3, [r7, #16]
 8019f60:	f383 8810 	msr	PRIMASK, r3
}
 8019f64:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8019f66:	bf00      	nop
 8019f68:	3718      	adds	r7, #24
 8019f6a:	46bd      	mov	sp, r7
 8019f6c:	bd80      	pop	{r7, pc}
 8019f6e:	bf00      	nop
 8019f70:	200003e0 	.word	0x200003e0

08019f74 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8019f74:	b580      	push	{r7, lr}
 8019f76:	b086      	sub	sp, #24
 8019f78:	af00      	add	r7, sp, #0
 8019f7a:	4603      	mov	r3, r0
 8019f7c:	6039      	str	r1, [r7, #0]
 8019f7e:	80fb      	strh	r3, [r7, #6]
 8019f80:	4613      	mov	r3, r2
 8019f82:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019f84:	f3ef 8310 	mrs	r3, PRIMASK
 8019f88:	60fb      	str	r3, [r7, #12]
  return(result);
 8019f8a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8019f8c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019f8e:	b672      	cpsid	i
}
 8019f90:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 8019f92:	88bb      	ldrh	r3, [r7, #4]
 8019f94:	88f9      	ldrh	r1, [r7, #6]
 8019f96:	683a      	ldr	r2, [r7, #0]
 8019f98:	4806      	ldr	r0, [pc, #24]	@ (8019fb4 <SUBGRF_ReadRegisters+0x40>)
 8019f9a:	f7ed fc0c 	bl	80077b6 <HAL_SUBGHZ_ReadRegisters>
 8019f9e:	697b      	ldr	r3, [r7, #20]
 8019fa0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019fa2:	693b      	ldr	r3, [r7, #16]
 8019fa4:	f383 8810 	msr	PRIMASK, r3
}
 8019fa8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8019faa:	bf00      	nop
 8019fac:	3718      	adds	r7, #24
 8019fae:	46bd      	mov	sp, r7
 8019fb0:	bd80      	pop	{r7, pc}
 8019fb2:	bf00      	nop
 8019fb4:	200003e0 	.word	0x200003e0

08019fb8 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8019fb8:	b580      	push	{r7, lr}
 8019fba:	b086      	sub	sp, #24
 8019fbc:	af00      	add	r7, sp, #0
 8019fbe:	4603      	mov	r3, r0
 8019fc0:	6039      	str	r1, [r7, #0]
 8019fc2:	71fb      	strb	r3, [r7, #7]
 8019fc4:	4613      	mov	r3, r2
 8019fc6:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019fc8:	f3ef 8310 	mrs	r3, PRIMASK
 8019fcc:	60fb      	str	r3, [r7, #12]
  return(result);
 8019fce:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8019fd0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019fd2:	b672      	cpsid	i
}
 8019fd4:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8019fd6:	79bb      	ldrb	r3, [r7, #6]
 8019fd8:	b29b      	uxth	r3, r3
 8019fda:	79f9      	ldrb	r1, [r7, #7]
 8019fdc:	683a      	ldr	r2, [r7, #0]
 8019fde:	4806      	ldr	r0, [pc, #24]	@ (8019ff8 <SUBGRF_WriteBuffer+0x40>)
 8019fe0:	f7ed fcfd 	bl	80079de <HAL_SUBGHZ_WriteBuffer>
 8019fe4:	697b      	ldr	r3, [r7, #20]
 8019fe6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019fe8:	693b      	ldr	r3, [r7, #16]
 8019fea:	f383 8810 	msr	PRIMASK, r3
}
 8019fee:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8019ff0:	bf00      	nop
 8019ff2:	3718      	adds	r7, #24
 8019ff4:	46bd      	mov	sp, r7
 8019ff6:	bd80      	pop	{r7, pc}
 8019ff8:	200003e0 	.word	0x200003e0

08019ffc <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8019ffc:	b580      	push	{r7, lr}
 8019ffe:	b086      	sub	sp, #24
 801a000:	af00      	add	r7, sp, #0
 801a002:	4603      	mov	r3, r0
 801a004:	6039      	str	r1, [r7, #0]
 801a006:	71fb      	strb	r3, [r7, #7]
 801a008:	4613      	mov	r3, r2
 801a00a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a00c:	f3ef 8310 	mrs	r3, PRIMASK
 801a010:	60fb      	str	r3, [r7, #12]
  return(result);
 801a012:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801a014:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a016:	b672      	cpsid	i
}
 801a018:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801a01a:	79bb      	ldrb	r3, [r7, #6]
 801a01c:	b29b      	uxth	r3, r3
 801a01e:	79f9      	ldrb	r1, [r7, #7]
 801a020:	683a      	ldr	r2, [r7, #0]
 801a022:	4806      	ldr	r0, [pc, #24]	@ (801a03c <SUBGRF_ReadBuffer+0x40>)
 801a024:	f7ed fd2e 	bl	8007a84 <HAL_SUBGHZ_ReadBuffer>
 801a028:	697b      	ldr	r3, [r7, #20]
 801a02a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a02c:	693b      	ldr	r3, [r7, #16]
 801a02e:	f383 8810 	msr	PRIMASK, r3
}
 801a032:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801a034:	bf00      	nop
 801a036:	3718      	adds	r7, #24
 801a038:	46bd      	mov	sp, r7
 801a03a:	bd80      	pop	{r7, pc}
 801a03c:	200003e0 	.word	0x200003e0

0801a040 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801a040:	b580      	push	{r7, lr}
 801a042:	b086      	sub	sp, #24
 801a044:	af00      	add	r7, sp, #0
 801a046:	4603      	mov	r3, r0
 801a048:	6039      	str	r1, [r7, #0]
 801a04a:	71fb      	strb	r3, [r7, #7]
 801a04c:	4613      	mov	r3, r2
 801a04e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a050:	f3ef 8310 	mrs	r3, PRIMASK
 801a054:	60fb      	str	r3, [r7, #12]
  return(result);
 801a056:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801a058:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a05a:	b672      	cpsid	i
}
 801a05c:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 801a05e:	88bb      	ldrh	r3, [r7, #4]
 801a060:	79f9      	ldrb	r1, [r7, #7]
 801a062:	683a      	ldr	r2, [r7, #0]
 801a064:	4806      	ldr	r0, [pc, #24]	@ (801a080 <SUBGRF_WriteCommand+0x40>)
 801a066:	f7ed fc07 	bl	8007878 <HAL_SUBGHZ_ExecSetCmd>
 801a06a:	697b      	ldr	r3, [r7, #20]
 801a06c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a06e:	693b      	ldr	r3, [r7, #16]
 801a070:	f383 8810 	msr	PRIMASK, r3
}
 801a074:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801a076:	bf00      	nop
 801a078:	3718      	adds	r7, #24
 801a07a:	46bd      	mov	sp, r7
 801a07c:	bd80      	pop	{r7, pc}
 801a07e:	bf00      	nop
 801a080:	200003e0 	.word	0x200003e0

0801a084 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801a084:	b580      	push	{r7, lr}
 801a086:	b086      	sub	sp, #24
 801a088:	af00      	add	r7, sp, #0
 801a08a:	4603      	mov	r3, r0
 801a08c:	6039      	str	r1, [r7, #0]
 801a08e:	71fb      	strb	r3, [r7, #7]
 801a090:	4613      	mov	r3, r2
 801a092:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a094:	f3ef 8310 	mrs	r3, PRIMASK
 801a098:	60fb      	str	r3, [r7, #12]
  return(result);
 801a09a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801a09c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a09e:	b672      	cpsid	i
}
 801a0a0:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 801a0a2:	88bb      	ldrh	r3, [r7, #4]
 801a0a4:	79f9      	ldrb	r1, [r7, #7]
 801a0a6:	683a      	ldr	r2, [r7, #0]
 801a0a8:	4806      	ldr	r0, [pc, #24]	@ (801a0c4 <SUBGRF_ReadCommand+0x40>)
 801a0aa:	f7ed fc44 	bl	8007936 <HAL_SUBGHZ_ExecGetCmd>
 801a0ae:	697b      	ldr	r3, [r7, #20]
 801a0b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a0b2:	693b      	ldr	r3, [r7, #16]
 801a0b4:	f383 8810 	msr	PRIMASK, r3
}
 801a0b8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801a0ba:	bf00      	nop
 801a0bc:	3718      	adds	r7, #24
 801a0be:	46bd      	mov	sp, r7
 801a0c0:	bd80      	pop	{r7, pc}
 801a0c2:	bf00      	nop
 801a0c4:	200003e0 	.word	0x200003e0

0801a0c8 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801a0c8:	b580      	push	{r7, lr}
 801a0ca:	b084      	sub	sp, #16
 801a0cc:	af00      	add	r7, sp, #0
 801a0ce:	4603      	mov	r3, r0
 801a0d0:	460a      	mov	r2, r1
 801a0d2:	71fb      	strb	r3, [r7, #7]
 801a0d4:	4613      	mov	r3, r2
 801a0d6:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801a0d8:	2301      	movs	r3, #1
 801a0da:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801a0dc:	79bb      	ldrb	r3, [r7, #6]
 801a0de:	2b01      	cmp	r3, #1
 801a0e0:	d10d      	bne.n	801a0fe <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801a0e2:	79fb      	ldrb	r3, [r7, #7]
 801a0e4:	2b01      	cmp	r3, #1
 801a0e6:	d104      	bne.n	801a0f2 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801a0e8:	2302      	movs	r3, #2
 801a0ea:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801a0ec:	2004      	movs	r0, #4
 801a0ee:	f000 f8df 	bl	801a2b0 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801a0f2:	79fb      	ldrb	r3, [r7, #7]
 801a0f4:	2b02      	cmp	r3, #2
 801a0f6:	d107      	bne.n	801a108 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801a0f8:	2303      	movs	r3, #3
 801a0fa:	73fb      	strb	r3, [r7, #15]
 801a0fc:	e004      	b.n	801a108 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801a0fe:	79bb      	ldrb	r3, [r7, #6]
 801a100:	2b00      	cmp	r3, #0
 801a102:	d101      	bne.n	801a108 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801a104:	2301      	movs	r3, #1
 801a106:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801a108:	7bfb      	ldrb	r3, [r7, #15]
 801a10a:	4618      	mov	r0, r3
 801a10c:	f7f0 fd6b 	bl	800abe6 <RBI_ConfigRFSwitch>
}
 801a110:	bf00      	nop
 801a112:	3710      	adds	r7, #16
 801a114:	46bd      	mov	sp, r7
 801a116:	bd80      	pop	{r7, pc}

0801a118 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 801a118:	b580      	push	{r7, lr}
 801a11a:	b084      	sub	sp, #16
 801a11c:	af00      	add	r7, sp, #0
 801a11e:	4603      	mov	r3, r0
 801a120:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801a122:	2301      	movs	r3, #1
 801a124:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801a126:	f7f0 fd6c 	bl	800ac02 <RBI_GetTxConfig>
 801a12a:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801a12c:	68bb      	ldr	r3, [r7, #8]
 801a12e:	2b02      	cmp	r3, #2
 801a130:	d016      	beq.n	801a160 <SUBGRF_SetRfTxPower+0x48>
 801a132:	68bb      	ldr	r3, [r7, #8]
 801a134:	2b02      	cmp	r3, #2
 801a136:	dc16      	bgt.n	801a166 <SUBGRF_SetRfTxPower+0x4e>
 801a138:	68bb      	ldr	r3, [r7, #8]
 801a13a:	2b00      	cmp	r3, #0
 801a13c:	d003      	beq.n	801a146 <SUBGRF_SetRfTxPower+0x2e>
 801a13e:	68bb      	ldr	r3, [r7, #8]
 801a140:	2b01      	cmp	r3, #1
 801a142:	d00a      	beq.n	801a15a <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801a144:	e00f      	b.n	801a166 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801a146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a14a:	2b0f      	cmp	r3, #15
 801a14c:	dd02      	ble.n	801a154 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801a14e:	2302      	movs	r3, #2
 801a150:	73fb      	strb	r3, [r7, #15]
            break;
 801a152:	e009      	b.n	801a168 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801a154:	2301      	movs	r3, #1
 801a156:	73fb      	strb	r3, [r7, #15]
            break;
 801a158:	e006      	b.n	801a168 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801a15a:	2301      	movs	r3, #1
 801a15c:	73fb      	strb	r3, [r7, #15]
            break;
 801a15e:	e003      	b.n	801a168 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801a160:	2302      	movs	r3, #2
 801a162:	73fb      	strb	r3, [r7, #15]
            break;
 801a164:	e000      	b.n	801a168 <SUBGRF_SetRfTxPower+0x50>
            break;
 801a166:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801a168:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801a16c:	7bfb      	ldrb	r3, [r7, #15]
 801a16e:	2202      	movs	r2, #2
 801a170:	4618      	mov	r0, r3
 801a172:	f7ff fbd3 	bl	801991c <SUBGRF_SetTxParams>

    return paSelect;
 801a176:	7bfb      	ldrb	r3, [r7, #15]
}
 801a178:	4618      	mov	r0, r3
 801a17a:	3710      	adds	r7, #16
 801a17c:	46bd      	mov	sp, r7
 801a17e:	bd80      	pop	{r7, pc}

0801a180 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801a180:	b480      	push	{r7}
 801a182:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 801a184:	2301      	movs	r3, #1
}
 801a186:	4618      	mov	r0, r3
 801a188:	46bd      	mov	sp, r7
 801a18a:	bc80      	pop	{r7}
 801a18c:	4770      	bx	lr
	...

0801a190 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801a190:	b580      	push	{r7, lr}
 801a192:	b082      	sub	sp, #8
 801a194:	af00      	add	r7, sp, #0
 801a196:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801a198:	4b03      	ldr	r3, [pc, #12]	@ (801a1a8 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801a19a:	681b      	ldr	r3, [r3, #0]
 801a19c:	2001      	movs	r0, #1
 801a19e:	4798      	blx	r3
}
 801a1a0:	bf00      	nop
 801a1a2:	3708      	adds	r7, #8
 801a1a4:	46bd      	mov	sp, r7
 801a1a6:	bd80      	pop	{r7, pc}
 801a1a8:	20001d8c 	.word	0x20001d8c

0801a1ac <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801a1ac:	b580      	push	{r7, lr}
 801a1ae:	b082      	sub	sp, #8
 801a1b0:	af00      	add	r7, sp, #0
 801a1b2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801a1b4:	4b03      	ldr	r3, [pc, #12]	@ (801a1c4 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801a1b6:	681b      	ldr	r3, [r3, #0]
 801a1b8:	2002      	movs	r0, #2
 801a1ba:	4798      	blx	r3
}
 801a1bc:	bf00      	nop
 801a1be:	3708      	adds	r7, #8
 801a1c0:	46bd      	mov	sp, r7
 801a1c2:	bd80      	pop	{r7, pc}
 801a1c4:	20001d8c 	.word	0x20001d8c

0801a1c8 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801a1c8:	b580      	push	{r7, lr}
 801a1ca:	b082      	sub	sp, #8
 801a1cc:	af00      	add	r7, sp, #0
 801a1ce:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801a1d0:	4b03      	ldr	r3, [pc, #12]	@ (801a1e0 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801a1d2:	681b      	ldr	r3, [r3, #0]
 801a1d4:	2040      	movs	r0, #64	@ 0x40
 801a1d6:	4798      	blx	r3
}
 801a1d8:	bf00      	nop
 801a1da:	3708      	adds	r7, #8
 801a1dc:	46bd      	mov	sp, r7
 801a1de:	bd80      	pop	{r7, pc}
 801a1e0:	20001d8c 	.word	0x20001d8c

0801a1e4 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801a1e4:	b580      	push	{r7, lr}
 801a1e6:	b082      	sub	sp, #8
 801a1e8:	af00      	add	r7, sp, #0
 801a1ea:	6078      	str	r0, [r7, #4]
 801a1ec:	460b      	mov	r3, r1
 801a1ee:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801a1f0:	78fb      	ldrb	r3, [r7, #3]
 801a1f2:	2b00      	cmp	r3, #0
 801a1f4:	d002      	beq.n	801a1fc <HAL_SUBGHZ_CADStatusCallback+0x18>
 801a1f6:	2b01      	cmp	r3, #1
 801a1f8:	d005      	beq.n	801a206 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801a1fa:	e00a      	b.n	801a212 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801a1fc:	4b07      	ldr	r3, [pc, #28]	@ (801a21c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801a1fe:	681b      	ldr	r3, [r3, #0]
 801a200:	2080      	movs	r0, #128	@ 0x80
 801a202:	4798      	blx	r3
            break;
 801a204:	e005      	b.n	801a212 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801a206:	4b05      	ldr	r3, [pc, #20]	@ (801a21c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801a208:	681b      	ldr	r3, [r3, #0]
 801a20a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 801a20e:	4798      	blx	r3
            break;
 801a210:	bf00      	nop
    }
}
 801a212:	bf00      	nop
 801a214:	3708      	adds	r7, #8
 801a216:	46bd      	mov	sp, r7
 801a218:	bd80      	pop	{r7, pc}
 801a21a:	bf00      	nop
 801a21c:	20001d8c 	.word	0x20001d8c

0801a220 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801a220:	b580      	push	{r7, lr}
 801a222:	b082      	sub	sp, #8
 801a224:	af00      	add	r7, sp, #0
 801a226:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801a228:	4b04      	ldr	r3, [pc, #16]	@ (801a23c <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801a22a:	681b      	ldr	r3, [r3, #0]
 801a22c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801a230:	4798      	blx	r3
}
 801a232:	bf00      	nop
 801a234:	3708      	adds	r7, #8
 801a236:	46bd      	mov	sp, r7
 801a238:	bd80      	pop	{r7, pc}
 801a23a:	bf00      	nop
 801a23c:	20001d8c 	.word	0x20001d8c

0801a240 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801a240:	b580      	push	{r7, lr}
 801a242:	b082      	sub	sp, #8
 801a244:	af00      	add	r7, sp, #0
 801a246:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801a248:	4b03      	ldr	r3, [pc, #12]	@ (801a258 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801a24a:	681b      	ldr	r3, [r3, #0]
 801a24c:	2020      	movs	r0, #32
 801a24e:	4798      	blx	r3
}
 801a250:	bf00      	nop
 801a252:	3708      	adds	r7, #8
 801a254:	46bd      	mov	sp, r7
 801a256:	bd80      	pop	{r7, pc}
 801a258:	20001d8c 	.word	0x20001d8c

0801a25c <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801a25c:	b580      	push	{r7, lr}
 801a25e:	b082      	sub	sp, #8
 801a260:	af00      	add	r7, sp, #0
 801a262:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801a264:	4b03      	ldr	r3, [pc, #12]	@ (801a274 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801a266:	681b      	ldr	r3, [r3, #0]
 801a268:	2004      	movs	r0, #4
 801a26a:	4798      	blx	r3
}
 801a26c:	bf00      	nop
 801a26e:	3708      	adds	r7, #8
 801a270:	46bd      	mov	sp, r7
 801a272:	bd80      	pop	{r7, pc}
 801a274:	20001d8c 	.word	0x20001d8c

0801a278 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801a278:	b580      	push	{r7, lr}
 801a27a:	b082      	sub	sp, #8
 801a27c:	af00      	add	r7, sp, #0
 801a27e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801a280:	4b03      	ldr	r3, [pc, #12]	@ (801a290 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801a282:	681b      	ldr	r3, [r3, #0]
 801a284:	2008      	movs	r0, #8
 801a286:	4798      	blx	r3
}
 801a288:	bf00      	nop
 801a28a:	3708      	adds	r7, #8
 801a28c:	46bd      	mov	sp, r7
 801a28e:	bd80      	pop	{r7, pc}
 801a290:	20001d8c 	.word	0x20001d8c

0801a294 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801a294:	b580      	push	{r7, lr}
 801a296:	b082      	sub	sp, #8
 801a298:	af00      	add	r7, sp, #0
 801a29a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801a29c:	4b03      	ldr	r3, [pc, #12]	@ (801a2ac <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801a29e:	681b      	ldr	r3, [r3, #0]
 801a2a0:	2010      	movs	r0, #16
 801a2a2:	4798      	blx	r3
}
 801a2a4:	bf00      	nop
 801a2a6:	3708      	adds	r7, #8
 801a2a8:	46bd      	mov	sp, r7
 801a2aa:	bd80      	pop	{r7, pc}
 801a2ac:	20001d8c 	.word	0x20001d8c

0801a2b0 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801a2b0:	b580      	push	{r7, lr}
 801a2b2:	b084      	sub	sp, #16
 801a2b4:	af00      	add	r7, sp, #0
 801a2b6:	4603      	mov	r3, r0
 801a2b8:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801a2ba:	f7f0 fcb0 	bl	800ac1e <RBI_IsDCDC>
 801a2be:	4603      	mov	r3, r0
 801a2c0:	2b01      	cmp	r3, #1
 801a2c2:	d112      	bne.n	801a2ea <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801a2c4:	f640 1023 	movw	r0, #2339	@ 0x923
 801a2c8:	f7ff fe1e 	bl	8019f08 <SUBGRF_ReadRegister>
 801a2cc:	4603      	mov	r3, r0
 801a2ce:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801a2d0:	7bfb      	ldrb	r3, [r7, #15]
 801a2d2:	f023 0306 	bic.w	r3, r3, #6
 801a2d6:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801a2d8:	7bfa      	ldrb	r2, [r7, #15]
 801a2da:	79fb      	ldrb	r3, [r7, #7]
 801a2dc:	4313      	orrs	r3, r2
 801a2de:	b2db      	uxtb	r3, r3
 801a2e0:	4619      	mov	r1, r3
 801a2e2:	f640 1023 	movw	r0, #2339	@ 0x923
 801a2e6:	f7ff fdfb 	bl	8019ee0 <SUBGRF_WriteRegister>
  }
}
 801a2ea:	bf00      	nop
 801a2ec:	3710      	adds	r7, #16
 801a2ee:	46bd      	mov	sp, r7
 801a2f0:	bd80      	pop	{r7, pc}
	...

0801a2f4 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 801a2f4:	b480      	push	{r7}
 801a2f6:	b085      	sub	sp, #20
 801a2f8:	af00      	add	r7, sp, #0
 801a2fa:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801a2fc:	687b      	ldr	r3, [r7, #4]
 801a2fe:	2b00      	cmp	r3, #0
 801a300:	d101      	bne.n	801a306 <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801a302:	231f      	movs	r3, #31
 801a304:	e017      	b.n	801a336 <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801a306:	2300      	movs	r3, #0
 801a308:	73fb      	strb	r3, [r7, #15]
 801a30a:	e00f      	b.n	801a32c <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801a30c:	7bfb      	ldrb	r3, [r7, #15]
 801a30e:	4a0c      	ldr	r2, [pc, #48]	@ (801a340 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801a310:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801a314:	687a      	ldr	r2, [r7, #4]
 801a316:	429a      	cmp	r2, r3
 801a318:	d205      	bcs.n	801a326 <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801a31a:	7bfb      	ldrb	r3, [r7, #15]
 801a31c:	4a08      	ldr	r2, [pc, #32]	@ (801a340 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801a31e:	00db      	lsls	r3, r3, #3
 801a320:	4413      	add	r3, r2
 801a322:	791b      	ldrb	r3, [r3, #4]
 801a324:	e007      	b.n	801a336 <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801a326:	7bfb      	ldrb	r3, [r7, #15]
 801a328:	3301      	adds	r3, #1
 801a32a:	73fb      	strb	r3, [r7, #15]
 801a32c:	7bfb      	ldrb	r3, [r7, #15]
 801a32e:	2b15      	cmp	r3, #21
 801a330:	d9ec      	bls.n	801a30c <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 801a332:	bf00      	nop
 801a334:	e7fd      	b.n	801a332 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 801a336:	4618      	mov	r0, r3
 801a338:	3714      	adds	r7, #20
 801a33a:	46bd      	mov	sp, r7
 801a33c:	bc80      	pop	{r7}
 801a33e:	4770      	bx	lr
 801a340:	0801f5a4 	.word	0x0801f5a4

0801a344 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801a344:	b580      	push	{r7, lr}
 801a346:	b08a      	sub	sp, #40	@ 0x28
 801a348:	af00      	add	r7, sp, #0
 801a34a:	6078      	str	r0, [r7, #4]
 801a34c:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 801a34e:	4b35      	ldr	r3, [pc, #212]	@ (801a424 <SUBGRF_GetCFO+0xe0>)
 801a350:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 801a352:	f640 0007 	movw	r0, #2055	@ 0x807
 801a356:	f7ff fdd7 	bl	8019f08 <SUBGRF_ReadRegister>
 801a35a:	4603      	mov	r3, r0
 801a35c:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 801a35e:	7ffb      	ldrb	r3, [r7, #31]
 801a360:	08db      	lsrs	r3, r3, #3
 801a362:	b2db      	uxtb	r3, r3
 801a364:	f003 0303 	and.w	r3, r3, #3
 801a368:	3328      	adds	r3, #40	@ 0x28
 801a36a:	443b      	add	r3, r7
 801a36c:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801a370:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 801a372:	7ffb      	ldrb	r3, [r7, #31]
 801a374:	f003 0307 	and.w	r3, r3, #7
 801a378:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp - 1 )));
 801a37a:	7fba      	ldrb	r2, [r7, #30]
 801a37c:	7f7b      	ldrb	r3, [r7, #29]
 801a37e:	3b01      	subs	r3, #1
 801a380:	fa02 f303 	lsl.w	r3, r2, r3
 801a384:	461a      	mov	r2, r3
 801a386:	4b28      	ldr	r3, [pc, #160]	@ (801a428 <SUBGRF_GetCFO+0xe4>)
 801a388:	fbb3 f3f2 	udiv	r3, r3, r2
 801a38c:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 801a38e:	69ba      	ldr	r2, [r7, #24]
 801a390:	687b      	ldr	r3, [r7, #4]
 801a392:	fbb2 f3f3 	udiv	r3, r2, r3
 801a396:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 801a398:	2301      	movs	r3, #1
 801a39a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 801a39e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a3a2:	697a      	ldr	r2, [r7, #20]
 801a3a4:	fb02 f303 	mul.w	r3, r2, r3
 801a3a8:	2b07      	cmp	r3, #7
 801a3aa:	d802      	bhi.n	801a3b2 <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 801a3ac:	2302      	movs	r3, #2
 801a3ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 801a3b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a3b6:	697a      	ldr	r2, [r7, #20]
 801a3b8:	fb02 f303 	mul.w	r3, r2, r3
 801a3bc:	2b03      	cmp	r3, #3
 801a3be:	d802      	bhi.n	801a3c6 <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 801a3c0:	2304      	movs	r3, #4
 801a3c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 801a3c6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801a3ca:	69bb      	ldr	r3, [r7, #24]
 801a3cc:	fb02 f303 	mul.w	r3, r2, r3
 801a3d0:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 801a3d2:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 801a3d6:	f7ff fd97 	bl	8019f08 <SUBGRF_ReadRegister>
 801a3da:	4603      	mov	r3, r0
 801a3dc:	021b      	lsls	r3, r3, #8
 801a3de:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 801a3e2:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 801a3e4:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 801a3e8:	f7ff fd8e 	bl	8019f08 <SUBGRF_ReadRegister>
 801a3ec:	4603      	mov	r3, r0
 801a3ee:	461a      	mov	r2, r3
 801a3f0:	6a3b      	ldr	r3, [r7, #32]
 801a3f2:	4313      	orrs	r3, r2
 801a3f4:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 801a3f6:	6a3b      	ldr	r3, [r7, #32]
 801a3f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801a3fc:	2b00      	cmp	r3, #0
 801a3fe:	d005      	beq.n	801a40c <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 801a400:	6a3b      	ldr	r3, [r7, #32]
 801a402:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801a406:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 801a40a:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 801a40c:	693b      	ldr	r3, [r7, #16]
 801a40e:	095b      	lsrs	r3, r3, #5
 801a410:	6a3a      	ldr	r2, [r7, #32]
 801a412:	fb02 f303 	mul.w	r3, r2, r3
 801a416:	11da      	asrs	r2, r3, #7
 801a418:	683b      	ldr	r3, [r7, #0]
 801a41a:	601a      	str	r2, [r3, #0]
}
 801a41c:	bf00      	nop
 801a41e:	3728      	adds	r7, #40	@ 0x28
 801a420:	46bd      	mov	sp, r7
 801a422:	bd80      	pop	{r7, pc}
 801a424:	0c0a0804 	.word	0x0c0a0804
 801a428:	01e84800 	.word	0x01e84800

0801a42c <RFW_TransmitLongPacket>:
static void RFW_GetPayload( uint8_t Offset, uint8_t Length );
#endif

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout, void (*TxLongPacketGetNextChunkCb) (uint8_t** buffer, uint8_t buffer_size) )
{
 801a42c:	b480      	push	{r7}
 801a42e:	b087      	sub	sp, #28
 801a430:	af00      	add	r7, sp, #0
 801a432:	4603      	mov	r3, r0
 801a434:	60b9      	str	r1, [r7, #8]
 801a436:	607a      	str	r2, [r7, #4]
 801a438:	81fb      	strh	r3, [r7, #14]
  int32_t status=0;
 801a43a:	2300      	movs	r3, #0
 801a43c:	617b      	str	r3, [r7, #20]
        default:
            break;
    }
  }
#else
  status= -1;
 801a43e:	f04f 33ff 	mov.w	r3, #4294967295
 801a442:	617b      	str	r3, [r7, #20]
#endif
  return status;
 801a444:	697b      	ldr	r3, [r7, #20]
}
 801a446:	4618      	mov	r0, r3
 801a448:	371c      	adds	r7, #28
 801a44a:	46bd      	mov	sp, r7
 801a44c:	bc80      	pop	{r7}
 801a44e:	4770      	bx	lr

0801a450 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout, void (*RxLongPacketStoreChunkCb) (uint8_t* buffer, uint8_t chunk_size) )
{
 801a450:	b480      	push	{r7}
 801a452:	b087      	sub	sp, #28
 801a454:	af00      	add	r7, sp, #0
 801a456:	4603      	mov	r3, r0
 801a458:	60b9      	str	r1, [r7, #8]
 801a45a:	607a      	str	r2, [r7, #4]
 801a45c:	73fb      	strb	r3, [r7, #15]
  int32_t status=0;
 801a45e:	2300      	movs	r3, #0
 801a460:	617b      	str	r3, [r7, #20]
    {
      SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
    }
  }
#else
  status= -1;
 801a462:	f04f 33ff 	mov.w	r3, #4294967295
 801a466:	617b      	str	r3, [r7, #20]
#endif
  return status;
 801a468:	697b      	ldr	r3, [r7, #20]
}
 801a46a:	4618      	mov	r0, r3
 801a46c:	371c      	adds	r7, #28
 801a46e:	46bd      	mov	sp, r7
 801a470:	bc80      	pop	{r7}
 801a472:	4770      	bx	lr

0801a474 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t* config, RadioEvents_t* RadioEvents, TimerEvent_t* TimeoutTimerEvent)
{
 801a474:	b480      	push	{r7}
 801a476:	b085      	sub	sp, #20
 801a478:	af00      	add	r7, sp, #0
 801a47a:	60f8      	str	r0, [r7, #12]
 801a47c:	60b9      	str	r1, [r7, #8]
 801a47e:	607a      	str	r2, [r7, #4]
  RFWPacket.Init.Enable=1;
  /* Initialize Timer for end of fixed packet, started at sync*/
  TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
  return 0;
#else
  return -1;
 801a480:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 801a484:	4618      	mov	r0, r3
 801a486:	3714      	adds	r7, #20
 801a488:	46bd      	mov	sp, r7
 801a48a:	bc80      	pop	{r7}
 801a48c:	4770      	bx	lr

0801a48e <RFW_DeInit>:

void RFW_DeInit( void)
{
 801a48e:	b480      	push	{r7}
 801a490:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Enable=0; /*Disable the RFWPacket decoding*/
#endif
}
 801a492:	bf00      	nop
 801a494:	46bd      	mov	sp, r7
 801a496:	bc80      	pop	{r7}
 801a498:	4770      	bx	lr

0801a49a <RFW_Is_Init>:

uint8_t RFW_Is_Init( void)
{
 801a49a:	b480      	push	{r7}
 801a49c:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.Init.Enable;
#else
  return 0;
 801a49e:	2300      	movs	r3, #0
#endif
}
 801a4a0:	4618      	mov	r0, r3
 801a4a2:	46bd      	mov	sp, r7
 801a4a4:	bc80      	pop	{r7}
 801a4a6:	4770      	bx	lr

0801a4a8 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void)
{
 801a4a8:	b480      	push	{r7}
 801a4aa:	af00      	add	r7, sp, #0
#if (RFW_ENABLE ==1 )
  return RFWPacket.LongPacketModeEnable;
#else
  return 0;
 801a4ac:	2300      	movs	r3, #0
#endif
}
 801a4ae:	4618      	mov	r0, r3
 801a4b0:	46bd      	mov	sp, r7
 801a4b2:	bc80      	pop	{r7}
 801a4b4:	4770      	bx	lr

0801a4b6 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch)
{
 801a4b6:	b480      	push	{r7}
 801a4b8:	b083      	sub	sp, #12
 801a4ba:	af00      	add	r7, sp, #0
 801a4bc:	4603      	mov	r3, r0
 801a4be:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.AntSwitchPaSelect=AntSwitch;
#endif
}
 801a4c0:	bf00      	nop
 801a4c2:	370c      	adds	r7, #12
 801a4c4:	46bd      	mov	sp, r7
 801a4c6:	bc80      	pop	{r7}
 801a4c8:	4770      	bx	lr

0801a4ca <RFW_TransmitInit>:

int32_t RFW_TransmitInit(uint8_t* inOutBuffer, uint8_t size, uint8_t* outSize)
{
 801a4ca:	b480      	push	{r7}
 801a4cc:	b087      	sub	sp, #28
 801a4ce:	af00      	add	r7, sp, #0
 801a4d0:	60f8      	str	r0, [r7, #12]
 801a4d2:	460b      	mov	r3, r1
 801a4d4:	607a      	str	r2, [r7, #4]
 801a4d6:	72fb      	strb	r3, [r7, #11]
  int32_t status=-1;
 801a4d8:	f04f 33ff 	mov.w	r3, #4294967295
 801a4dc:	617b      	str	r3, [r7, #20]
    RFWPacket.LongPacketModeEnable=0;

    status= 0;
  }
#endif
  return status;
 801a4de:	697b      	ldr	r3, [r7, #20]
}
 801a4e0:	4618      	mov	r0, r3
 801a4e2:	371c      	adds	r7, #28
 801a4e4:	46bd      	mov	sp, r7
 801a4e6:	bc80      	pop	{r7}
 801a4e8:	4770      	bx	lr

0801a4ea <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 801a4ea:	b480      	push	{r7}
 801a4ec:	af00      	add	r7, sp, #0
  RFWPacket.RxPayloadOffset=0;

  RFWPacket.LongPacketModeEnable=0;
  return 0;
#else
  return -1;
 801a4ee:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 801a4f2:	4618      	mov	r0, r3
 801a4f4:	46bd      	mov	sp, r7
 801a4f6:	bc80      	pop	{r7}
 801a4f8:	4770      	bx	lr

0801a4fa <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket(void)
{
 801a4fa:	b480      	push	{r7}
 801a4fc:	af00      	add	r7, sp, #0
  /*long packet WA*/
  uint8_t reg = SUBGRF_ReadRegister(SUBGHZ_GPKTCTL1AR);
  SUBGRF_WriteRegister(SUBGHZ_GPKTCTL1AR, reg & ~0x02);//clear infinite_sequence bit
  SUBGRF_WriteRegister(SUBGHZ_GRTXPLDLEN, 0xFF); //RxTxPldLen: reset to 0xFF
#endif
}
 801a4fe:	bf00      	nop
 801a500:	46bd      	mov	sp, r7
 801a502:	bc80      	pop	{r7}
 801a504:	4770      	bx	lr

0801a506 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 801a506:	b480      	push	{r7}
 801a508:	af00      	add	r7, sp, #0
    /*timeout*/
    SUBGRF_SetStandby( STDBY_RC );
    RFWPacket.Init.RadioEvents->RxTimeout( );
  }
#endif
}
 801a50a:	bf00      	nop
 801a50c:	46bd      	mov	sp, r7
 801a50e:	bc80      	pop	{r7}
 801a510:	4770      	bx	lr

0801a512 <RFW_SetRadioModem>:

void RFW_SetRadioModem(RadioModems_t Modem)
{
 801a512:	b480      	push	{r7}
 801a514:	b083      	sub	sp, #12
 801a516:	af00      	add	r7, sp, #0
 801a518:	4603      	mov	r3, r0
 801a51a:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE ==1 )
  RFWPacket.Init.Modem= Modem;
#endif
}
 801a51c:	bf00      	nop
 801a51e:	370c      	adds	r7, #12
 801a520:	46bd      	mov	sp, r7
 801a522:	bc80      	pop	{r7}
 801a524:	4770      	bx	lr
	...

0801a528 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801a528:	b480      	push	{r7}
 801a52a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801a52c:	4b04      	ldr	r3, [pc, #16]	@ (801a540 <UTIL_LPM_Init+0x18>)
 801a52e:	2200      	movs	r2, #0
 801a530:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801a532:	4b04      	ldr	r3, [pc, #16]	@ (801a544 <UTIL_LPM_Init+0x1c>)
 801a534:	2200      	movs	r2, #0
 801a536:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801a538:	bf00      	nop
 801a53a:	46bd      	mov	sp, r7
 801a53c:	bc80      	pop	{r7}
 801a53e:	4770      	bx	lr
 801a540:	20001d90 	.word	0x20001d90
 801a544:	20001d94 	.word	0x20001d94

0801a548 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801a548:	b480      	push	{r7}
 801a54a:	b087      	sub	sp, #28
 801a54c:	af00      	add	r7, sp, #0
 801a54e:	6078      	str	r0, [r7, #4]
 801a550:	460b      	mov	r3, r1
 801a552:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a554:	f3ef 8310 	mrs	r3, PRIMASK
 801a558:	613b      	str	r3, [r7, #16]
  return(result);
 801a55a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801a55c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a55e:	b672      	cpsid	i
}
 801a560:	bf00      	nop
  
  switch( state )
 801a562:	78fb      	ldrb	r3, [r7, #3]
 801a564:	2b00      	cmp	r3, #0
 801a566:	d008      	beq.n	801a57a <UTIL_LPM_SetStopMode+0x32>
 801a568:	2b01      	cmp	r3, #1
 801a56a:	d10e      	bne.n	801a58a <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801a56c:	4b0d      	ldr	r3, [pc, #52]	@ (801a5a4 <UTIL_LPM_SetStopMode+0x5c>)
 801a56e:	681a      	ldr	r2, [r3, #0]
 801a570:	687b      	ldr	r3, [r7, #4]
 801a572:	4313      	orrs	r3, r2
 801a574:	4a0b      	ldr	r2, [pc, #44]	@ (801a5a4 <UTIL_LPM_SetStopMode+0x5c>)
 801a576:	6013      	str	r3, [r2, #0]
      break;
 801a578:	e008      	b.n	801a58c <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801a57a:	687b      	ldr	r3, [r7, #4]
 801a57c:	43da      	mvns	r2, r3
 801a57e:	4b09      	ldr	r3, [pc, #36]	@ (801a5a4 <UTIL_LPM_SetStopMode+0x5c>)
 801a580:	681b      	ldr	r3, [r3, #0]
 801a582:	4013      	ands	r3, r2
 801a584:	4a07      	ldr	r2, [pc, #28]	@ (801a5a4 <UTIL_LPM_SetStopMode+0x5c>)
 801a586:	6013      	str	r3, [r2, #0]
      break;
 801a588:	e000      	b.n	801a58c <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801a58a:	bf00      	nop
 801a58c:	697b      	ldr	r3, [r7, #20]
 801a58e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a590:	68fb      	ldr	r3, [r7, #12]
 801a592:	f383 8810 	msr	PRIMASK, r3
}
 801a596:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801a598:	bf00      	nop
 801a59a:	371c      	adds	r7, #28
 801a59c:	46bd      	mov	sp, r7
 801a59e:	bc80      	pop	{r7}
 801a5a0:	4770      	bx	lr
 801a5a2:	bf00      	nop
 801a5a4:	20001d90 	.word	0x20001d90

0801a5a8 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801a5a8:	b480      	push	{r7}
 801a5aa:	b087      	sub	sp, #28
 801a5ac:	af00      	add	r7, sp, #0
 801a5ae:	6078      	str	r0, [r7, #4]
 801a5b0:	460b      	mov	r3, r1
 801a5b2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a5b4:	f3ef 8310 	mrs	r3, PRIMASK
 801a5b8:	613b      	str	r3, [r7, #16]
  return(result);
 801a5ba:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801a5bc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a5be:	b672      	cpsid	i
}
 801a5c0:	bf00      	nop
  
  switch(state)
 801a5c2:	78fb      	ldrb	r3, [r7, #3]
 801a5c4:	2b00      	cmp	r3, #0
 801a5c6:	d008      	beq.n	801a5da <UTIL_LPM_SetOffMode+0x32>
 801a5c8:	2b01      	cmp	r3, #1
 801a5ca:	d10e      	bne.n	801a5ea <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801a5cc:	4b0d      	ldr	r3, [pc, #52]	@ (801a604 <UTIL_LPM_SetOffMode+0x5c>)
 801a5ce:	681a      	ldr	r2, [r3, #0]
 801a5d0:	687b      	ldr	r3, [r7, #4]
 801a5d2:	4313      	orrs	r3, r2
 801a5d4:	4a0b      	ldr	r2, [pc, #44]	@ (801a604 <UTIL_LPM_SetOffMode+0x5c>)
 801a5d6:	6013      	str	r3, [r2, #0]
      break;
 801a5d8:	e008      	b.n	801a5ec <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801a5da:	687b      	ldr	r3, [r7, #4]
 801a5dc:	43da      	mvns	r2, r3
 801a5de:	4b09      	ldr	r3, [pc, #36]	@ (801a604 <UTIL_LPM_SetOffMode+0x5c>)
 801a5e0:	681b      	ldr	r3, [r3, #0]
 801a5e2:	4013      	ands	r3, r2
 801a5e4:	4a07      	ldr	r2, [pc, #28]	@ (801a604 <UTIL_LPM_SetOffMode+0x5c>)
 801a5e6:	6013      	str	r3, [r2, #0]
      break;
 801a5e8:	e000      	b.n	801a5ec <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801a5ea:	bf00      	nop
 801a5ec:	697b      	ldr	r3, [r7, #20]
 801a5ee:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a5f0:	68fb      	ldr	r3, [r7, #12]
 801a5f2:	f383 8810 	msr	PRIMASK, r3
}
 801a5f6:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801a5f8:	bf00      	nop
 801a5fa:	371c      	adds	r7, #28
 801a5fc:	46bd      	mov	sp, r7
 801a5fe:	bc80      	pop	{r7}
 801a600:	4770      	bx	lr
 801a602:	bf00      	nop
 801a604:	20001d94 	.word	0x20001d94

0801a608 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 801a608:	b580      	push	{r7, lr}
 801a60a:	b084      	sub	sp, #16
 801a60c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a60e:	f3ef 8310 	mrs	r3, PRIMASK
 801a612:	60bb      	str	r3, [r7, #8]
  return(result);
 801a614:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 801a616:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801a618:	b672      	cpsid	i
}
 801a61a:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 801a61c:	4b12      	ldr	r3, [pc, #72]	@ (801a668 <UTIL_LPM_EnterLowPower+0x60>)
 801a61e:	681b      	ldr	r3, [r3, #0]
 801a620:	2b00      	cmp	r3, #0
 801a622:	d006      	beq.n	801a632 <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 801a624:	4b11      	ldr	r3, [pc, #68]	@ (801a66c <UTIL_LPM_EnterLowPower+0x64>)
 801a626:	681b      	ldr	r3, [r3, #0]
 801a628:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 801a62a:	4b10      	ldr	r3, [pc, #64]	@ (801a66c <UTIL_LPM_EnterLowPower+0x64>)
 801a62c:	685b      	ldr	r3, [r3, #4]
 801a62e:	4798      	blx	r3
 801a630:	e010      	b.n	801a654 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801a632:	4b0f      	ldr	r3, [pc, #60]	@ (801a670 <UTIL_LPM_EnterLowPower+0x68>)
 801a634:	681b      	ldr	r3, [r3, #0]
 801a636:	2b00      	cmp	r3, #0
 801a638:	d006      	beq.n	801a648 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 801a63a:	4b0c      	ldr	r3, [pc, #48]	@ (801a66c <UTIL_LPM_EnterLowPower+0x64>)
 801a63c:	689b      	ldr	r3, [r3, #8]
 801a63e:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 801a640:	4b0a      	ldr	r3, [pc, #40]	@ (801a66c <UTIL_LPM_EnterLowPower+0x64>)
 801a642:	68db      	ldr	r3, [r3, #12]
 801a644:	4798      	blx	r3
 801a646:	e005      	b.n	801a654 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 801a648:	4b08      	ldr	r3, [pc, #32]	@ (801a66c <UTIL_LPM_EnterLowPower+0x64>)
 801a64a:	691b      	ldr	r3, [r3, #16]
 801a64c:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 801a64e:	4b07      	ldr	r3, [pc, #28]	@ (801a66c <UTIL_LPM_EnterLowPower+0x64>)
 801a650:	695b      	ldr	r3, [r3, #20]
 801a652:	4798      	blx	r3
 801a654:	68fb      	ldr	r3, [r7, #12]
 801a656:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a658:	687b      	ldr	r3, [r7, #4]
 801a65a:	f383 8810 	msr	PRIMASK, r3
}
 801a65e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 801a660:	bf00      	nop
 801a662:	3710      	adds	r7, #16
 801a664:	46bd      	mov	sp, r7
 801a666:	bd80      	pop	{r7, pc}
 801a668:	20001d90 	.word	0x20001d90
 801a66c:	0801f01c 	.word	0x0801f01c
 801a670:	20001d94 	.word	0x20001d94

0801a674 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801a674:	b480      	push	{r7}
 801a676:	b087      	sub	sp, #28
 801a678:	af00      	add	r7, sp, #0
 801a67a:	60f8      	str	r0, [r7, #12]
 801a67c:	60b9      	str	r1, [r7, #8]
 801a67e:	4613      	mov	r3, r2
 801a680:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801a682:	68fb      	ldr	r3, [r7, #12]
 801a684:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801a686:	68bb      	ldr	r3, [r7, #8]
 801a688:	613b      	str	r3, [r7, #16]

  while( size-- )
 801a68a:	e007      	b.n	801a69c <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801a68c:	693a      	ldr	r2, [r7, #16]
 801a68e:	1c53      	adds	r3, r2, #1
 801a690:	613b      	str	r3, [r7, #16]
 801a692:	697b      	ldr	r3, [r7, #20]
 801a694:	1c59      	adds	r1, r3, #1
 801a696:	6179      	str	r1, [r7, #20]
 801a698:	7812      	ldrb	r2, [r2, #0]
 801a69a:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801a69c:	88fb      	ldrh	r3, [r7, #6]
 801a69e:	1e5a      	subs	r2, r3, #1
 801a6a0:	80fa      	strh	r2, [r7, #6]
 801a6a2:	2b00      	cmp	r3, #0
 801a6a4:	d1f2      	bne.n	801a68c <UTIL_MEM_cpy_8+0x18>
    }
}
 801a6a6:	bf00      	nop
 801a6a8:	bf00      	nop
 801a6aa:	371c      	adds	r7, #28
 801a6ac:	46bd      	mov	sp, r7
 801a6ae:	bc80      	pop	{r7}
 801a6b0:	4770      	bx	lr

0801a6b2 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801a6b2:	b480      	push	{r7}
 801a6b4:	b085      	sub	sp, #20
 801a6b6:	af00      	add	r7, sp, #0
 801a6b8:	6078      	str	r0, [r7, #4]
 801a6ba:	460b      	mov	r3, r1
 801a6bc:	70fb      	strb	r3, [r7, #3]
 801a6be:	4613      	mov	r3, r2
 801a6c0:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801a6c2:	687b      	ldr	r3, [r7, #4]
 801a6c4:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801a6c6:	e004      	b.n	801a6d2 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801a6c8:	68fb      	ldr	r3, [r7, #12]
 801a6ca:	1c5a      	adds	r2, r3, #1
 801a6cc:	60fa      	str	r2, [r7, #12]
 801a6ce:	78fa      	ldrb	r2, [r7, #3]
 801a6d0:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801a6d2:	883b      	ldrh	r3, [r7, #0]
 801a6d4:	1e5a      	subs	r2, r3, #1
 801a6d6:	803a      	strh	r2, [r7, #0]
 801a6d8:	2b00      	cmp	r3, #0
 801a6da:	d1f5      	bne.n	801a6c8 <UTIL_MEM_set_8+0x16>
  }
}
 801a6dc:	bf00      	nop
 801a6de:	bf00      	nop
 801a6e0:	3714      	adds	r7, #20
 801a6e2:	46bd      	mov	sp, r7
 801a6e4:	bc80      	pop	{r7}
 801a6e6:	4770      	bx	lr

0801a6e8 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801a6e8:	b082      	sub	sp, #8
 801a6ea:	b480      	push	{r7}
 801a6ec:	b087      	sub	sp, #28
 801a6ee:	af00      	add	r7, sp, #0
 801a6f0:	60f8      	str	r0, [r7, #12]
 801a6f2:	1d38      	adds	r0, r7, #4
 801a6f4:	e880 0006 	stmia.w	r0, {r1, r2}
 801a6f8:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801a6fa:	2300      	movs	r3, #0
 801a6fc:	613b      	str	r3, [r7, #16]
 801a6fe:	2300      	movs	r3, #0
 801a700:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801a702:	687a      	ldr	r2, [r7, #4]
 801a704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a706:	4413      	add	r3, r2
 801a708:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801a70a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801a70e:	b29a      	uxth	r2, r3
 801a710:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801a714:	b29b      	uxth	r3, r3
 801a716:	4413      	add	r3, r2
 801a718:	b29b      	uxth	r3, r3
 801a71a:	b21b      	sxth	r3, r3
 801a71c:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801a71e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801a722:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801a726:	db0a      	blt.n	801a73e <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801a728:	693b      	ldr	r3, [r7, #16]
 801a72a:	3301      	adds	r3, #1
 801a72c:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801a72e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801a732:	b29b      	uxth	r3, r3
 801a734:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 801a738:	b29b      	uxth	r3, r3
 801a73a:	b21b      	sxth	r3, r3
 801a73c:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801a73e:	68fb      	ldr	r3, [r7, #12]
 801a740:	461a      	mov	r2, r3
 801a742:	f107 0310 	add.w	r3, r7, #16
 801a746:	e893 0003 	ldmia.w	r3, {r0, r1}
 801a74a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801a74e:	68f8      	ldr	r0, [r7, #12]
 801a750:	371c      	adds	r7, #28
 801a752:	46bd      	mov	sp, r7
 801a754:	bc80      	pop	{r7}
 801a756:	b002      	add	sp, #8
 801a758:	4770      	bx	lr

0801a75a <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801a75a:	b082      	sub	sp, #8
 801a75c:	b480      	push	{r7}
 801a75e:	b087      	sub	sp, #28
 801a760:	af00      	add	r7, sp, #0
 801a762:	60f8      	str	r0, [r7, #12]
 801a764:	1d38      	adds	r0, r7, #4
 801a766:	e880 0006 	stmia.w	r0, {r1, r2}
 801a76a:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801a76c:	2300      	movs	r3, #0
 801a76e:	613b      	str	r3, [r7, #16]
 801a770:	2300      	movs	r3, #0
 801a772:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801a774:	687a      	ldr	r2, [r7, #4]
 801a776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a778:	1ad3      	subs	r3, r2, r3
 801a77a:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801a77c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801a780:	b29a      	uxth	r2, r3
 801a782:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801a786:	b29b      	uxth	r3, r3
 801a788:	1ad3      	subs	r3, r2, r3
 801a78a:	b29b      	uxth	r3, r3
 801a78c:	b21b      	sxth	r3, r3
 801a78e:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801a790:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801a794:	2b00      	cmp	r3, #0
 801a796:	da0a      	bge.n	801a7ae <SysTimeSub+0x54>
  {
    c.Seconds--;
 801a798:	693b      	ldr	r3, [r7, #16]
 801a79a:	3b01      	subs	r3, #1
 801a79c:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801a79e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801a7a2:	b29b      	uxth	r3, r3
 801a7a4:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 801a7a8:	b29b      	uxth	r3, r3
 801a7aa:	b21b      	sxth	r3, r3
 801a7ac:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801a7ae:	68fb      	ldr	r3, [r7, #12]
 801a7b0:	461a      	mov	r2, r3
 801a7b2:	f107 0310 	add.w	r3, r7, #16
 801a7b6:	e893 0003 	ldmia.w	r3, {r0, r1}
 801a7ba:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801a7be:	68f8      	ldr	r0, [r7, #12]
 801a7c0:	371c      	adds	r7, #28
 801a7c2:	46bd      	mov	sp, r7
 801a7c4:	bc80      	pop	{r7}
 801a7c6:	b002      	add	sp, #8
 801a7c8:	4770      	bx	lr
	...

0801a7cc <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801a7cc:	b580      	push	{r7, lr}
 801a7ce:	b088      	sub	sp, #32
 801a7d0:	af02      	add	r7, sp, #8
 801a7d2:	463b      	mov	r3, r7
 801a7d4:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;

  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801a7d8:	2300      	movs	r3, #0
 801a7da:	60bb      	str	r3, [r7, #8]
 801a7dc:	2300      	movs	r3, #0
 801a7de:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801a7e0:	4b10      	ldr	r3, [pc, #64]	@ (801a824 <SysTimeSet+0x58>)
 801a7e2:	691b      	ldr	r3, [r3, #16]
 801a7e4:	f107 0208 	add.w	r2, r7, #8
 801a7e8:	3204      	adds	r2, #4
 801a7ea:	4610      	mov	r0, r2
 801a7ec:	4798      	blx	r3
 801a7ee:	4603      	mov	r3, r0
 801a7f0:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801a7f2:	f107 0010 	add.w	r0, r7, #16
 801a7f6:	68fb      	ldr	r3, [r7, #12]
 801a7f8:	9300      	str	r3, [sp, #0]
 801a7fa:	68bb      	ldr	r3, [r7, #8]
 801a7fc:	463a      	mov	r2, r7
 801a7fe:	ca06      	ldmia	r2, {r1, r2}
 801a800:	f7ff ffab 	bl	801a75a <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801a804:	4b07      	ldr	r3, [pc, #28]	@ (801a824 <SysTimeSet+0x58>)
 801a806:	681b      	ldr	r3, [r3, #0]
 801a808:	693a      	ldr	r2, [r7, #16]
 801a80a:	4610      	mov	r0, r2
 801a80c:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801a80e:	4b05      	ldr	r3, [pc, #20]	@ (801a824 <SysTimeSet+0x58>)
 801a810:	689b      	ldr	r3, [r3, #8]
 801a812:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801a816:	4610      	mov	r0, r2
 801a818:	4798      	blx	r3
}
 801a81a:	bf00      	nop
 801a81c:	3718      	adds	r7, #24
 801a81e:	46bd      	mov	sp, r7
 801a820:	bd80      	pop	{r7, pc}
 801a822:	bf00      	nop
 801a824:	0801f100 	.word	0x0801f100

0801a828 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801a828:	b580      	push	{r7, lr}
 801a82a:	b08a      	sub	sp, #40	@ 0x28
 801a82c:	af02      	add	r7, sp, #8
 801a82e:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801a830:	2300      	movs	r3, #0
 801a832:	61bb      	str	r3, [r7, #24]
 801a834:	2300      	movs	r3, #0
 801a836:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801a838:	2300      	movs	r3, #0
 801a83a:	613b      	str	r3, [r7, #16]
 801a83c:	2300      	movs	r3, #0
 801a83e:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801a840:	4b14      	ldr	r3, [pc, #80]	@ (801a894 <SysTimeGet+0x6c>)
 801a842:	691b      	ldr	r3, [r3, #16]
 801a844:	f107 0218 	add.w	r2, r7, #24
 801a848:	3204      	adds	r2, #4
 801a84a:	4610      	mov	r0, r2
 801a84c:	4798      	blx	r3
 801a84e:	4603      	mov	r3, r0
 801a850:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801a852:	4b10      	ldr	r3, [pc, #64]	@ (801a894 <SysTimeGet+0x6c>)
 801a854:	68db      	ldr	r3, [r3, #12]
 801a856:	4798      	blx	r3
 801a858:	4603      	mov	r3, r0
 801a85a:	b21b      	sxth	r3, r3
 801a85c:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801a85e:	4b0d      	ldr	r3, [pc, #52]	@ (801a894 <SysTimeGet+0x6c>)
 801a860:	685b      	ldr	r3, [r3, #4]
 801a862:	4798      	blx	r3
 801a864:	4603      	mov	r3, r0
 801a866:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801a868:	f107 0010 	add.w	r0, r7, #16
 801a86c:	69fb      	ldr	r3, [r7, #28]
 801a86e:	9300      	str	r3, [sp, #0]
 801a870:	69bb      	ldr	r3, [r7, #24]
 801a872:	f107 0208 	add.w	r2, r7, #8
 801a876:	ca06      	ldmia	r2, {r1, r2}
 801a878:	f7ff ff36 	bl	801a6e8 <SysTimeAdd>

  return sysTime;
 801a87c:	687b      	ldr	r3, [r7, #4]
 801a87e:	461a      	mov	r2, r3
 801a880:	f107 0310 	add.w	r3, r7, #16
 801a884:	e893 0003 	ldmia.w	r3, {r0, r1}
 801a888:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801a88c:	6878      	ldr	r0, [r7, #4]
 801a88e:	3720      	adds	r7, #32
 801a890:	46bd      	mov	sp, r7
 801a892:	bd80      	pop	{r7, pc}
 801a894:	0801f100 	.word	0x0801f100

0801a898 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801a898:	b580      	push	{r7, lr}
 801a89a:	b084      	sub	sp, #16
 801a89c:	af00      	add	r7, sp, #0
 801a89e:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801a8a0:	2300      	movs	r3, #0
 801a8a2:	60bb      	str	r3, [r7, #8]
 801a8a4:	2300      	movs	r3, #0
 801a8a6:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801a8a8:	4b0a      	ldr	r3, [pc, #40]	@ (801a8d4 <SysTimeGetMcuTime+0x3c>)
 801a8aa:	691b      	ldr	r3, [r3, #16]
 801a8ac:	f107 0208 	add.w	r2, r7, #8
 801a8b0:	3204      	adds	r2, #4
 801a8b2:	4610      	mov	r0, r2
 801a8b4:	4798      	blx	r3
 801a8b6:	4603      	mov	r3, r0
 801a8b8:	60bb      	str	r3, [r7, #8]

  return calendarTime;
 801a8ba:	687b      	ldr	r3, [r7, #4]
 801a8bc:	461a      	mov	r2, r3
 801a8be:	f107 0308 	add.w	r3, r7, #8
 801a8c2:	e893 0003 	ldmia.w	r3, {r0, r1}
 801a8c6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801a8ca:	6878      	ldr	r0, [r7, #4]
 801a8cc:	3710      	adds	r7, #16
 801a8ce:	46bd      	mov	sp, r7
 801a8d0:	bd80      	pop	{r7, pc}
 801a8d2:	bf00      	nop
 801a8d4:	0801f100 	.word	0x0801f100

0801a8d8 <SysTimeToMs>:

uint32_t SysTimeToMs( SysTime_t sysTime )
{
 801a8d8:	b580      	push	{r7, lr}
 801a8da:	b088      	sub	sp, #32
 801a8dc:	af02      	add	r7, sp, #8
 801a8de:	463b      	mov	r3, r7
 801a8e0:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801a8e4:	4b0f      	ldr	r3, [pc, #60]	@ (801a924 <SysTimeToMs+0x4c>)
 801a8e6:	68db      	ldr	r3, [r3, #12]
 801a8e8:	4798      	blx	r3
 801a8ea:	4603      	mov	r3, r0
 801a8ec:	b21b      	sxth	r3, r3
 801a8ee:	82bb      	strh	r3, [r7, #20]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801a8f0:	4b0c      	ldr	r3, [pc, #48]	@ (801a924 <SysTimeToMs+0x4c>)
 801a8f2:	685b      	ldr	r3, [r3, #4]
 801a8f4:	4798      	blx	r3
 801a8f6:	4603      	mov	r3, r0
 801a8f8:	613b      	str	r3, [r7, #16]

  SysTime_t calendarTime = SysTimeSub( sysTime, DeltaTime );
 801a8fa:	f107 0008 	add.w	r0, r7, #8
 801a8fe:	697b      	ldr	r3, [r7, #20]
 801a900:	9300      	str	r3, [sp, #0]
 801a902:	693b      	ldr	r3, [r7, #16]
 801a904:	463a      	mov	r2, r7
 801a906:	ca06      	ldmia	r2, {r1, r2}
 801a908:	f7ff ff27 	bl	801a75a <SysTimeSub>
  return calendarTime.Seconds * 1000 + calendarTime.SubSeconds;
 801a90c:	68bb      	ldr	r3, [r7, #8]
 801a90e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801a912:	fb02 f303 	mul.w	r3, r2, r3
 801a916:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 801a91a:	4413      	add	r3, r2
}
 801a91c:	4618      	mov	r0, r3
 801a91e:	3718      	adds	r7, #24
 801a920:	46bd      	mov	sp, r7
 801a922:	bd80      	pop	{r7, pc}
 801a924:	0801f100 	.word	0x0801f100

0801a928 <SysTimeFromMs>:

SysTime_t SysTimeFromMs( uint32_t timeMs )
{
 801a928:	b580      	push	{r7, lr}
 801a92a:	b08a      	sub	sp, #40	@ 0x28
 801a92c:	af02      	add	r7, sp, #8
 801a92e:	6078      	str	r0, [r7, #4]
 801a930:	6039      	str	r1, [r7, #0]
  uint32_t seconds = timeMs / 1000;
 801a932:	683b      	ldr	r3, [r7, #0]
 801a934:	4a19      	ldr	r2, [pc, #100]	@ (801a99c <SysTimeFromMs+0x74>)
 801a936:	fba2 2303 	umull	r2, r3, r2, r3
 801a93a:	099b      	lsrs	r3, r3, #6
 801a93c:	61fb      	str	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = seconds, .SubSeconds =  timeMs - seconds * 1000 };
 801a93e:	69fb      	ldr	r3, [r7, #28]
 801a940:	617b      	str	r3, [r7, #20]
 801a942:	683b      	ldr	r3, [r7, #0]
 801a944:	b29a      	uxth	r2, r3
 801a946:	69fb      	ldr	r3, [r7, #28]
 801a948:	b29b      	uxth	r3, r3
 801a94a:	4619      	mov	r1, r3
 801a94c:	0149      	lsls	r1, r1, #5
 801a94e:	1ac9      	subs	r1, r1, r3
 801a950:	0089      	lsls	r1, r1, #2
 801a952:	440b      	add	r3, r1
 801a954:	00db      	lsls	r3, r3, #3
 801a956:	b29b      	uxth	r3, r3
 801a958:	1ad3      	subs	r3, r2, r3
 801a95a:	b29b      	uxth	r3, r3
 801a95c:	b21b      	sxth	r3, r3
 801a95e:	833b      	strh	r3, [r7, #24]
  SysTime_t DeltaTime = { 0 };
 801a960:	f107 030c 	add.w	r3, r7, #12
 801a964:	2200      	movs	r2, #0
 801a966:	601a      	str	r2, [r3, #0]
 801a968:	605a      	str	r2, [r3, #4]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801a96a:	4b0d      	ldr	r3, [pc, #52]	@ (801a9a0 <SysTimeFromMs+0x78>)
 801a96c:	68db      	ldr	r3, [r3, #12]
 801a96e:	4798      	blx	r3
 801a970:	4603      	mov	r3, r0
 801a972:	b21b      	sxth	r3, r3
 801a974:	823b      	strh	r3, [r7, #16]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801a976:	4b0a      	ldr	r3, [pc, #40]	@ (801a9a0 <SysTimeFromMs+0x78>)
 801a978:	685b      	ldr	r3, [r3, #4]
 801a97a:	4798      	blx	r3
 801a97c:	4603      	mov	r3, r0
 801a97e:	60fb      	str	r3, [r7, #12]
  return SysTimeAdd( sysTime, DeltaTime );
 801a980:	6878      	ldr	r0, [r7, #4]
 801a982:	693b      	ldr	r3, [r7, #16]
 801a984:	9300      	str	r3, [sp, #0]
 801a986:	68fb      	ldr	r3, [r7, #12]
 801a988:	f107 0214 	add.w	r2, r7, #20
 801a98c:	ca06      	ldmia	r2, {r1, r2}
 801a98e:	f7ff feab 	bl	801a6e8 <SysTimeAdd>
}
 801a992:	6878      	ldr	r0, [r7, #4]
 801a994:	3720      	adds	r7, #32
 801a996:	46bd      	mov	sp, r7
 801a998:	bd80      	pop	{r7, pc}
 801a99a:	bf00      	nop
 801a99c:	10624dd3 	.word	0x10624dd3
 801a9a0:	0801f100 	.word	0x0801f100

0801a9a4 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801a9a4:	b480      	push	{r7}
 801a9a6:	b085      	sub	sp, #20
 801a9a8:	af00      	add	r7, sp, #0
 801a9aa:	6078      	str	r0, [r7, #4]
  int i = 0;
 801a9ac:	2300      	movs	r3, #0
 801a9ae:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801a9b0:	e00e      	b.n	801a9d0 <ee_skip_atoi+0x2c>
 801a9b2:	68fa      	ldr	r2, [r7, #12]
 801a9b4:	4613      	mov	r3, r2
 801a9b6:	009b      	lsls	r3, r3, #2
 801a9b8:	4413      	add	r3, r2
 801a9ba:	005b      	lsls	r3, r3, #1
 801a9bc:	4618      	mov	r0, r3
 801a9be:	687b      	ldr	r3, [r7, #4]
 801a9c0:	681b      	ldr	r3, [r3, #0]
 801a9c2:	1c59      	adds	r1, r3, #1
 801a9c4:	687a      	ldr	r2, [r7, #4]
 801a9c6:	6011      	str	r1, [r2, #0]
 801a9c8:	781b      	ldrb	r3, [r3, #0]
 801a9ca:	4403      	add	r3, r0
 801a9cc:	3b30      	subs	r3, #48	@ 0x30
 801a9ce:	60fb      	str	r3, [r7, #12]
 801a9d0:	687b      	ldr	r3, [r7, #4]
 801a9d2:	681b      	ldr	r3, [r3, #0]
 801a9d4:	781b      	ldrb	r3, [r3, #0]
 801a9d6:	2b2f      	cmp	r3, #47	@ 0x2f
 801a9d8:	d904      	bls.n	801a9e4 <ee_skip_atoi+0x40>
 801a9da:	687b      	ldr	r3, [r7, #4]
 801a9dc:	681b      	ldr	r3, [r3, #0]
 801a9de:	781b      	ldrb	r3, [r3, #0]
 801a9e0:	2b39      	cmp	r3, #57	@ 0x39
 801a9e2:	d9e6      	bls.n	801a9b2 <ee_skip_atoi+0xe>
  return i;
 801a9e4:	68fb      	ldr	r3, [r7, #12]
}
 801a9e6:	4618      	mov	r0, r3
 801a9e8:	3714      	adds	r7, #20
 801a9ea:	46bd      	mov	sp, r7
 801a9ec:	bc80      	pop	{r7}
 801a9ee:	4770      	bx	lr

0801a9f0 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801a9f0:	b480      	push	{r7}
 801a9f2:	b099      	sub	sp, #100	@ 0x64
 801a9f4:	af00      	add	r7, sp, #0
 801a9f6:	60f8      	str	r0, [r7, #12]
 801a9f8:	60b9      	str	r1, [r7, #8]
 801a9fa:	607a      	str	r2, [r7, #4]
 801a9fc:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801a9fe:	4b71      	ldr	r3, [pc, #452]	@ (801abc4 <ee_number+0x1d4>)
 801aa00:	681b      	ldr	r3, [r3, #0]
 801aa02:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801aa04:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801aa06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801aa0a:	2b00      	cmp	r3, #0
 801aa0c:	d002      	beq.n	801aa14 <ee_number+0x24>
 801aa0e:	4b6e      	ldr	r3, [pc, #440]	@ (801abc8 <ee_number+0x1d8>)
 801aa10:	681b      	ldr	r3, [r3, #0]
 801aa12:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801aa14:	683b      	ldr	r3, [r7, #0]
 801aa16:	2b01      	cmp	r3, #1
 801aa18:	dd02      	ble.n	801aa20 <ee_number+0x30>
 801aa1a:	683b      	ldr	r3, [r7, #0]
 801aa1c:	2b24      	cmp	r3, #36	@ 0x24
 801aa1e:	dd01      	ble.n	801aa24 <ee_number+0x34>
 801aa20:	2300      	movs	r3, #0
 801aa22:	e0ca      	b.n	801abba <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 801aa24:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801aa26:	f003 0301 	and.w	r3, r3, #1
 801aa2a:	2b00      	cmp	r3, #0
 801aa2c:	d001      	beq.n	801aa32 <ee_number+0x42>
 801aa2e:	2330      	movs	r3, #48	@ 0x30
 801aa30:	e000      	b.n	801aa34 <ee_number+0x44>
 801aa32:	2320      	movs	r3, #32
 801aa34:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 801aa38:	2300      	movs	r3, #0
 801aa3a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 801aa3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801aa40:	f003 0302 	and.w	r3, r3, #2
 801aa44:	2b00      	cmp	r3, #0
 801aa46:	d00b      	beq.n	801aa60 <ee_number+0x70>
  {
    if (num < 0)
 801aa48:	687b      	ldr	r3, [r7, #4]
 801aa4a:	2b00      	cmp	r3, #0
 801aa4c:	da08      	bge.n	801aa60 <ee_number+0x70>
    {
      sign = '-';
 801aa4e:	232d      	movs	r3, #45	@ 0x2d
 801aa50:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 801aa54:	687b      	ldr	r3, [r7, #4]
 801aa56:	425b      	negs	r3, r3
 801aa58:	607b      	str	r3, [r7, #4]
      size--;
 801aa5a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801aa5c:	3b01      	subs	r3, #1
 801aa5e:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 801aa60:	2300      	movs	r3, #0
 801aa62:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 801aa64:	687b      	ldr	r3, [r7, #4]
 801aa66:	2b00      	cmp	r3, #0
 801aa68:	d11e      	bne.n	801aaa8 <ee_number+0xb8>
    tmp[i++] = '0';
 801aa6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801aa6c:	1c5a      	adds	r2, r3, #1
 801aa6e:	657a      	str	r2, [r7, #84]	@ 0x54
 801aa70:	3360      	adds	r3, #96	@ 0x60
 801aa72:	443b      	add	r3, r7
 801aa74:	2230      	movs	r2, #48	@ 0x30
 801aa76:	f803 2c50 	strb.w	r2, [r3, #-80]
 801aa7a:	e018      	b.n	801aaae <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801aa7c:	687b      	ldr	r3, [r7, #4]
 801aa7e:	683a      	ldr	r2, [r7, #0]
 801aa80:	fbb3 f1f2 	udiv	r1, r3, r2
 801aa84:	fb01 f202 	mul.w	r2, r1, r2
 801aa88:	1a9b      	subs	r3, r3, r2
 801aa8a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801aa8c:	441a      	add	r2, r3
 801aa8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801aa90:	1c59      	adds	r1, r3, #1
 801aa92:	6579      	str	r1, [r7, #84]	@ 0x54
 801aa94:	7812      	ldrb	r2, [r2, #0]
 801aa96:	3360      	adds	r3, #96	@ 0x60
 801aa98:	443b      	add	r3, r7
 801aa9a:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801aa9e:	687a      	ldr	r2, [r7, #4]
 801aaa0:	683b      	ldr	r3, [r7, #0]
 801aaa2:	fbb2 f3f3 	udiv	r3, r2, r3
 801aaa6:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801aaa8:	687b      	ldr	r3, [r7, #4]
 801aaaa:	2b00      	cmp	r3, #0
 801aaac:	d1e6      	bne.n	801aa7c <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 801aaae:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801aab0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801aab2:	429a      	cmp	r2, r3
 801aab4:	dd01      	ble.n	801aaba <ee_number+0xca>
 801aab6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801aab8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 801aaba:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801aabc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801aabe:	1ad3      	subs	r3, r2, r3
 801aac0:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801aac2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801aac4:	f003 0301 	and.w	r3, r3, #1
 801aac8:	2b00      	cmp	r3, #0
 801aaca:	d112      	bne.n	801aaf2 <ee_number+0x102>
 801aacc:	e00c      	b.n	801aae8 <ee_number+0xf8>
 801aace:	68fb      	ldr	r3, [r7, #12]
 801aad0:	1c5a      	adds	r2, r3, #1
 801aad2:	60fa      	str	r2, [r7, #12]
 801aad4:	2220      	movs	r2, #32
 801aad6:	701a      	strb	r2, [r3, #0]
 801aad8:	68bb      	ldr	r3, [r7, #8]
 801aada:	3b01      	subs	r3, #1
 801aadc:	60bb      	str	r3, [r7, #8]
 801aade:	68bb      	ldr	r3, [r7, #8]
 801aae0:	2b00      	cmp	r3, #0
 801aae2:	d101      	bne.n	801aae8 <ee_number+0xf8>
 801aae4:	68fb      	ldr	r3, [r7, #12]
 801aae6:	e068      	b.n	801abba <ee_number+0x1ca>
 801aae8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801aaea:	1e5a      	subs	r2, r3, #1
 801aaec:	66ba      	str	r2, [r7, #104]	@ 0x68
 801aaee:	2b00      	cmp	r3, #0
 801aaf0:	dced      	bgt.n	801aace <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 801aaf2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801aaf6:	2b00      	cmp	r3, #0
 801aaf8:	d01b      	beq.n	801ab32 <ee_number+0x142>
 801aafa:	68fb      	ldr	r3, [r7, #12]
 801aafc:	1c5a      	adds	r2, r3, #1
 801aafe:	60fa      	str	r2, [r7, #12]
 801ab00:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 801ab04:	701a      	strb	r2, [r3, #0]
 801ab06:	68bb      	ldr	r3, [r7, #8]
 801ab08:	3b01      	subs	r3, #1
 801ab0a:	60bb      	str	r3, [r7, #8]
 801ab0c:	68bb      	ldr	r3, [r7, #8]
 801ab0e:	2b00      	cmp	r3, #0
 801ab10:	d10f      	bne.n	801ab32 <ee_number+0x142>
 801ab12:	68fb      	ldr	r3, [r7, #12]
 801ab14:	e051      	b.n	801abba <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801ab16:	68fb      	ldr	r3, [r7, #12]
 801ab18:	1c5a      	adds	r2, r3, #1
 801ab1a:	60fa      	str	r2, [r7, #12]
 801ab1c:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 801ab20:	701a      	strb	r2, [r3, #0]
 801ab22:	68bb      	ldr	r3, [r7, #8]
 801ab24:	3b01      	subs	r3, #1
 801ab26:	60bb      	str	r3, [r7, #8]
 801ab28:	68bb      	ldr	r3, [r7, #8]
 801ab2a:	2b00      	cmp	r3, #0
 801ab2c:	d101      	bne.n	801ab32 <ee_number+0x142>
 801ab2e:	68fb      	ldr	r3, [r7, #12]
 801ab30:	e043      	b.n	801abba <ee_number+0x1ca>
 801ab32:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801ab34:	1e5a      	subs	r2, r3, #1
 801ab36:	66ba      	str	r2, [r7, #104]	@ 0x68
 801ab38:	2b00      	cmp	r3, #0
 801ab3a:	dcec      	bgt.n	801ab16 <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801ab3c:	e00c      	b.n	801ab58 <ee_number+0x168>
 801ab3e:	68fb      	ldr	r3, [r7, #12]
 801ab40:	1c5a      	adds	r2, r3, #1
 801ab42:	60fa      	str	r2, [r7, #12]
 801ab44:	2230      	movs	r2, #48	@ 0x30
 801ab46:	701a      	strb	r2, [r3, #0]
 801ab48:	68bb      	ldr	r3, [r7, #8]
 801ab4a:	3b01      	subs	r3, #1
 801ab4c:	60bb      	str	r3, [r7, #8]
 801ab4e:	68bb      	ldr	r3, [r7, #8]
 801ab50:	2b00      	cmp	r3, #0
 801ab52:	d101      	bne.n	801ab58 <ee_number+0x168>
 801ab54:	68fb      	ldr	r3, [r7, #12]
 801ab56:	e030      	b.n	801abba <ee_number+0x1ca>
 801ab58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801ab5a:	1e5a      	subs	r2, r3, #1
 801ab5c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801ab5e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801ab60:	429a      	cmp	r2, r3
 801ab62:	dbec      	blt.n	801ab3e <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801ab64:	e010      	b.n	801ab88 <ee_number+0x198>
 801ab66:	68fb      	ldr	r3, [r7, #12]
 801ab68:	1c5a      	adds	r2, r3, #1
 801ab6a:	60fa      	str	r2, [r7, #12]
 801ab6c:	f107 0110 	add.w	r1, r7, #16
 801ab70:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801ab72:	440a      	add	r2, r1
 801ab74:	7812      	ldrb	r2, [r2, #0]
 801ab76:	701a      	strb	r2, [r3, #0]
 801ab78:	68bb      	ldr	r3, [r7, #8]
 801ab7a:	3b01      	subs	r3, #1
 801ab7c:	60bb      	str	r3, [r7, #8]
 801ab7e:	68bb      	ldr	r3, [r7, #8]
 801ab80:	2b00      	cmp	r3, #0
 801ab82:	d101      	bne.n	801ab88 <ee_number+0x198>
 801ab84:	68fb      	ldr	r3, [r7, #12]
 801ab86:	e018      	b.n	801abba <ee_number+0x1ca>
 801ab88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801ab8a:	1e5a      	subs	r2, r3, #1
 801ab8c:	657a      	str	r2, [r7, #84]	@ 0x54
 801ab8e:	2b00      	cmp	r3, #0
 801ab90:	dce9      	bgt.n	801ab66 <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 801ab92:	e00c      	b.n	801abae <ee_number+0x1be>
 801ab94:	68fb      	ldr	r3, [r7, #12]
 801ab96:	1c5a      	adds	r2, r3, #1
 801ab98:	60fa      	str	r2, [r7, #12]
 801ab9a:	2220      	movs	r2, #32
 801ab9c:	701a      	strb	r2, [r3, #0]
 801ab9e:	68bb      	ldr	r3, [r7, #8]
 801aba0:	3b01      	subs	r3, #1
 801aba2:	60bb      	str	r3, [r7, #8]
 801aba4:	68bb      	ldr	r3, [r7, #8]
 801aba6:	2b00      	cmp	r3, #0
 801aba8:	d101      	bne.n	801abae <ee_number+0x1be>
 801abaa:	68fb      	ldr	r3, [r7, #12]
 801abac:	e005      	b.n	801abba <ee_number+0x1ca>
 801abae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801abb0:	1e5a      	subs	r2, r3, #1
 801abb2:	66ba      	str	r2, [r7, #104]	@ 0x68
 801abb4:	2b00      	cmp	r3, #0
 801abb6:	dced      	bgt.n	801ab94 <ee_number+0x1a4>

  return str;
 801abb8:	68fb      	ldr	r3, [r7, #12]
}
 801abba:	4618      	mov	r0, r3
 801abbc:	3764      	adds	r7, #100	@ 0x64
 801abbe:	46bd      	mov	sp, r7
 801abc0:	bc80      	pop	{r7}
 801abc2:	4770      	bx	lr
 801abc4:	20000130 	.word	0x20000130
 801abc8:	20000134 	.word	0x20000134

0801abcc <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801abcc:	b580      	push	{r7, lr}
 801abce:	b092      	sub	sp, #72	@ 0x48
 801abd0:	af04      	add	r7, sp, #16
 801abd2:	60f8      	str	r0, [r7, #12]
 801abd4:	60b9      	str	r1, [r7, #8]
 801abd6:	607a      	str	r2, [r7, #4]
 801abd8:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801abda:	68bb      	ldr	r3, [r7, #8]
 801abdc:	2b00      	cmp	r3, #0
 801abde:	dc01      	bgt.n	801abe4 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801abe0:	2300      	movs	r3, #0
 801abe2:	e13e      	b.n	801ae62 <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801abe4:	68fb      	ldr	r3, [r7, #12]
 801abe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801abe8:	e128      	b.n	801ae3c <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 801abea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801abec:	68fb      	ldr	r3, [r7, #12]
 801abee:	1ad2      	subs	r2, r2, r3
 801abf0:	68bb      	ldr	r3, [r7, #8]
 801abf2:	3b01      	subs	r3, #1
 801abf4:	429a      	cmp	r2, r3
 801abf6:	f280 812e 	bge.w	801ae56 <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 801abfa:	687b      	ldr	r3, [r7, #4]
 801abfc:	781b      	ldrb	r3, [r3, #0]
 801abfe:	2b25      	cmp	r3, #37	@ 0x25
 801ac00:	d006      	beq.n	801ac10 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801ac02:	687a      	ldr	r2, [r7, #4]
 801ac04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ac06:	1c59      	adds	r1, r3, #1
 801ac08:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801ac0a:	7812      	ldrb	r2, [r2, #0]
 801ac0c:	701a      	strb	r2, [r3, #0]
      continue;
 801ac0e:	e112      	b.n	801ae36 <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 801ac10:	2300      	movs	r3, #0
 801ac12:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801ac14:	687b      	ldr	r3, [r7, #4]
 801ac16:	3301      	adds	r3, #1
 801ac18:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801ac1a:	687b      	ldr	r3, [r7, #4]
 801ac1c:	781b      	ldrb	r3, [r3, #0]
 801ac1e:	2b30      	cmp	r3, #48	@ 0x30
 801ac20:	d103      	bne.n	801ac2a <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801ac22:	6a3b      	ldr	r3, [r7, #32]
 801ac24:	f043 0301 	orr.w	r3, r3, #1
 801ac28:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 801ac2a:	f04f 33ff 	mov.w	r3, #4294967295
 801ac2e:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801ac30:	687b      	ldr	r3, [r7, #4]
 801ac32:	781b      	ldrb	r3, [r3, #0]
 801ac34:	2b2f      	cmp	r3, #47	@ 0x2f
 801ac36:	d908      	bls.n	801ac4a <tiny_vsnprintf_like+0x7e>
 801ac38:	687b      	ldr	r3, [r7, #4]
 801ac3a:	781b      	ldrb	r3, [r3, #0]
 801ac3c:	2b39      	cmp	r3, #57	@ 0x39
 801ac3e:	d804      	bhi.n	801ac4a <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801ac40:	1d3b      	adds	r3, r7, #4
 801ac42:	4618      	mov	r0, r3
 801ac44:	f7ff feae 	bl	801a9a4 <ee_skip_atoi>
 801ac48:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 801ac4a:	f04f 33ff 	mov.w	r3, #4294967295
 801ac4e:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 801ac50:	f04f 33ff 	mov.w	r3, #4294967295
 801ac54:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 801ac56:	230a      	movs	r3, #10
 801ac58:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 801ac5a:	687b      	ldr	r3, [r7, #4]
 801ac5c:	781b      	ldrb	r3, [r3, #0]
 801ac5e:	3b58      	subs	r3, #88	@ 0x58
 801ac60:	2b20      	cmp	r3, #32
 801ac62:	f200 8094 	bhi.w	801ad8e <tiny_vsnprintf_like+0x1c2>
 801ac66:	a201      	add	r2, pc, #4	@ (adr r2, 801ac6c <tiny_vsnprintf_like+0xa0>)
 801ac68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ac6c:	0801ad77 	.word	0x0801ad77
 801ac70:	0801ad8f 	.word	0x0801ad8f
 801ac74:	0801ad8f 	.word	0x0801ad8f
 801ac78:	0801ad8f 	.word	0x0801ad8f
 801ac7c:	0801ad8f 	.word	0x0801ad8f
 801ac80:	0801ad8f 	.word	0x0801ad8f
 801ac84:	0801ad8f 	.word	0x0801ad8f
 801ac88:	0801ad8f 	.word	0x0801ad8f
 801ac8c:	0801ad8f 	.word	0x0801ad8f
 801ac90:	0801ad8f 	.word	0x0801ad8f
 801ac94:	0801ad8f 	.word	0x0801ad8f
 801ac98:	0801acfb 	.word	0x0801acfb
 801ac9c:	0801ad85 	.word	0x0801ad85
 801aca0:	0801ad8f 	.word	0x0801ad8f
 801aca4:	0801ad8f 	.word	0x0801ad8f
 801aca8:	0801ad8f 	.word	0x0801ad8f
 801acac:	0801ad8f 	.word	0x0801ad8f
 801acb0:	0801ad85 	.word	0x0801ad85
 801acb4:	0801ad8f 	.word	0x0801ad8f
 801acb8:	0801ad8f 	.word	0x0801ad8f
 801acbc:	0801ad8f 	.word	0x0801ad8f
 801acc0:	0801ad8f 	.word	0x0801ad8f
 801acc4:	0801ad8f 	.word	0x0801ad8f
 801acc8:	0801ad8f 	.word	0x0801ad8f
 801accc:	0801ad8f 	.word	0x0801ad8f
 801acd0:	0801ad8f 	.word	0x0801ad8f
 801acd4:	0801ad8f 	.word	0x0801ad8f
 801acd8:	0801ad1b 	.word	0x0801ad1b
 801acdc:	0801ad8f 	.word	0x0801ad8f
 801ace0:	0801addb 	.word	0x0801addb
 801ace4:	0801ad8f 	.word	0x0801ad8f
 801ace8:	0801ad8f 	.word	0x0801ad8f
 801acec:	0801ad7f 	.word	0x0801ad7f
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801acf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801acf2:	1c5a      	adds	r2, r3, #1
 801acf4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801acf6:	2220      	movs	r2, #32
 801acf8:	701a      	strb	r2, [r3, #0]
 801acfa:	69fb      	ldr	r3, [r7, #28]
 801acfc:	3b01      	subs	r3, #1
 801acfe:	61fb      	str	r3, [r7, #28]
 801ad00:	69fb      	ldr	r3, [r7, #28]
 801ad02:	2b00      	cmp	r3, #0
 801ad04:	dcf4      	bgt.n	801acf0 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801ad06:	683b      	ldr	r3, [r7, #0]
 801ad08:	1d1a      	adds	r2, r3, #4
 801ad0a:	603a      	str	r2, [r7, #0]
 801ad0c:	6819      	ldr	r1, [r3, #0]
 801ad0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ad10:	1c5a      	adds	r2, r3, #1
 801ad12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801ad14:	b2ca      	uxtb	r2, r1
 801ad16:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801ad18:	e08d      	b.n	801ae36 <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 801ad1a:	683b      	ldr	r3, [r7, #0]
 801ad1c:	1d1a      	adds	r2, r3, #4
 801ad1e:	603a      	str	r2, [r7, #0]
 801ad20:	681b      	ldr	r3, [r3, #0]
 801ad22:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 801ad24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ad26:	2b00      	cmp	r3, #0
 801ad28:	d101      	bne.n	801ad2e <tiny_vsnprintf_like+0x162>
 801ad2a:	4b50      	ldr	r3, [pc, #320]	@ (801ae6c <tiny_vsnprintf_like+0x2a0>)
 801ad2c:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801ad2e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801ad30:	f7e5 fa76 	bl	8000220 <strlen>
 801ad34:	4603      	mov	r3, r0
 801ad36:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801ad38:	e004      	b.n	801ad44 <tiny_vsnprintf_like+0x178>
 801ad3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ad3c:	1c5a      	adds	r2, r3, #1
 801ad3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801ad40:	2220      	movs	r2, #32
 801ad42:	701a      	strb	r2, [r3, #0]
 801ad44:	69fb      	ldr	r3, [r7, #28]
 801ad46:	1e5a      	subs	r2, r3, #1
 801ad48:	61fa      	str	r2, [r7, #28]
 801ad4a:	693a      	ldr	r2, [r7, #16]
 801ad4c:	429a      	cmp	r2, r3
 801ad4e:	dbf4      	blt.n	801ad3a <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801ad50:	2300      	movs	r3, #0
 801ad52:	62bb      	str	r3, [r7, #40]	@ 0x28
 801ad54:	e00a      	b.n	801ad6c <tiny_vsnprintf_like+0x1a0>
 801ad56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801ad58:	1c53      	adds	r3, r2, #1
 801ad5a:	627b      	str	r3, [r7, #36]	@ 0x24
 801ad5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ad5e:	1c59      	adds	r1, r3, #1
 801ad60:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801ad62:	7812      	ldrb	r2, [r2, #0]
 801ad64:	701a      	strb	r2, [r3, #0]
 801ad66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ad68:	3301      	adds	r3, #1
 801ad6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801ad6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801ad6e:	693b      	ldr	r3, [r7, #16]
 801ad70:	429a      	cmp	r2, r3
 801ad72:	dbf0      	blt.n	801ad56 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801ad74:	e05f      	b.n	801ae36 <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 801ad76:	6a3b      	ldr	r3, [r7, #32]
 801ad78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ad7c:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801ad7e:	2310      	movs	r3, #16
 801ad80:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 801ad82:	e02b      	b.n	801addc <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 801ad84:	6a3b      	ldr	r3, [r7, #32]
 801ad86:	f043 0302 	orr.w	r3, r3, #2
 801ad8a:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801ad8c:	e025      	b.n	801adda <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801ad8e:	687b      	ldr	r3, [r7, #4]
 801ad90:	781b      	ldrb	r3, [r3, #0]
 801ad92:	2b25      	cmp	r3, #37	@ 0x25
 801ad94:	d004      	beq.n	801ada0 <tiny_vsnprintf_like+0x1d4>
 801ad96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ad98:	1c5a      	adds	r2, r3, #1
 801ad9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801ad9c:	2225      	movs	r2, #37	@ 0x25
 801ad9e:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801ada0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ada2:	68fb      	ldr	r3, [r7, #12]
 801ada4:	1ad2      	subs	r2, r2, r3
 801ada6:	68bb      	ldr	r3, [r7, #8]
 801ada8:	3b01      	subs	r3, #1
 801adaa:	429a      	cmp	r2, r3
 801adac:	da16      	bge.n	801addc <tiny_vsnprintf_like+0x210>
        if (*fmt)
 801adae:	687b      	ldr	r3, [r7, #4]
 801adb0:	781b      	ldrb	r3, [r3, #0]
 801adb2:	2b00      	cmp	r3, #0
 801adb4:	d006      	beq.n	801adc4 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801adb6:	687a      	ldr	r2, [r7, #4]
 801adb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801adba:	1c59      	adds	r1, r3, #1
 801adbc:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801adbe:	7812      	ldrb	r2, [r2, #0]
 801adc0:	701a      	strb	r2, [r3, #0]
 801adc2:	e002      	b.n	801adca <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801adc4:	687b      	ldr	r3, [r7, #4]
 801adc6:	3b01      	subs	r3, #1
 801adc8:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801adca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801adcc:	68fb      	ldr	r3, [r7, #12]
 801adce:	1ad2      	subs	r2, r2, r3
 801add0:	68bb      	ldr	r3, [r7, #8]
 801add2:	3b01      	subs	r3, #1
 801add4:	429a      	cmp	r2, r3
 801add6:	db2d      	blt.n	801ae34 <tiny_vsnprintf_like+0x268>
 801add8:	e000      	b.n	801addc <tiny_vsnprintf_like+0x210>
        break;
 801adda:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801addc:	697b      	ldr	r3, [r7, #20]
 801adde:	2b6c      	cmp	r3, #108	@ 0x6c
 801ade0:	d105      	bne.n	801adee <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 801ade2:	683b      	ldr	r3, [r7, #0]
 801ade4:	1d1a      	adds	r2, r3, #4
 801ade6:	603a      	str	r2, [r7, #0]
 801ade8:	681b      	ldr	r3, [r3, #0]
 801adea:	637b      	str	r3, [r7, #52]	@ 0x34
 801adec:	e00f      	b.n	801ae0e <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 801adee:	6a3b      	ldr	r3, [r7, #32]
 801adf0:	f003 0302 	and.w	r3, r3, #2
 801adf4:	2b00      	cmp	r3, #0
 801adf6:	d005      	beq.n	801ae04 <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 801adf8:	683b      	ldr	r3, [r7, #0]
 801adfa:	1d1a      	adds	r2, r3, #4
 801adfc:	603a      	str	r2, [r7, #0]
 801adfe:	681b      	ldr	r3, [r3, #0]
 801ae00:	637b      	str	r3, [r7, #52]	@ 0x34
 801ae02:	e004      	b.n	801ae0e <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 801ae04:	683b      	ldr	r3, [r7, #0]
 801ae06:	1d1a      	adds	r2, r3, #4
 801ae08:	603a      	str	r2, [r7, #0]
 801ae0a:	681b      	ldr	r3, [r3, #0]
 801ae0c:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801ae0e:	68bb      	ldr	r3, [r7, #8]
 801ae10:	1e5a      	subs	r2, r3, #1
 801ae12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801ae14:	68fb      	ldr	r3, [r7, #12]
 801ae16:	1acb      	subs	r3, r1, r3
 801ae18:	1ad1      	subs	r1, r2, r3
 801ae1a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801ae1c:	6a3b      	ldr	r3, [r7, #32]
 801ae1e:	9302      	str	r3, [sp, #8]
 801ae20:	69bb      	ldr	r3, [r7, #24]
 801ae22:	9301      	str	r3, [sp, #4]
 801ae24:	69fb      	ldr	r3, [r7, #28]
 801ae26:	9300      	str	r3, [sp, #0]
 801ae28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ae2a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801ae2c:	f7ff fde0 	bl	801a9f0 <ee_number>
 801ae30:	62f8      	str	r0, [r7, #44]	@ 0x2c
 801ae32:	e000      	b.n	801ae36 <tiny_vsnprintf_like+0x26a>
        continue;
 801ae34:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801ae36:	687b      	ldr	r3, [r7, #4]
 801ae38:	3301      	adds	r3, #1
 801ae3a:	607b      	str	r3, [r7, #4]
 801ae3c:	687b      	ldr	r3, [r7, #4]
 801ae3e:	781b      	ldrb	r3, [r3, #0]
 801ae40:	2b00      	cmp	r3, #0
 801ae42:	f47f aed2 	bne.w	801abea <tiny_vsnprintf_like+0x1e>
 801ae46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ae48:	68fb      	ldr	r3, [r7, #12]
 801ae4a:	1ad2      	subs	r2, r2, r3
 801ae4c:	68bb      	ldr	r3, [r7, #8]
 801ae4e:	3b01      	subs	r3, #1
 801ae50:	429a      	cmp	r2, r3
 801ae52:	f6bf aeca 	bge.w	801abea <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 801ae56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ae58:	2200      	movs	r2, #0
 801ae5a:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801ae5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801ae5e:	68fb      	ldr	r3, [r7, #12]
 801ae60:	1ad3      	subs	r3, r2, r3
}
 801ae62:	4618      	mov	r0, r3
 801ae64:	3738      	adds	r7, #56	@ 0x38
 801ae66:	46bd      	mov	sp, r7
 801ae68:	bd80      	pop	{r7, pc}
 801ae6a:	bf00      	nop
 801ae6c:	0801f014 	.word	0x0801f014

0801ae70 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801ae70:	b580      	push	{r7, lr}
 801ae72:	b090      	sub	sp, #64	@ 0x40
 801ae74:	af00      	add	r7, sp, #0
 801ae76:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801ae78:	4b73      	ldr	r3, [pc, #460]	@ (801b048 <UTIL_SEQ_Run+0x1d8>)
 801ae7a:	681b      	ldr	r3, [r3, #0]
 801ae7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 801ae7e:	4b72      	ldr	r3, [pc, #456]	@ (801b048 <UTIL_SEQ_Run+0x1d8>)
 801ae80:	681a      	ldr	r2, [r3, #0]
 801ae82:	687b      	ldr	r3, [r7, #4]
 801ae84:	4013      	ands	r3, r2
 801ae86:	4a70      	ldr	r2, [pc, #448]	@ (801b048 <UTIL_SEQ_Run+0x1d8>)
 801ae88:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 801ae8a:	4b70      	ldr	r3, [pc, #448]	@ (801b04c <UTIL_SEQ_Run+0x1dc>)
 801ae8c:	681b      	ldr	r3, [r3, #0]
 801ae8e:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801ae90:	4b6f      	ldr	r3, [pc, #444]	@ (801b050 <UTIL_SEQ_Run+0x1e0>)
 801ae92:	681b      	ldr	r3, [r3, #0]
 801ae94:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801ae96:	4b6f      	ldr	r3, [pc, #444]	@ (801b054 <UTIL_SEQ_Run+0x1e4>)
 801ae98:	681b      	ldr	r3, [r3, #0]
 801ae9a:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 801ae9c:	4b6e      	ldr	r3, [pc, #440]	@ (801b058 <UTIL_SEQ_Run+0x1e8>)
 801ae9e:	681b      	ldr	r3, [r3, #0]
 801aea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801aea2:	e08d      	b.n	801afc0 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 801aea4:	2300      	movs	r3, #0
 801aea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801aea8:	e002      	b.n	801aeb0 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 801aeaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801aeac:	3301      	adds	r3, #1
 801aeae:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801aeb0:	4a6a      	ldr	r2, [pc, #424]	@ (801b05c <UTIL_SEQ_Run+0x1ec>)
 801aeb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801aeb4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801aeb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801aeba:	401a      	ands	r2, r3
 801aebc:	4b62      	ldr	r3, [pc, #392]	@ (801b048 <UTIL_SEQ_Run+0x1d8>)
 801aebe:	681b      	ldr	r3, [r3, #0]
 801aec0:	4013      	ands	r3, r2
 801aec2:	2b00      	cmp	r3, #0
 801aec4:	d0f1      	beq.n	801aeaa <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801aec6:	4a65      	ldr	r2, [pc, #404]	@ (801b05c <UTIL_SEQ_Run+0x1ec>)
 801aec8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801aeca:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801aece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801aed0:	401a      	ands	r2, r3
 801aed2:	4b5d      	ldr	r3, [pc, #372]	@ (801b048 <UTIL_SEQ_Run+0x1d8>)
 801aed4:	681b      	ldr	r3, [r3, #0]
 801aed6:	4013      	ands	r3, r2
 801aed8:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801aeda:	4a60      	ldr	r2, [pc, #384]	@ (801b05c <UTIL_SEQ_Run+0x1ec>)
 801aedc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801aede:	00db      	lsls	r3, r3, #3
 801aee0:	4413      	add	r3, r2
 801aee2:	685a      	ldr	r2, [r3, #4]
 801aee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801aee6:	4013      	ands	r3, r2
 801aee8:	2b00      	cmp	r3, #0
 801aeea:	d106      	bne.n	801aefa <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801aeec:	4a5b      	ldr	r2, [pc, #364]	@ (801b05c <UTIL_SEQ_Run+0x1ec>)
 801aeee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801aef0:	00db      	lsls	r3, r3, #3
 801aef2:	4413      	add	r3, r2
 801aef4:	f04f 32ff 	mov.w	r2, #4294967295
 801aef8:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801aefa:	4a58      	ldr	r2, [pc, #352]	@ (801b05c <UTIL_SEQ_Run+0x1ec>)
 801aefc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801aefe:	00db      	lsls	r3, r3, #3
 801af00:	4413      	add	r3, r2
 801af02:	685a      	ldr	r2, [r3, #4]
 801af04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801af06:	4013      	ands	r3, r2
 801af08:	4618      	mov	r0, r3
 801af0a:	f000 f907 	bl	801b11c <SEQ_BitPosition>
 801af0e:	4603      	mov	r3, r0
 801af10:	461a      	mov	r2, r3
 801af12:	4b53      	ldr	r3, [pc, #332]	@ (801b060 <UTIL_SEQ_Run+0x1f0>)
 801af14:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801af16:	4a51      	ldr	r2, [pc, #324]	@ (801b05c <UTIL_SEQ_Run+0x1ec>)
 801af18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801af1a:	00db      	lsls	r3, r3, #3
 801af1c:	4413      	add	r3, r2
 801af1e:	685a      	ldr	r2, [r3, #4]
 801af20:	4b4f      	ldr	r3, [pc, #316]	@ (801b060 <UTIL_SEQ_Run+0x1f0>)
 801af22:	681b      	ldr	r3, [r3, #0]
 801af24:	2101      	movs	r1, #1
 801af26:	fa01 f303 	lsl.w	r3, r1, r3
 801af2a:	43db      	mvns	r3, r3
 801af2c:	401a      	ands	r2, r3
 801af2e:	494b      	ldr	r1, [pc, #300]	@ (801b05c <UTIL_SEQ_Run+0x1ec>)
 801af30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801af32:	00db      	lsls	r3, r3, #3
 801af34:	440b      	add	r3, r1
 801af36:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801af38:	f3ef 8310 	mrs	r3, PRIMASK
 801af3c:	61bb      	str	r3, [r7, #24]
  return(result);
 801af3e:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801af40:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801af42:	b672      	cpsid	i
}
 801af44:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801af46:	4b46      	ldr	r3, [pc, #280]	@ (801b060 <UTIL_SEQ_Run+0x1f0>)
 801af48:	681b      	ldr	r3, [r3, #0]
 801af4a:	2201      	movs	r2, #1
 801af4c:	fa02 f303 	lsl.w	r3, r2, r3
 801af50:	43da      	mvns	r2, r3
 801af52:	4b3e      	ldr	r3, [pc, #248]	@ (801b04c <UTIL_SEQ_Run+0x1dc>)
 801af54:	681b      	ldr	r3, [r3, #0]
 801af56:	4013      	ands	r3, r2
 801af58:	4a3c      	ldr	r2, [pc, #240]	@ (801b04c <UTIL_SEQ_Run+0x1dc>)
 801af5a:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801af5c:	2301      	movs	r3, #1
 801af5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801af60:	e013      	b.n	801af8a <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801af62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801af64:	3b01      	subs	r3, #1
 801af66:	4a3d      	ldr	r2, [pc, #244]	@ (801b05c <UTIL_SEQ_Run+0x1ec>)
 801af68:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801af6c:	4b3c      	ldr	r3, [pc, #240]	@ (801b060 <UTIL_SEQ_Run+0x1f0>)
 801af6e:	681b      	ldr	r3, [r3, #0]
 801af70:	2201      	movs	r2, #1
 801af72:	fa02 f303 	lsl.w	r3, r2, r3
 801af76:	43da      	mvns	r2, r3
 801af78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801af7a:	3b01      	subs	r3, #1
 801af7c:	400a      	ands	r2, r1
 801af7e:	4937      	ldr	r1, [pc, #220]	@ (801b05c <UTIL_SEQ_Run+0x1ec>)
 801af80:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801af84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801af86:	3b01      	subs	r3, #1
 801af88:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801af8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801af8c:	2b00      	cmp	r3, #0
 801af8e:	d1e8      	bne.n	801af62 <UTIL_SEQ_Run+0xf2>
 801af90:	6a3b      	ldr	r3, [r7, #32]
 801af92:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801af94:	697b      	ldr	r3, [r7, #20]
 801af96:	f383 8810 	msr	PRIMASK, r3
}
 801af9a:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801af9c:	4b30      	ldr	r3, [pc, #192]	@ (801b060 <UTIL_SEQ_Run+0x1f0>)
 801af9e:	681b      	ldr	r3, [r3, #0]
 801afa0:	4a30      	ldr	r2, [pc, #192]	@ (801b064 <UTIL_SEQ_Run+0x1f4>)
 801afa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801afa6:	4798      	blx	r3

    local_taskset = TaskSet;
 801afa8:	4b28      	ldr	r3, [pc, #160]	@ (801b04c <UTIL_SEQ_Run+0x1dc>)
 801afaa:	681b      	ldr	r3, [r3, #0]
 801afac:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 801afae:	4b28      	ldr	r3, [pc, #160]	@ (801b050 <UTIL_SEQ_Run+0x1e0>)
 801afb0:	681b      	ldr	r3, [r3, #0]
 801afb2:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 801afb4:	4b27      	ldr	r3, [pc, #156]	@ (801b054 <UTIL_SEQ_Run+0x1e4>)
 801afb6:	681b      	ldr	r3, [r3, #0]
 801afb8:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 801afba:	4b27      	ldr	r3, [pc, #156]	@ (801b058 <UTIL_SEQ_Run+0x1e8>)
 801afbc:	681b      	ldr	r3, [r3, #0]
 801afbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801afc0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801afc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801afc4:	401a      	ands	r2, r3
 801afc6:	4b20      	ldr	r3, [pc, #128]	@ (801b048 <UTIL_SEQ_Run+0x1d8>)
 801afc8:	681b      	ldr	r3, [r3, #0]
 801afca:	4013      	ands	r3, r2
 801afcc:	2b00      	cmp	r3, #0
 801afce:	d005      	beq.n	801afdc <UTIL_SEQ_Run+0x16c>
 801afd0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801afd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801afd4:	4013      	ands	r3, r2
 801afd6:	2b00      	cmp	r3, #0
 801afd8:	f43f af64 	beq.w	801aea4 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801afdc:	4b20      	ldr	r3, [pc, #128]	@ (801b060 <UTIL_SEQ_Run+0x1f0>)
 801afde:	f04f 32ff 	mov.w	r2, #4294967295
 801afe2:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801afe4:	f000 f88e 	bl	801b104 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801afe8:	f3ef 8310 	mrs	r3, PRIMASK
 801afec:	613b      	str	r3, [r7, #16]
  return(result);
 801afee:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801aff0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801aff2:	b672      	cpsid	i
}
 801aff4:	bf00      	nop
  local_taskset = TaskSet;
 801aff6:	4b15      	ldr	r3, [pc, #84]	@ (801b04c <UTIL_SEQ_Run+0x1dc>)
 801aff8:	681b      	ldr	r3, [r3, #0]
 801affa:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801affc:	4b14      	ldr	r3, [pc, #80]	@ (801b050 <UTIL_SEQ_Run+0x1e0>)
 801affe:	681b      	ldr	r3, [r3, #0]
 801b000:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801b002:	4b14      	ldr	r3, [pc, #80]	@ (801b054 <UTIL_SEQ_Run+0x1e4>)
 801b004:	681b      	ldr	r3, [r3, #0]
 801b006:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 801b008:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801b00a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b00c:	401a      	ands	r2, r3
 801b00e:	4b0e      	ldr	r3, [pc, #56]	@ (801b048 <UTIL_SEQ_Run+0x1d8>)
 801b010:	681b      	ldr	r3, [r3, #0]
 801b012:	4013      	ands	r3, r2
 801b014:	2b00      	cmp	r3, #0
 801b016:	d107      	bne.n	801b028 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 801b018:	4b0f      	ldr	r3, [pc, #60]	@ (801b058 <UTIL_SEQ_Run+0x1e8>)
 801b01a:	681a      	ldr	r2, [r3, #0]
 801b01c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b01e:	4013      	ands	r3, r2
 801b020:	2b00      	cmp	r3, #0
 801b022:	d101      	bne.n	801b028 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 801b024:	f7e6 ff9c 	bl	8001f60 <UTIL_SEQ_Idle>
 801b028:	69fb      	ldr	r3, [r7, #28]
 801b02a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b02c:	68fb      	ldr	r3, [r7, #12]
 801b02e:	f383 8810 	msr	PRIMASK, r3
}
 801b032:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 801b034:	f000 f86c 	bl	801b110 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801b038:	4a03      	ldr	r2, [pc, #12]	@ (801b048 <UTIL_SEQ_Run+0x1d8>)
 801b03a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b03c:	6013      	str	r3, [r2, #0]

  return;
 801b03e:	bf00      	nop
}
 801b040:	3740      	adds	r7, #64	@ 0x40
 801b042:	46bd      	mov	sp, r7
 801b044:	bd80      	pop	{r7, pc}
 801b046:	bf00      	nop
 801b048:	2000013c 	.word	0x2000013c
 801b04c:	20001d98 	.word	0x20001d98
 801b050:	20001d9c 	.word	0x20001d9c
 801b054:	20000138 	.word	0x20000138
 801b058:	20001da0 	.word	0x20001da0
 801b05c:	20001db8 	.word	0x20001db8
 801b060:	20001da4 	.word	0x20001da4
 801b064:	20001da8 	.word	0x20001da8

0801b068 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801b068:	b580      	push	{r7, lr}
 801b06a:	b088      	sub	sp, #32
 801b06c:	af00      	add	r7, sp, #0
 801b06e:	60f8      	str	r0, [r7, #12]
 801b070:	60b9      	str	r1, [r7, #8]
 801b072:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b074:	f3ef 8310 	mrs	r3, PRIMASK
 801b078:	617b      	str	r3, [r7, #20]
  return(result);
 801b07a:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801b07c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801b07e:	b672      	cpsid	i
}
 801b080:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801b082:	68f8      	ldr	r0, [r7, #12]
 801b084:	f000 f84a 	bl	801b11c <SEQ_BitPosition>
 801b088:	4603      	mov	r3, r0
 801b08a:	4619      	mov	r1, r3
 801b08c:	4a06      	ldr	r2, [pc, #24]	@ (801b0a8 <UTIL_SEQ_RegTask+0x40>)
 801b08e:	687b      	ldr	r3, [r7, #4]
 801b090:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801b094:	69fb      	ldr	r3, [r7, #28]
 801b096:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b098:	69bb      	ldr	r3, [r7, #24]
 801b09a:	f383 8810 	msr	PRIMASK, r3
}
 801b09e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801b0a0:	bf00      	nop
}
 801b0a2:	3720      	adds	r7, #32
 801b0a4:	46bd      	mov	sp, r7
 801b0a6:	bd80      	pop	{r7, pc}
 801b0a8:	20001da8 	.word	0x20001da8

0801b0ac <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801b0ac:	b480      	push	{r7}
 801b0ae:	b087      	sub	sp, #28
 801b0b0:	af00      	add	r7, sp, #0
 801b0b2:	6078      	str	r0, [r7, #4]
 801b0b4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b0b6:	f3ef 8310 	mrs	r3, PRIMASK
 801b0ba:	60fb      	str	r3, [r7, #12]
  return(result);
 801b0bc:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801b0be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801b0c0:	b672      	cpsid	i
}
 801b0c2:	bf00      	nop

  TaskSet |= TaskId_bm;
 801b0c4:	4b0d      	ldr	r3, [pc, #52]	@ (801b0fc <UTIL_SEQ_SetTask+0x50>)
 801b0c6:	681a      	ldr	r2, [r3, #0]
 801b0c8:	687b      	ldr	r3, [r7, #4]
 801b0ca:	4313      	orrs	r3, r2
 801b0cc:	4a0b      	ldr	r2, [pc, #44]	@ (801b0fc <UTIL_SEQ_SetTask+0x50>)
 801b0ce:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801b0d0:	4a0b      	ldr	r2, [pc, #44]	@ (801b100 <UTIL_SEQ_SetTask+0x54>)
 801b0d2:	683b      	ldr	r3, [r7, #0]
 801b0d4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801b0d8:	687b      	ldr	r3, [r7, #4]
 801b0da:	431a      	orrs	r2, r3
 801b0dc:	4908      	ldr	r1, [pc, #32]	@ (801b100 <UTIL_SEQ_SetTask+0x54>)
 801b0de:	683b      	ldr	r3, [r7, #0]
 801b0e0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801b0e4:	697b      	ldr	r3, [r7, #20]
 801b0e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b0e8:	693b      	ldr	r3, [r7, #16]
 801b0ea:	f383 8810 	msr	PRIMASK, r3
}
 801b0ee:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801b0f0:	bf00      	nop
}
 801b0f2:	371c      	adds	r7, #28
 801b0f4:	46bd      	mov	sp, r7
 801b0f6:	bc80      	pop	{r7}
 801b0f8:	4770      	bx	lr
 801b0fa:	bf00      	nop
 801b0fc:	20001d98 	.word	0x20001d98
 801b100:	20001db8 	.word	0x20001db8

0801b104 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801b104:	b480      	push	{r7}
 801b106:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801b108:	bf00      	nop
}
 801b10a:	46bd      	mov	sp, r7
 801b10c:	bc80      	pop	{r7}
 801b10e:	4770      	bx	lr

0801b110 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801b110:	b480      	push	{r7}
 801b112:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801b114:	bf00      	nop
}
 801b116:	46bd      	mov	sp, r7
 801b118:	bc80      	pop	{r7}
 801b11a:	4770      	bx	lr

0801b11c <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801b11c:	b480      	push	{r7}
 801b11e:	b085      	sub	sp, #20
 801b120:	af00      	add	r7, sp, #0
 801b122:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 801b124:	2300      	movs	r3, #0
 801b126:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 801b128:	687b      	ldr	r3, [r7, #4]
 801b12a:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 801b12c:	68bb      	ldr	r3, [r7, #8]
 801b12e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801b132:	d204      	bcs.n	801b13e <SEQ_BitPosition+0x22>
 801b134:	2310      	movs	r3, #16
 801b136:	73fb      	strb	r3, [r7, #15]
 801b138:	68bb      	ldr	r3, [r7, #8]
 801b13a:	041b      	lsls	r3, r3, #16
 801b13c:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 801b13e:	68bb      	ldr	r3, [r7, #8]
 801b140:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801b144:	d205      	bcs.n	801b152 <SEQ_BitPosition+0x36>
 801b146:	7bfb      	ldrb	r3, [r7, #15]
 801b148:	3308      	adds	r3, #8
 801b14a:	73fb      	strb	r3, [r7, #15]
 801b14c:	68bb      	ldr	r3, [r7, #8]
 801b14e:	021b      	lsls	r3, r3, #8
 801b150:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 801b152:	68bb      	ldr	r3, [r7, #8]
 801b154:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801b158:	d205      	bcs.n	801b166 <SEQ_BitPosition+0x4a>
 801b15a:	7bfb      	ldrb	r3, [r7, #15]
 801b15c:	3304      	adds	r3, #4
 801b15e:	73fb      	strb	r3, [r7, #15]
 801b160:	68bb      	ldr	r3, [r7, #8]
 801b162:	011b      	lsls	r3, r3, #4
 801b164:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 801b166:	68bb      	ldr	r3, [r7, #8]
 801b168:	0f1b      	lsrs	r3, r3, #28
 801b16a:	4a07      	ldr	r2, [pc, #28]	@ (801b188 <SEQ_BitPosition+0x6c>)
 801b16c:	5cd2      	ldrb	r2, [r2, r3]
 801b16e:	7bfb      	ldrb	r3, [r7, #15]
 801b170:	4413      	add	r3, r2
 801b172:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801b174:	7bfb      	ldrb	r3, [r7, #15]
 801b176:	f1c3 031f 	rsb	r3, r3, #31
 801b17a:	b2db      	uxtb	r3, r3
}
 801b17c:	4618      	mov	r0, r3
 801b17e:	3714      	adds	r7, #20
 801b180:	46bd      	mov	sp, r7
 801b182:	bc80      	pop	{r7}
 801b184:	4770      	bx	lr
 801b186:	bf00      	nop
 801b188:	0801f654 	.word	0x0801f654

0801b18c <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801b18c:	b580      	push	{r7, lr}
 801b18e:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801b190:	4b04      	ldr	r3, [pc, #16]	@ (801b1a4 <UTIL_TIMER_Init+0x18>)
 801b192:	2200      	movs	r2, #0
 801b194:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801b196:	4b04      	ldr	r3, [pc, #16]	@ (801b1a8 <UTIL_TIMER_Init+0x1c>)
 801b198:	681b      	ldr	r3, [r3, #0]
 801b19a:	4798      	blx	r3
 801b19c:	4603      	mov	r3, r0
}
 801b19e:	4618      	mov	r0, r3
 801b1a0:	bd80      	pop	{r7, pc}
 801b1a2:	bf00      	nop
 801b1a4:	20001dc0 	.word	0x20001dc0
 801b1a8:	0801f0d4 	.word	0x0801f0d4

0801b1ac <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801b1ac:	b580      	push	{r7, lr}
 801b1ae:	b084      	sub	sp, #16
 801b1b0:	af00      	add	r7, sp, #0
 801b1b2:	60f8      	str	r0, [r7, #12]
 801b1b4:	60b9      	str	r1, [r7, #8]
 801b1b6:	603b      	str	r3, [r7, #0]
 801b1b8:	4613      	mov	r3, r2
 801b1ba:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801b1bc:	68fb      	ldr	r3, [r7, #12]
 801b1be:	2b00      	cmp	r3, #0
 801b1c0:	d023      	beq.n	801b20a <UTIL_TIMER_Create+0x5e>
 801b1c2:	683b      	ldr	r3, [r7, #0]
 801b1c4:	2b00      	cmp	r3, #0
 801b1c6:	d020      	beq.n	801b20a <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801b1c8:	68fb      	ldr	r3, [r7, #12]
 801b1ca:	2200      	movs	r2, #0
 801b1cc:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801b1ce:	4b11      	ldr	r3, [pc, #68]	@ (801b214 <UTIL_TIMER_Create+0x68>)
 801b1d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b1d2:	68b8      	ldr	r0, [r7, #8]
 801b1d4:	4798      	blx	r3
 801b1d6:	4602      	mov	r2, r0
 801b1d8:	68fb      	ldr	r3, [r7, #12]
 801b1da:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801b1dc:	68fb      	ldr	r3, [r7, #12]
 801b1de:	2200      	movs	r2, #0
 801b1e0:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801b1e2:	68fb      	ldr	r3, [r7, #12]
 801b1e4:	2200      	movs	r2, #0
 801b1e6:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801b1e8:	68fb      	ldr	r3, [r7, #12]
 801b1ea:	2200      	movs	r2, #0
 801b1ec:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801b1ee:	68fb      	ldr	r3, [r7, #12]
 801b1f0:	683a      	ldr	r2, [r7, #0]
 801b1f2:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801b1f4:	68fb      	ldr	r3, [r7, #12]
 801b1f6:	69ba      	ldr	r2, [r7, #24]
 801b1f8:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801b1fa:	68fb      	ldr	r3, [r7, #12]
 801b1fc:	79fa      	ldrb	r2, [r7, #7]
 801b1fe:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801b200:	68fb      	ldr	r3, [r7, #12]
 801b202:	2200      	movs	r2, #0
 801b204:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801b206:	2300      	movs	r3, #0
 801b208:	e000      	b.n	801b20c <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801b20a:	2301      	movs	r3, #1
  }
}
 801b20c:	4618      	mov	r0, r3
 801b20e:	3710      	adds	r7, #16
 801b210:	46bd      	mov	sp, r7
 801b212:	bd80      	pop	{r7, pc}
 801b214:	0801f0d4 	.word	0x0801f0d4

0801b218 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801b218:	b580      	push	{r7, lr}
 801b21a:	b08a      	sub	sp, #40	@ 0x28
 801b21c:	af00      	add	r7, sp, #0
 801b21e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801b220:	2300      	movs	r3, #0
 801b222:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801b226:	687b      	ldr	r3, [r7, #4]
 801b228:	2b00      	cmp	r3, #0
 801b22a:	d056      	beq.n	801b2da <UTIL_TIMER_Start+0xc2>
 801b22c:	6878      	ldr	r0, [r7, #4]
 801b22e:	f000 f9a9 	bl	801b584 <TimerExists>
 801b232:	4603      	mov	r3, r0
 801b234:	f083 0301 	eor.w	r3, r3, #1
 801b238:	b2db      	uxtb	r3, r3
 801b23a:	2b00      	cmp	r3, #0
 801b23c:	d04d      	beq.n	801b2da <UTIL_TIMER_Start+0xc2>
 801b23e:	687b      	ldr	r3, [r7, #4]
 801b240:	7a5b      	ldrb	r3, [r3, #9]
 801b242:	2b00      	cmp	r3, #0
 801b244:	d149      	bne.n	801b2da <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b246:	f3ef 8310 	mrs	r3, PRIMASK
 801b24a:	613b      	str	r3, [r7, #16]
  return(result);
 801b24c:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801b24e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801b250:	b672      	cpsid	i
}
 801b252:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801b254:	687b      	ldr	r3, [r7, #4]
 801b256:	685b      	ldr	r3, [r3, #4]
 801b258:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801b25a:	4b24      	ldr	r3, [pc, #144]	@ (801b2ec <UTIL_TIMER_Start+0xd4>)
 801b25c:	6a1b      	ldr	r3, [r3, #32]
 801b25e:	4798      	blx	r3
 801b260:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801b262:	6a3a      	ldr	r2, [r7, #32]
 801b264:	69bb      	ldr	r3, [r7, #24]
 801b266:	429a      	cmp	r2, r3
 801b268:	d201      	bcs.n	801b26e <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801b26a:	69bb      	ldr	r3, [r7, #24]
 801b26c:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801b26e:	687b      	ldr	r3, [r7, #4]
 801b270:	6a3a      	ldr	r2, [r7, #32]
 801b272:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801b274:	687b      	ldr	r3, [r7, #4]
 801b276:	2200      	movs	r2, #0
 801b278:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801b27a:	687b      	ldr	r3, [r7, #4]
 801b27c:	2201      	movs	r2, #1
 801b27e:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801b280:	687b      	ldr	r3, [r7, #4]
 801b282:	2200      	movs	r2, #0
 801b284:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801b286:	4b1a      	ldr	r3, [pc, #104]	@ (801b2f0 <UTIL_TIMER_Start+0xd8>)
 801b288:	681b      	ldr	r3, [r3, #0]
 801b28a:	2b00      	cmp	r3, #0
 801b28c:	d106      	bne.n	801b29c <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801b28e:	4b17      	ldr	r3, [pc, #92]	@ (801b2ec <UTIL_TIMER_Start+0xd4>)
 801b290:	691b      	ldr	r3, [r3, #16]
 801b292:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801b294:	6878      	ldr	r0, [r7, #4]
 801b296:	f000 f9eb 	bl	801b670 <TimerInsertNewHeadTimer>
 801b29a:	e017      	b.n	801b2cc <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801b29c:	4b13      	ldr	r3, [pc, #76]	@ (801b2ec <UTIL_TIMER_Start+0xd4>)
 801b29e:	699b      	ldr	r3, [r3, #24]
 801b2a0:	4798      	blx	r3
 801b2a2:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801b2a4:	687b      	ldr	r3, [r7, #4]
 801b2a6:	681a      	ldr	r2, [r3, #0]
 801b2a8:	697b      	ldr	r3, [r7, #20]
 801b2aa:	441a      	add	r2, r3
 801b2ac:	687b      	ldr	r3, [r7, #4]
 801b2ae:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801b2b0:	687b      	ldr	r3, [r7, #4]
 801b2b2:	681a      	ldr	r2, [r3, #0]
 801b2b4:	4b0e      	ldr	r3, [pc, #56]	@ (801b2f0 <UTIL_TIMER_Start+0xd8>)
 801b2b6:	681b      	ldr	r3, [r3, #0]
 801b2b8:	681b      	ldr	r3, [r3, #0]
 801b2ba:	429a      	cmp	r2, r3
 801b2bc:	d203      	bcs.n	801b2c6 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801b2be:	6878      	ldr	r0, [r7, #4]
 801b2c0:	f000 f9d6 	bl	801b670 <TimerInsertNewHeadTimer>
 801b2c4:	e002      	b.n	801b2cc <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801b2c6:	6878      	ldr	r0, [r7, #4]
 801b2c8:	f000 f9a2 	bl	801b610 <TimerInsertTimer>
 801b2cc:	69fb      	ldr	r3, [r7, #28]
 801b2ce:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b2d0:	68fb      	ldr	r3, [r7, #12]
 801b2d2:	f383 8810 	msr	PRIMASK, r3
}
 801b2d6:	bf00      	nop
  {
 801b2d8:	e002      	b.n	801b2e0 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801b2da:	2301      	movs	r3, #1
 801b2dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 801b2e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801b2e4:	4618      	mov	r0, r3
 801b2e6:	3728      	adds	r7, #40	@ 0x28
 801b2e8:	46bd      	mov	sp, r7
 801b2ea:	bd80      	pop	{r7, pc}
 801b2ec:	0801f0d4 	.word	0x0801f0d4
 801b2f0:	20001dc0 	.word	0x20001dc0

0801b2f4 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801b2f4:	b580      	push	{r7, lr}
 801b2f6:	b088      	sub	sp, #32
 801b2f8:	af00      	add	r7, sp, #0
 801b2fa:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801b2fc:	2300      	movs	r3, #0
 801b2fe:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801b300:	687b      	ldr	r3, [r7, #4]
 801b302:	2b00      	cmp	r3, #0
 801b304:	d05b      	beq.n	801b3be <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b306:	f3ef 8310 	mrs	r3, PRIMASK
 801b30a:	60fb      	str	r3, [r7, #12]
  return(result);
 801b30c:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801b30e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801b310:	b672      	cpsid	i
}
 801b312:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801b314:	4b2d      	ldr	r3, [pc, #180]	@ (801b3cc <UTIL_TIMER_Stop+0xd8>)
 801b316:	681b      	ldr	r3, [r3, #0]
 801b318:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801b31a:	4b2c      	ldr	r3, [pc, #176]	@ (801b3cc <UTIL_TIMER_Stop+0xd8>)
 801b31c:	681b      	ldr	r3, [r3, #0]
 801b31e:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801b320:	687b      	ldr	r3, [r7, #4]
 801b322:	2201      	movs	r2, #1
 801b324:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801b326:	4b29      	ldr	r3, [pc, #164]	@ (801b3cc <UTIL_TIMER_Stop+0xd8>)
 801b328:	681b      	ldr	r3, [r3, #0]
 801b32a:	2b00      	cmp	r3, #0
 801b32c:	d041      	beq.n	801b3b2 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801b32e:	687b      	ldr	r3, [r7, #4]
 801b330:	2200      	movs	r2, #0
 801b332:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801b334:	4b25      	ldr	r3, [pc, #148]	@ (801b3cc <UTIL_TIMER_Stop+0xd8>)
 801b336:	681b      	ldr	r3, [r3, #0]
 801b338:	687a      	ldr	r2, [r7, #4]
 801b33a:	429a      	cmp	r2, r3
 801b33c:	d134      	bne.n	801b3a8 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801b33e:	4b23      	ldr	r3, [pc, #140]	@ (801b3cc <UTIL_TIMER_Stop+0xd8>)
 801b340:	681b      	ldr	r3, [r3, #0]
 801b342:	2200      	movs	r2, #0
 801b344:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801b346:	4b21      	ldr	r3, [pc, #132]	@ (801b3cc <UTIL_TIMER_Stop+0xd8>)
 801b348:	681b      	ldr	r3, [r3, #0]
 801b34a:	695b      	ldr	r3, [r3, #20]
 801b34c:	2b00      	cmp	r3, #0
 801b34e:	d00a      	beq.n	801b366 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801b350:	4b1e      	ldr	r3, [pc, #120]	@ (801b3cc <UTIL_TIMER_Stop+0xd8>)
 801b352:	681b      	ldr	r3, [r3, #0]
 801b354:	695b      	ldr	r3, [r3, #20]
 801b356:	4a1d      	ldr	r2, [pc, #116]	@ (801b3cc <UTIL_TIMER_Stop+0xd8>)
 801b358:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801b35a:	4b1c      	ldr	r3, [pc, #112]	@ (801b3cc <UTIL_TIMER_Stop+0xd8>)
 801b35c:	681b      	ldr	r3, [r3, #0]
 801b35e:	4618      	mov	r0, r3
 801b360:	f000 f92c 	bl	801b5bc <TimerSetTimeout>
 801b364:	e023      	b.n	801b3ae <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801b366:	4b1a      	ldr	r3, [pc, #104]	@ (801b3d0 <UTIL_TIMER_Stop+0xdc>)
 801b368:	68db      	ldr	r3, [r3, #12]
 801b36a:	4798      	blx	r3
            TimerListHead = NULL;
 801b36c:	4b17      	ldr	r3, [pc, #92]	@ (801b3cc <UTIL_TIMER_Stop+0xd8>)
 801b36e:	2200      	movs	r2, #0
 801b370:	601a      	str	r2, [r3, #0]
 801b372:	e01c      	b.n	801b3ae <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801b374:	697a      	ldr	r2, [r7, #20]
 801b376:	687b      	ldr	r3, [r7, #4]
 801b378:	429a      	cmp	r2, r3
 801b37a:	d110      	bne.n	801b39e <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801b37c:	697b      	ldr	r3, [r7, #20]
 801b37e:	695b      	ldr	r3, [r3, #20]
 801b380:	2b00      	cmp	r3, #0
 801b382:	d006      	beq.n	801b392 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801b384:	697b      	ldr	r3, [r7, #20]
 801b386:	695b      	ldr	r3, [r3, #20]
 801b388:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801b38a:	69bb      	ldr	r3, [r7, #24]
 801b38c:	697a      	ldr	r2, [r7, #20]
 801b38e:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801b390:	e00d      	b.n	801b3ae <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801b392:	2300      	movs	r3, #0
 801b394:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801b396:	69bb      	ldr	r3, [r7, #24]
 801b398:	697a      	ldr	r2, [r7, #20]
 801b39a:	615a      	str	r2, [r3, #20]
            break;
 801b39c:	e007      	b.n	801b3ae <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801b39e:	697b      	ldr	r3, [r7, #20]
 801b3a0:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801b3a2:	697b      	ldr	r3, [r7, #20]
 801b3a4:	695b      	ldr	r3, [r3, #20]
 801b3a6:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801b3a8:	697b      	ldr	r3, [r7, #20]
 801b3aa:	2b00      	cmp	r3, #0
 801b3ac:	d1e2      	bne.n	801b374 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801b3ae:	2300      	movs	r3, #0
 801b3b0:	77fb      	strb	r3, [r7, #31]
 801b3b2:	693b      	ldr	r3, [r7, #16]
 801b3b4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b3b6:	68bb      	ldr	r3, [r7, #8]
 801b3b8:	f383 8810 	msr	PRIMASK, r3
}
 801b3bc:	e001      	b.n	801b3c2 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801b3be:	2301      	movs	r3, #1
 801b3c0:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801b3c2:	7ffb      	ldrb	r3, [r7, #31]
}
 801b3c4:	4618      	mov	r0, r3
 801b3c6:	3720      	adds	r7, #32
 801b3c8:	46bd      	mov	sp, r7
 801b3ca:	bd80      	pop	{r7, pc}
 801b3cc:	20001dc0 	.word	0x20001dc0
 801b3d0:	0801f0d4 	.word	0x0801f0d4

0801b3d4 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801b3d4:	b580      	push	{r7, lr}
 801b3d6:	b084      	sub	sp, #16
 801b3d8:	af00      	add	r7, sp, #0
 801b3da:	6078      	str	r0, [r7, #4]
 801b3dc:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801b3de:	2300      	movs	r3, #0
 801b3e0:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801b3e2:	687b      	ldr	r3, [r7, #4]
 801b3e4:	2b00      	cmp	r3, #0
 801b3e6:	d102      	bne.n	801b3ee <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801b3e8:	2301      	movs	r3, #1
 801b3ea:	73fb      	strb	r3, [r7, #15]
 801b3ec:	e014      	b.n	801b418 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801b3ee:	4b0d      	ldr	r3, [pc, #52]	@ (801b424 <UTIL_TIMER_SetPeriod+0x50>)
 801b3f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b3f2:	6838      	ldr	r0, [r7, #0]
 801b3f4:	4798      	blx	r3
 801b3f6:	4602      	mov	r2, r0
 801b3f8:	687b      	ldr	r3, [r7, #4]
 801b3fa:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801b3fc:	6878      	ldr	r0, [r7, #4]
 801b3fe:	f000 f8c1 	bl	801b584 <TimerExists>
 801b402:	4603      	mov	r3, r0
 801b404:	2b00      	cmp	r3, #0
 801b406:	d007      	beq.n	801b418 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801b408:	6878      	ldr	r0, [r7, #4]
 801b40a:	f7ff ff73 	bl	801b2f4 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801b40e:	6878      	ldr	r0, [r7, #4]
 801b410:	f7ff ff02 	bl	801b218 <UTIL_TIMER_Start>
 801b414:	4603      	mov	r3, r0
 801b416:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801b418:	7bfb      	ldrb	r3, [r7, #15]
}
 801b41a:	4618      	mov	r0, r3
 801b41c:	3710      	adds	r7, #16
 801b41e:	46bd      	mov	sp, r7
 801b420:	bd80      	pop	{r7, pc}
 801b422:	bf00      	nop
 801b424:	0801f0d4 	.word	0x0801f0d4

0801b428 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801b428:	b590      	push	{r4, r7, lr}
 801b42a:	b089      	sub	sp, #36	@ 0x24
 801b42c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b42e:	f3ef 8310 	mrs	r3, PRIMASK
 801b432:	60bb      	str	r3, [r7, #8]
  return(result);
 801b434:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801b436:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801b438:	b672      	cpsid	i
}
 801b43a:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801b43c:	4b38      	ldr	r3, [pc, #224]	@ (801b520 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801b43e:	695b      	ldr	r3, [r3, #20]
 801b440:	4798      	blx	r3
 801b442:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801b444:	4b36      	ldr	r3, [pc, #216]	@ (801b520 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801b446:	691b      	ldr	r3, [r3, #16]
 801b448:	4798      	blx	r3
 801b44a:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801b44c:	693a      	ldr	r2, [r7, #16]
 801b44e:	697b      	ldr	r3, [r7, #20]
 801b450:	1ad3      	subs	r3, r2, r3
 801b452:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801b454:	4b33      	ldr	r3, [pc, #204]	@ (801b524 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b456:	681b      	ldr	r3, [r3, #0]
 801b458:	2b00      	cmp	r3, #0
 801b45a:	d037      	beq.n	801b4cc <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801b45c:	4b31      	ldr	r3, [pc, #196]	@ (801b524 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b45e:	681b      	ldr	r3, [r3, #0]
 801b460:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801b462:	69fb      	ldr	r3, [r7, #28]
 801b464:	681b      	ldr	r3, [r3, #0]
 801b466:	68fa      	ldr	r2, [r7, #12]
 801b468:	429a      	cmp	r2, r3
 801b46a:	d206      	bcs.n	801b47a <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801b46c:	69fb      	ldr	r3, [r7, #28]
 801b46e:	681a      	ldr	r2, [r3, #0]
 801b470:	68fb      	ldr	r3, [r7, #12]
 801b472:	1ad2      	subs	r2, r2, r3
 801b474:	69fb      	ldr	r3, [r7, #28]
 801b476:	601a      	str	r2, [r3, #0]
 801b478:	e002      	b.n	801b480 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801b47a:	69fb      	ldr	r3, [r7, #28]
 801b47c:	2200      	movs	r2, #0
 801b47e:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801b480:	69fb      	ldr	r3, [r7, #28]
 801b482:	695b      	ldr	r3, [r3, #20]
 801b484:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801b486:	69fb      	ldr	r3, [r7, #28]
 801b488:	2b00      	cmp	r3, #0
 801b48a:	d1ea      	bne.n	801b462 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801b48c:	e01e      	b.n	801b4cc <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801b48e:	4b25      	ldr	r3, [pc, #148]	@ (801b524 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b490:	681b      	ldr	r3, [r3, #0]
 801b492:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801b494:	4b23      	ldr	r3, [pc, #140]	@ (801b524 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b496:	681b      	ldr	r3, [r3, #0]
 801b498:	695b      	ldr	r3, [r3, #20]
 801b49a:	4a22      	ldr	r2, [pc, #136]	@ (801b524 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b49c:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801b49e:	69fb      	ldr	r3, [r7, #28]
 801b4a0:	2200      	movs	r2, #0
 801b4a2:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801b4a4:	69fb      	ldr	r3, [r7, #28]
 801b4a6:	2200      	movs	r2, #0
 801b4a8:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801b4aa:	69fb      	ldr	r3, [r7, #28]
 801b4ac:	68db      	ldr	r3, [r3, #12]
 801b4ae:	69fa      	ldr	r2, [r7, #28]
 801b4b0:	6912      	ldr	r2, [r2, #16]
 801b4b2:	4610      	mov	r0, r2
 801b4b4:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801b4b6:	69fb      	ldr	r3, [r7, #28]
 801b4b8:	7adb      	ldrb	r3, [r3, #11]
 801b4ba:	2b01      	cmp	r3, #1
 801b4bc:	d106      	bne.n	801b4cc <UTIL_TIMER_IRQ_Handler+0xa4>
 801b4be:	69fb      	ldr	r3, [r7, #28]
 801b4c0:	7a9b      	ldrb	r3, [r3, #10]
 801b4c2:	2b00      	cmp	r3, #0
 801b4c4:	d102      	bne.n	801b4cc <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801b4c6:	69f8      	ldr	r0, [r7, #28]
 801b4c8:	f7ff fea6 	bl	801b218 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801b4cc:	4b15      	ldr	r3, [pc, #84]	@ (801b524 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b4ce:	681b      	ldr	r3, [r3, #0]
 801b4d0:	2b00      	cmp	r3, #0
 801b4d2:	d00d      	beq.n	801b4f0 <UTIL_TIMER_IRQ_Handler+0xc8>
 801b4d4:	4b13      	ldr	r3, [pc, #76]	@ (801b524 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b4d6:	681b      	ldr	r3, [r3, #0]
 801b4d8:	681b      	ldr	r3, [r3, #0]
 801b4da:	2b00      	cmp	r3, #0
 801b4dc:	d0d7      	beq.n	801b48e <UTIL_TIMER_IRQ_Handler+0x66>
 801b4de:	4b11      	ldr	r3, [pc, #68]	@ (801b524 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b4e0:	681b      	ldr	r3, [r3, #0]
 801b4e2:	681c      	ldr	r4, [r3, #0]
 801b4e4:	4b0e      	ldr	r3, [pc, #56]	@ (801b520 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801b4e6:	699b      	ldr	r3, [r3, #24]
 801b4e8:	4798      	blx	r3
 801b4ea:	4603      	mov	r3, r0
 801b4ec:	429c      	cmp	r4, r3
 801b4ee:	d3ce      	bcc.n	801b48e <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801b4f0:	4b0c      	ldr	r3, [pc, #48]	@ (801b524 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b4f2:	681b      	ldr	r3, [r3, #0]
 801b4f4:	2b00      	cmp	r3, #0
 801b4f6:	d009      	beq.n	801b50c <UTIL_TIMER_IRQ_Handler+0xe4>
 801b4f8:	4b0a      	ldr	r3, [pc, #40]	@ (801b524 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b4fa:	681b      	ldr	r3, [r3, #0]
 801b4fc:	7a1b      	ldrb	r3, [r3, #8]
 801b4fe:	2b00      	cmp	r3, #0
 801b500:	d104      	bne.n	801b50c <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801b502:	4b08      	ldr	r3, [pc, #32]	@ (801b524 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801b504:	681b      	ldr	r3, [r3, #0]
 801b506:	4618      	mov	r0, r3
 801b508:	f000 f858 	bl	801b5bc <TimerSetTimeout>
 801b50c:	69bb      	ldr	r3, [r7, #24]
 801b50e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b510:	687b      	ldr	r3, [r7, #4]
 801b512:	f383 8810 	msr	PRIMASK, r3
}
 801b516:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801b518:	bf00      	nop
 801b51a:	3724      	adds	r7, #36	@ 0x24
 801b51c:	46bd      	mov	sp, r7
 801b51e:	bd90      	pop	{r4, r7, pc}
 801b520:	0801f0d4 	.word	0x0801f0d4
 801b524:	20001dc0 	.word	0x20001dc0

0801b528 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801b528:	b580      	push	{r7, lr}
 801b52a:	b082      	sub	sp, #8
 801b52c:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801b52e:	4b06      	ldr	r3, [pc, #24]	@ (801b548 <UTIL_TIMER_GetCurrentTime+0x20>)
 801b530:	69db      	ldr	r3, [r3, #28]
 801b532:	4798      	blx	r3
 801b534:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801b536:	4b04      	ldr	r3, [pc, #16]	@ (801b548 <UTIL_TIMER_GetCurrentTime+0x20>)
 801b538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b53a:	6878      	ldr	r0, [r7, #4]
 801b53c:	4798      	blx	r3
 801b53e:	4603      	mov	r3, r0
}
 801b540:	4618      	mov	r0, r3
 801b542:	3708      	adds	r7, #8
 801b544:	46bd      	mov	sp, r7
 801b546:	bd80      	pop	{r7, pc}
 801b548:	0801f0d4 	.word	0x0801f0d4

0801b54c <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801b54c:	b580      	push	{r7, lr}
 801b54e:	b084      	sub	sp, #16
 801b550:	af00      	add	r7, sp, #0
 801b552:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801b554:	4b0a      	ldr	r3, [pc, #40]	@ (801b580 <UTIL_TIMER_GetElapsedTime+0x34>)
 801b556:	69db      	ldr	r3, [r3, #28]
 801b558:	4798      	blx	r3
 801b55a:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801b55c:	4b08      	ldr	r3, [pc, #32]	@ (801b580 <UTIL_TIMER_GetElapsedTime+0x34>)
 801b55e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b560:	6878      	ldr	r0, [r7, #4]
 801b562:	4798      	blx	r3
 801b564:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801b566:	4b06      	ldr	r3, [pc, #24]	@ (801b580 <UTIL_TIMER_GetElapsedTime+0x34>)
 801b568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b56a:	68f9      	ldr	r1, [r7, #12]
 801b56c:	68ba      	ldr	r2, [r7, #8]
 801b56e:	1a8a      	subs	r2, r1, r2
 801b570:	4610      	mov	r0, r2
 801b572:	4798      	blx	r3
 801b574:	4603      	mov	r3, r0
}
 801b576:	4618      	mov	r0, r3
 801b578:	3710      	adds	r7, #16
 801b57a:	46bd      	mov	sp, r7
 801b57c:	bd80      	pop	{r7, pc}
 801b57e:	bf00      	nop
 801b580:	0801f0d4 	.word	0x0801f0d4

0801b584 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801b584:	b480      	push	{r7}
 801b586:	b085      	sub	sp, #20
 801b588:	af00      	add	r7, sp, #0
 801b58a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801b58c:	4b0a      	ldr	r3, [pc, #40]	@ (801b5b8 <TimerExists+0x34>)
 801b58e:	681b      	ldr	r3, [r3, #0]
 801b590:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801b592:	e008      	b.n	801b5a6 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801b594:	68fa      	ldr	r2, [r7, #12]
 801b596:	687b      	ldr	r3, [r7, #4]
 801b598:	429a      	cmp	r2, r3
 801b59a:	d101      	bne.n	801b5a0 <TimerExists+0x1c>
    {
      return true;
 801b59c:	2301      	movs	r3, #1
 801b59e:	e006      	b.n	801b5ae <TimerExists+0x2a>
    }
    cur = cur->Next;
 801b5a0:	68fb      	ldr	r3, [r7, #12]
 801b5a2:	695b      	ldr	r3, [r3, #20]
 801b5a4:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801b5a6:	68fb      	ldr	r3, [r7, #12]
 801b5a8:	2b00      	cmp	r3, #0
 801b5aa:	d1f3      	bne.n	801b594 <TimerExists+0x10>
  }
  return false;
 801b5ac:	2300      	movs	r3, #0
}
 801b5ae:	4618      	mov	r0, r3
 801b5b0:	3714      	adds	r7, #20
 801b5b2:	46bd      	mov	sp, r7
 801b5b4:	bc80      	pop	{r7}
 801b5b6:	4770      	bx	lr
 801b5b8:	20001dc0 	.word	0x20001dc0

0801b5bc <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801b5bc:	b590      	push	{r4, r7, lr}
 801b5be:	b085      	sub	sp, #20
 801b5c0:	af00      	add	r7, sp, #0
 801b5c2:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801b5c4:	4b11      	ldr	r3, [pc, #68]	@ (801b60c <TimerSetTimeout+0x50>)
 801b5c6:	6a1b      	ldr	r3, [r3, #32]
 801b5c8:	4798      	blx	r3
 801b5ca:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801b5cc:	687b      	ldr	r3, [r7, #4]
 801b5ce:	2201      	movs	r2, #1
 801b5d0:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801b5d2:	687b      	ldr	r3, [r7, #4]
 801b5d4:	681c      	ldr	r4, [r3, #0]
 801b5d6:	4b0d      	ldr	r3, [pc, #52]	@ (801b60c <TimerSetTimeout+0x50>)
 801b5d8:	699b      	ldr	r3, [r3, #24]
 801b5da:	4798      	blx	r3
 801b5dc:	4602      	mov	r2, r0
 801b5de:	68fb      	ldr	r3, [r7, #12]
 801b5e0:	4413      	add	r3, r2
 801b5e2:	429c      	cmp	r4, r3
 801b5e4:	d207      	bcs.n	801b5f6 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801b5e6:	4b09      	ldr	r3, [pc, #36]	@ (801b60c <TimerSetTimeout+0x50>)
 801b5e8:	699b      	ldr	r3, [r3, #24]
 801b5ea:	4798      	blx	r3
 801b5ec:	4602      	mov	r2, r0
 801b5ee:	68fb      	ldr	r3, [r7, #12]
 801b5f0:	441a      	add	r2, r3
 801b5f2:	687b      	ldr	r3, [r7, #4]
 801b5f4:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801b5f6:	4b05      	ldr	r3, [pc, #20]	@ (801b60c <TimerSetTimeout+0x50>)
 801b5f8:	689b      	ldr	r3, [r3, #8]
 801b5fa:	687a      	ldr	r2, [r7, #4]
 801b5fc:	6812      	ldr	r2, [r2, #0]
 801b5fe:	4610      	mov	r0, r2
 801b600:	4798      	blx	r3
}
 801b602:	bf00      	nop
 801b604:	3714      	adds	r7, #20
 801b606:	46bd      	mov	sp, r7
 801b608:	bd90      	pop	{r4, r7, pc}
 801b60a:	bf00      	nop
 801b60c:	0801f0d4 	.word	0x0801f0d4

0801b610 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801b610:	b480      	push	{r7}
 801b612:	b085      	sub	sp, #20
 801b614:	af00      	add	r7, sp, #0
 801b616:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801b618:	4b14      	ldr	r3, [pc, #80]	@ (801b66c <TimerInsertTimer+0x5c>)
 801b61a:	681b      	ldr	r3, [r3, #0]
 801b61c:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801b61e:	4b13      	ldr	r3, [pc, #76]	@ (801b66c <TimerInsertTimer+0x5c>)
 801b620:	681b      	ldr	r3, [r3, #0]
 801b622:	695b      	ldr	r3, [r3, #20]
 801b624:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801b626:	e012      	b.n	801b64e <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801b628:	687b      	ldr	r3, [r7, #4]
 801b62a:	681a      	ldr	r2, [r3, #0]
 801b62c:	68bb      	ldr	r3, [r7, #8]
 801b62e:	681b      	ldr	r3, [r3, #0]
 801b630:	429a      	cmp	r2, r3
 801b632:	d905      	bls.n	801b640 <TimerInsertTimer+0x30>
    {
        cur = next;
 801b634:	68bb      	ldr	r3, [r7, #8]
 801b636:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801b638:	68bb      	ldr	r3, [r7, #8]
 801b63a:	695b      	ldr	r3, [r3, #20]
 801b63c:	60bb      	str	r3, [r7, #8]
 801b63e:	e006      	b.n	801b64e <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801b640:	68fb      	ldr	r3, [r7, #12]
 801b642:	687a      	ldr	r2, [r7, #4]
 801b644:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801b646:	687b      	ldr	r3, [r7, #4]
 801b648:	68ba      	ldr	r2, [r7, #8]
 801b64a:	615a      	str	r2, [r3, #20]
        return;
 801b64c:	e009      	b.n	801b662 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801b64e:	68fb      	ldr	r3, [r7, #12]
 801b650:	695b      	ldr	r3, [r3, #20]
 801b652:	2b00      	cmp	r3, #0
 801b654:	d1e8      	bne.n	801b628 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801b656:	68fb      	ldr	r3, [r7, #12]
 801b658:	687a      	ldr	r2, [r7, #4]
 801b65a:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801b65c:	687b      	ldr	r3, [r7, #4]
 801b65e:	2200      	movs	r2, #0
 801b660:	615a      	str	r2, [r3, #20]
}
 801b662:	3714      	adds	r7, #20
 801b664:	46bd      	mov	sp, r7
 801b666:	bc80      	pop	{r7}
 801b668:	4770      	bx	lr
 801b66a:	bf00      	nop
 801b66c:	20001dc0 	.word	0x20001dc0

0801b670 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801b670:	b580      	push	{r7, lr}
 801b672:	b084      	sub	sp, #16
 801b674:	af00      	add	r7, sp, #0
 801b676:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801b678:	4b0b      	ldr	r3, [pc, #44]	@ (801b6a8 <TimerInsertNewHeadTimer+0x38>)
 801b67a:	681b      	ldr	r3, [r3, #0]
 801b67c:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801b67e:	68fb      	ldr	r3, [r7, #12]
 801b680:	2b00      	cmp	r3, #0
 801b682:	d002      	beq.n	801b68a <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801b684:	68fb      	ldr	r3, [r7, #12]
 801b686:	2200      	movs	r2, #0
 801b688:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801b68a:	687b      	ldr	r3, [r7, #4]
 801b68c:	68fa      	ldr	r2, [r7, #12]
 801b68e:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801b690:	4a05      	ldr	r2, [pc, #20]	@ (801b6a8 <TimerInsertNewHeadTimer+0x38>)
 801b692:	687b      	ldr	r3, [r7, #4]
 801b694:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801b696:	4b04      	ldr	r3, [pc, #16]	@ (801b6a8 <TimerInsertNewHeadTimer+0x38>)
 801b698:	681b      	ldr	r3, [r3, #0]
 801b69a:	4618      	mov	r0, r3
 801b69c:	f7ff ff8e 	bl	801b5bc <TimerSetTimeout>
}
 801b6a0:	bf00      	nop
 801b6a2:	3710      	adds	r7, #16
 801b6a4:	46bd      	mov	sp, r7
 801b6a6:	bd80      	pop	{r7, pc}
 801b6a8:	20001dc0 	.word	0x20001dc0

0801b6ac <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801b6ac:	b580      	push	{r7, lr}
 801b6ae:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801b6b0:	2218      	movs	r2, #24
 801b6b2:	2100      	movs	r1, #0
 801b6b4:	4807      	ldr	r0, [pc, #28]	@ (801b6d4 <UTIL_ADV_TRACE_Init+0x28>)
 801b6b6:	f7fe fffc 	bl	801a6b2 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801b6ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801b6be:	2100      	movs	r1, #0
 801b6c0:	4805      	ldr	r0, [pc, #20]	@ (801b6d8 <UTIL_ADV_TRACE_Init+0x2c>)
 801b6c2:	f7fe fff6 	bl	801a6b2 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801b6c6:	4b05      	ldr	r3, [pc, #20]	@ (801b6dc <UTIL_ADV_TRACE_Init+0x30>)
 801b6c8:	681b      	ldr	r3, [r3, #0]
 801b6ca:	4805      	ldr	r0, [pc, #20]	@ (801b6e0 <UTIL_ADV_TRACE_Init+0x34>)
 801b6cc:	4798      	blx	r3
 801b6ce:	4603      	mov	r3, r0
}
 801b6d0:	4618      	mov	r0, r3
 801b6d2:	bd80      	pop	{r7, pc}
 801b6d4:	20001dc4 	.word	0x20001dc4
 801b6d8:	20001ddc 	.word	0x20001ddc
 801b6dc:	0801f114 	.word	0x0801f114
 801b6e0:	0801b94d 	.word	0x0801b94d

0801b6e4 <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 801b6e4:	b480      	push	{r7}
 801b6e6:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801b6e8:	4b06      	ldr	r3, [pc, #24]	@ (801b704 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801b6ea:	8a5a      	ldrh	r2, [r3, #18]
 801b6ec:	4b05      	ldr	r3, [pc, #20]	@ (801b704 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801b6ee:	8a1b      	ldrh	r3, [r3, #16]
 801b6f0:	429a      	cmp	r2, r3
 801b6f2:	d101      	bne.n	801b6f8 <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 801b6f4:	2301      	movs	r3, #1
 801b6f6:	e000      	b.n	801b6fa <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 801b6f8:	2300      	movs	r3, #0
}
 801b6fa:	4618      	mov	r0, r3
 801b6fc:	46bd      	mov	sp, r7
 801b6fe:	bc80      	pop	{r7}
 801b700:	4770      	bx	lr
 801b702:	bf00      	nop
 801b704:	20001dc4 	.word	0x20001dc4

0801b708 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801b708:	b408      	push	{r3}
 801b70a:	b580      	push	{r7, lr}
 801b70c:	b08d      	sub	sp, #52	@ 0x34
 801b70e:	af00      	add	r7, sp, #0
 801b710:	60f8      	str	r0, [r7, #12]
 801b712:	60b9      	str	r1, [r7, #8]
 801b714:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801b716:	2300      	movs	r3, #0
 801b718:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801b71a:	2300      	movs	r3, #0
 801b71c:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801b71e:	4b37      	ldr	r3, [pc, #220]	@ (801b7fc <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801b720:	7a1b      	ldrb	r3, [r3, #8]
 801b722:	461a      	mov	r2, r3
 801b724:	68fb      	ldr	r3, [r7, #12]
 801b726:	4293      	cmp	r3, r2
 801b728:	d902      	bls.n	801b730 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801b72a:	f06f 0304 	mvn.w	r3, #4
 801b72e:	e05e      	b.n	801b7ee <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801b730:	4b32      	ldr	r3, [pc, #200]	@ (801b7fc <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801b732:	68da      	ldr	r2, [r3, #12]
 801b734:	68bb      	ldr	r3, [r7, #8]
 801b736:	4013      	ands	r3, r2
 801b738:	68ba      	ldr	r2, [r7, #8]
 801b73a:	429a      	cmp	r2, r3
 801b73c:	d002      	beq.n	801b744 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801b73e:	f06f 0305 	mvn.w	r3, #5
 801b742:	e054      	b.n	801b7ee <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801b744:	4b2d      	ldr	r3, [pc, #180]	@ (801b7fc <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801b746:	685b      	ldr	r3, [r3, #4]
 801b748:	2b00      	cmp	r3, #0
 801b74a:	d00a      	beq.n	801b762 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801b74c:	687b      	ldr	r3, [r7, #4]
 801b74e:	2b00      	cmp	r3, #0
 801b750:	d007      	beq.n	801b762 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801b752:	4b2a      	ldr	r3, [pc, #168]	@ (801b7fc <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801b754:	685b      	ldr	r3, [r3, #4]
 801b756:	f107 0116 	add.w	r1, r7, #22
 801b75a:	f107 0218 	add.w	r2, r7, #24
 801b75e:	4610      	mov	r0, r2
 801b760:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801b762:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801b766:	62bb      	str	r3, [r7, #40]	@ 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801b768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b76a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b76c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801b770:	4823      	ldr	r0, [pc, #140]	@ (801b800 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801b772:	f7ff fa2b 	bl	801abcc <tiny_vsnprintf_like>
 801b776:	4603      	mov	r3, r0
 801b778:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  TRACE_Lock();
 801b77a:	f000 f9f1 	bl	801bb60 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801b77e:	8afa      	ldrh	r2, [r7, #22]
 801b780:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801b782:	4413      	add	r3, r2
 801b784:	b29b      	uxth	r3, r3
 801b786:	f107 0214 	add.w	r2, r7, #20
 801b78a:	4611      	mov	r1, r2
 801b78c:	4618      	mov	r0, r3
 801b78e:	f000 f969 	bl	801ba64 <TRACE_AllocateBufer>
 801b792:	4603      	mov	r3, r0
 801b794:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b798:	d025      	beq.n	801b7e6 <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801b79a:	2300      	movs	r3, #0
 801b79c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801b79e:	e00e      	b.n	801b7be <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801b7a0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801b7a2:	8aba      	ldrh	r2, [r7, #20]
 801b7a4:	3330      	adds	r3, #48	@ 0x30
 801b7a6:	443b      	add	r3, r7
 801b7a8:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801b7ac:	4b15      	ldr	r3, [pc, #84]	@ (801b804 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801b7ae:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801b7b0:	8abb      	ldrh	r3, [r7, #20]
 801b7b2:	3301      	adds	r3, #1
 801b7b4:	b29b      	uxth	r3, r3
 801b7b6:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801b7b8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801b7ba:	3301      	adds	r3, #1
 801b7bc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801b7be:	8afb      	ldrh	r3, [r7, #22]
 801b7c0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801b7c2:	429a      	cmp	r2, r3
 801b7c4:	d3ec      	bcc.n	801b7a0 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801b7c6:	8abb      	ldrh	r3, [r7, #20]
 801b7c8:	461a      	mov	r2, r3
 801b7ca:	4b0e      	ldr	r3, [pc, #56]	@ (801b804 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801b7cc:	18d0      	adds	r0, r2, r3
 801b7ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b7d0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801b7d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801b7d6:	f7ff f9f9 	bl	801abcc <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801b7da:	f000 f9df 	bl	801bb9c <TRACE_UnLock>

    return TRACE_Send();
 801b7de:	f000 f831 	bl	801b844 <TRACE_Send>
 801b7e2:	4603      	mov	r3, r0
 801b7e4:	e003      	b.n	801b7ee <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801b7e6:	f000 f9d9 	bl	801bb9c <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801b7ea:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801b7ee:	4618      	mov	r0, r3
 801b7f0:	3734      	adds	r7, #52	@ 0x34
 801b7f2:	46bd      	mov	sp, r7
 801b7f4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801b7f8:	b001      	add	sp, #4
 801b7fa:	4770      	bx	lr
 801b7fc:	20001dc4 	.word	0x20001dc4
 801b800:	200021dc 	.word	0x200021dc
 801b804:	20001ddc 	.word	0x20001ddc

0801b808 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801b808:	b480      	push	{r7}
 801b80a:	b083      	sub	sp, #12
 801b80c:	af00      	add	r7, sp, #0
 801b80e:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 801b810:	4a03      	ldr	r2, [pc, #12]	@ (801b820 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801b812:	687b      	ldr	r3, [r7, #4]
 801b814:	6053      	str	r3, [r2, #4]
}
 801b816:	bf00      	nop
 801b818:	370c      	adds	r7, #12
 801b81a:	46bd      	mov	sp, r7
 801b81c:	bc80      	pop	{r7}
 801b81e:	4770      	bx	lr
 801b820:	20001dc4 	.word	0x20001dc4

0801b824 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801b824:	b480      	push	{r7}
 801b826:	b083      	sub	sp, #12
 801b828:	af00      	add	r7, sp, #0
 801b82a:	4603      	mov	r3, r0
 801b82c:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801b82e:	4a04      	ldr	r2, [pc, #16]	@ (801b840 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801b830:	79fb      	ldrb	r3, [r7, #7]
 801b832:	7213      	strb	r3, [r2, #8]
}
 801b834:	bf00      	nop
 801b836:	370c      	adds	r7, #12
 801b838:	46bd      	mov	sp, r7
 801b83a:	bc80      	pop	{r7}
 801b83c:	4770      	bx	lr
 801b83e:	bf00      	nop
 801b840:	20001dc4 	.word	0x20001dc4

0801b844 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801b844:	b580      	push	{r7, lr}
 801b846:	b088      	sub	sp, #32
 801b848:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 801b84a:	2300      	movs	r3, #0
 801b84c:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801b84e:	2300      	movs	r3, #0
 801b850:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b852:	f3ef 8310 	mrs	r3, PRIMASK
 801b856:	613b      	str	r3, [r7, #16]
  return(result);
 801b858:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801b85a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801b85c:	b672      	cpsid	i
}
 801b85e:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 801b860:	f000 f9ba 	bl	801bbd8 <TRACE_IsLocked>
 801b864:	4603      	mov	r3, r0
 801b866:	2b00      	cmp	r3, #0
 801b868:	d15d      	bne.n	801b926 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801b86a:	f000 f979 	bl	801bb60 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801b86e:	4b34      	ldr	r3, [pc, #208]	@ (801b940 <TRACE_Send+0xfc>)
 801b870:	8a1a      	ldrh	r2, [r3, #16]
 801b872:	4b33      	ldr	r3, [pc, #204]	@ (801b940 <TRACE_Send+0xfc>)
 801b874:	8a5b      	ldrh	r3, [r3, #18]
 801b876:	429a      	cmp	r2, r3
 801b878:	d04d      	beq.n	801b916 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801b87a:	4b31      	ldr	r3, [pc, #196]	@ (801b940 <TRACE_Send+0xfc>)
 801b87c:	789b      	ldrb	r3, [r3, #2]
 801b87e:	2b01      	cmp	r3, #1
 801b880:	d117      	bne.n	801b8b2 <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801b882:	4b2f      	ldr	r3, [pc, #188]	@ (801b940 <TRACE_Send+0xfc>)
 801b884:	881a      	ldrh	r2, [r3, #0]
 801b886:	4b2e      	ldr	r3, [pc, #184]	@ (801b940 <TRACE_Send+0xfc>)
 801b888:	8a1b      	ldrh	r3, [r3, #16]
 801b88a:	1ad3      	subs	r3, r2, r3
 801b88c:	b29a      	uxth	r2, r3
 801b88e:	4b2c      	ldr	r3, [pc, #176]	@ (801b940 <TRACE_Send+0xfc>)
 801b890:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801b892:	4b2b      	ldr	r3, [pc, #172]	@ (801b940 <TRACE_Send+0xfc>)
 801b894:	2202      	movs	r2, #2
 801b896:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801b898:	4b29      	ldr	r3, [pc, #164]	@ (801b940 <TRACE_Send+0xfc>)
 801b89a:	2200      	movs	r2, #0
 801b89c:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801b89e:	4b28      	ldr	r3, [pc, #160]	@ (801b940 <TRACE_Send+0xfc>)
 801b8a0:	8a9b      	ldrh	r3, [r3, #20]
 801b8a2:	2b00      	cmp	r3, #0
 801b8a4:	d105      	bne.n	801b8b2 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801b8a6:	4b26      	ldr	r3, [pc, #152]	@ (801b940 <TRACE_Send+0xfc>)
 801b8a8:	2200      	movs	r2, #0
 801b8aa:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801b8ac:	4b24      	ldr	r3, [pc, #144]	@ (801b940 <TRACE_Send+0xfc>)
 801b8ae:	2200      	movs	r2, #0
 801b8b0:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801b8b2:	4b23      	ldr	r3, [pc, #140]	@ (801b940 <TRACE_Send+0xfc>)
 801b8b4:	789b      	ldrb	r3, [r3, #2]
 801b8b6:	2b00      	cmp	r3, #0
 801b8b8:	d115      	bne.n	801b8e6 <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801b8ba:	4b21      	ldr	r3, [pc, #132]	@ (801b940 <TRACE_Send+0xfc>)
 801b8bc:	8a5a      	ldrh	r2, [r3, #18]
 801b8be:	4b20      	ldr	r3, [pc, #128]	@ (801b940 <TRACE_Send+0xfc>)
 801b8c0:	8a1b      	ldrh	r3, [r3, #16]
 801b8c2:	429a      	cmp	r2, r3
 801b8c4:	d908      	bls.n	801b8d8 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801b8c6:	4b1e      	ldr	r3, [pc, #120]	@ (801b940 <TRACE_Send+0xfc>)
 801b8c8:	8a5a      	ldrh	r2, [r3, #18]
 801b8ca:	4b1d      	ldr	r3, [pc, #116]	@ (801b940 <TRACE_Send+0xfc>)
 801b8cc:	8a1b      	ldrh	r3, [r3, #16]
 801b8ce:	1ad3      	subs	r3, r2, r3
 801b8d0:	b29a      	uxth	r2, r3
 801b8d2:	4b1b      	ldr	r3, [pc, #108]	@ (801b940 <TRACE_Send+0xfc>)
 801b8d4:	829a      	strh	r2, [r3, #20]
 801b8d6:	e006      	b.n	801b8e6 <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801b8d8:	4b19      	ldr	r3, [pc, #100]	@ (801b940 <TRACE_Send+0xfc>)
 801b8da:	8a1b      	ldrh	r3, [r3, #16]
 801b8dc:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801b8e0:	b29a      	uxth	r2, r3
 801b8e2:	4b17      	ldr	r3, [pc, #92]	@ (801b940 <TRACE_Send+0xfc>)
 801b8e4:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801b8e6:	4b16      	ldr	r3, [pc, #88]	@ (801b940 <TRACE_Send+0xfc>)
 801b8e8:	8a1b      	ldrh	r3, [r3, #16]
 801b8ea:	461a      	mov	r2, r3
 801b8ec:	4b15      	ldr	r3, [pc, #84]	@ (801b944 <TRACE_Send+0x100>)
 801b8ee:	4413      	add	r3, r2
 801b8f0:	61bb      	str	r3, [r7, #24]
 801b8f2:	697b      	ldr	r3, [r7, #20]
 801b8f4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b8f6:	68fb      	ldr	r3, [r7, #12]
 801b8f8:	f383 8810 	msr	PRIMASK, r3
}
 801b8fc:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 801b8fe:	f7e6 fc31 	bl	8002164 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801b902:	4b11      	ldr	r3, [pc, #68]	@ (801b948 <TRACE_Send+0x104>)
 801b904:	68db      	ldr	r3, [r3, #12]
 801b906:	4a0e      	ldr	r2, [pc, #56]	@ (801b940 <TRACE_Send+0xfc>)
 801b908:	8a92      	ldrh	r2, [r2, #20]
 801b90a:	4611      	mov	r1, r2
 801b90c:	69b8      	ldr	r0, [r7, #24]
 801b90e:	4798      	blx	r3
 801b910:	4603      	mov	r3, r0
 801b912:	77fb      	strb	r3, [r7, #31]
 801b914:	e00d      	b.n	801b932 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801b916:	f000 f941 	bl	801bb9c <TRACE_UnLock>
 801b91a:	697b      	ldr	r3, [r7, #20]
 801b91c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b91e:	68bb      	ldr	r3, [r7, #8]
 801b920:	f383 8810 	msr	PRIMASK, r3
}
 801b924:	e005      	b.n	801b932 <TRACE_Send+0xee>
 801b926:	697b      	ldr	r3, [r7, #20]
 801b928:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b92a:	687b      	ldr	r3, [r7, #4]
 801b92c:	f383 8810 	msr	PRIMASK, r3
}
 801b930:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 801b932:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801b936:	4618      	mov	r0, r3
 801b938:	3720      	adds	r7, #32
 801b93a:	46bd      	mov	sp, r7
 801b93c:	bd80      	pop	{r7, pc}
 801b93e:	bf00      	nop
 801b940:	20001dc4 	.word	0x20001dc4
 801b944:	20001ddc 	.word	0x20001ddc
 801b948:	0801f114 	.word	0x0801f114

0801b94c <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 801b94c:	b580      	push	{r7, lr}
 801b94e:	b088      	sub	sp, #32
 801b950:	af00      	add	r7, sp, #0
 801b952:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 801b954:	2300      	movs	r3, #0
 801b956:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b958:	f3ef 8310 	mrs	r3, PRIMASK
 801b95c:	617b      	str	r3, [r7, #20]
  return(result);
 801b95e:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801b960:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801b962:	b672      	cpsid	i
}
 801b964:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801b966:	4b3c      	ldr	r3, [pc, #240]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b968:	789b      	ldrb	r3, [r3, #2]
 801b96a:	2b02      	cmp	r3, #2
 801b96c:	d106      	bne.n	801b97c <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801b96e:	4b3a      	ldr	r3, [pc, #232]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b970:	2200      	movs	r2, #0
 801b972:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 801b974:	4b38      	ldr	r3, [pc, #224]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b976:	2200      	movs	r2, #0
 801b978:	821a      	strh	r2, [r3, #16]
 801b97a:	e00a      	b.n	801b992 <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801b97c:	4b36      	ldr	r3, [pc, #216]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b97e:	8a1a      	ldrh	r2, [r3, #16]
 801b980:	4b35      	ldr	r3, [pc, #212]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b982:	8a9b      	ldrh	r3, [r3, #20]
 801b984:	4413      	add	r3, r2
 801b986:	b29b      	uxth	r3, r3
 801b988:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801b98c:	b29a      	uxth	r2, r3
 801b98e:	4b32      	ldr	r3, [pc, #200]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b990:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801b992:	4b31      	ldr	r3, [pc, #196]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b994:	8a1a      	ldrh	r2, [r3, #16]
 801b996:	4b30      	ldr	r3, [pc, #192]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b998:	8a5b      	ldrh	r3, [r3, #18]
 801b99a:	429a      	cmp	r2, r3
 801b99c:	d04d      	beq.n	801ba3a <TRACE_TxCpltCallback+0xee>
 801b99e:	4b2e      	ldr	r3, [pc, #184]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b9a0:	8adb      	ldrh	r3, [r3, #22]
 801b9a2:	2b01      	cmp	r3, #1
 801b9a4:	d149      	bne.n	801ba3a <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801b9a6:	4b2c      	ldr	r3, [pc, #176]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b9a8:	789b      	ldrb	r3, [r3, #2]
 801b9aa:	2b01      	cmp	r3, #1
 801b9ac:	d117      	bne.n	801b9de <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801b9ae:	4b2a      	ldr	r3, [pc, #168]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b9b0:	881a      	ldrh	r2, [r3, #0]
 801b9b2:	4b29      	ldr	r3, [pc, #164]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b9b4:	8a1b      	ldrh	r3, [r3, #16]
 801b9b6:	1ad3      	subs	r3, r2, r3
 801b9b8:	b29a      	uxth	r2, r3
 801b9ba:	4b27      	ldr	r3, [pc, #156]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b9bc:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801b9be:	4b26      	ldr	r3, [pc, #152]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b9c0:	2202      	movs	r2, #2
 801b9c2:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 801b9c4:	4b24      	ldr	r3, [pc, #144]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b9c6:	2200      	movs	r2, #0
 801b9c8:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801b9ca:	4b23      	ldr	r3, [pc, #140]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b9cc:	8a9b      	ldrh	r3, [r3, #20]
 801b9ce:	2b00      	cmp	r3, #0
 801b9d0:	d105      	bne.n	801b9de <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801b9d2:	4b21      	ldr	r3, [pc, #132]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b9d4:	2200      	movs	r2, #0
 801b9d6:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801b9d8:	4b1f      	ldr	r3, [pc, #124]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b9da:	2200      	movs	r2, #0
 801b9dc:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801b9de:	4b1e      	ldr	r3, [pc, #120]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b9e0:	789b      	ldrb	r3, [r3, #2]
 801b9e2:	2b00      	cmp	r3, #0
 801b9e4:	d115      	bne.n	801ba12 <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801b9e6:	4b1c      	ldr	r3, [pc, #112]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b9e8:	8a5a      	ldrh	r2, [r3, #18]
 801b9ea:	4b1b      	ldr	r3, [pc, #108]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b9ec:	8a1b      	ldrh	r3, [r3, #16]
 801b9ee:	429a      	cmp	r2, r3
 801b9f0:	d908      	bls.n	801ba04 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801b9f2:	4b19      	ldr	r3, [pc, #100]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b9f4:	8a5a      	ldrh	r2, [r3, #18]
 801b9f6:	4b18      	ldr	r3, [pc, #96]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801b9f8:	8a1b      	ldrh	r3, [r3, #16]
 801b9fa:	1ad3      	subs	r3, r2, r3
 801b9fc:	b29a      	uxth	r2, r3
 801b9fe:	4b16      	ldr	r3, [pc, #88]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801ba00:	829a      	strh	r2, [r3, #20]
 801ba02:	e006      	b.n	801ba12 <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801ba04:	4b14      	ldr	r3, [pc, #80]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801ba06:	8a1b      	ldrh	r3, [r3, #16]
 801ba08:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801ba0c:	b29a      	uxth	r2, r3
 801ba0e:	4b12      	ldr	r3, [pc, #72]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801ba10:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801ba12:	4b11      	ldr	r3, [pc, #68]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801ba14:	8a1b      	ldrh	r3, [r3, #16]
 801ba16:	461a      	mov	r2, r3
 801ba18:	4b10      	ldr	r3, [pc, #64]	@ (801ba5c <TRACE_TxCpltCallback+0x110>)
 801ba1a:	4413      	add	r3, r2
 801ba1c:	61fb      	str	r3, [r7, #28]
 801ba1e:	69bb      	ldr	r3, [r7, #24]
 801ba20:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ba22:	693b      	ldr	r3, [r7, #16]
 801ba24:	f383 8810 	msr	PRIMASK, r3
}
 801ba28:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801ba2a:	4b0d      	ldr	r3, [pc, #52]	@ (801ba60 <TRACE_TxCpltCallback+0x114>)
 801ba2c:	68db      	ldr	r3, [r3, #12]
 801ba2e:	4a0a      	ldr	r2, [pc, #40]	@ (801ba58 <TRACE_TxCpltCallback+0x10c>)
 801ba30:	8a92      	ldrh	r2, [r2, #20]
 801ba32:	4611      	mov	r1, r2
 801ba34:	69f8      	ldr	r0, [r7, #28]
 801ba36:	4798      	blx	r3
 801ba38:	e00a      	b.n	801ba50 <TRACE_TxCpltCallback+0x104>
 801ba3a:	69bb      	ldr	r3, [r7, #24]
 801ba3c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ba3e:	68fb      	ldr	r3, [r7, #12]
 801ba40:	f383 8810 	msr	PRIMASK, r3
}
 801ba44:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 801ba46:	f7e6 fb95 	bl	8002174 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 801ba4a:	f000 f8a7 	bl	801bb9c <TRACE_UnLock>
  }
}
 801ba4e:	bf00      	nop
 801ba50:	bf00      	nop
 801ba52:	3720      	adds	r7, #32
 801ba54:	46bd      	mov	sp, r7
 801ba56:	bd80      	pop	{r7, pc}
 801ba58:	20001dc4 	.word	0x20001dc4
 801ba5c:	20001ddc 	.word	0x20001ddc
 801ba60:	0801f114 	.word	0x0801f114

0801ba64 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801ba64:	b480      	push	{r7}
 801ba66:	b087      	sub	sp, #28
 801ba68:	af00      	add	r7, sp, #0
 801ba6a:	4603      	mov	r3, r0
 801ba6c:	6039      	str	r1, [r7, #0]
 801ba6e:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801ba70:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801ba74:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ba76:	f3ef 8310 	mrs	r3, PRIMASK
 801ba7a:	60fb      	str	r3, [r7, #12]
  return(result);
 801ba7c:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801ba7e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801ba80:	b672      	cpsid	i
}
 801ba82:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801ba84:	4b35      	ldr	r3, [pc, #212]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801ba86:	8a5a      	ldrh	r2, [r3, #18]
 801ba88:	4b34      	ldr	r3, [pc, #208]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801ba8a:	8a1b      	ldrh	r3, [r3, #16]
 801ba8c:	429a      	cmp	r2, r3
 801ba8e:	d11b      	bne.n	801bac8 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801ba90:	4b32      	ldr	r3, [pc, #200]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801ba92:	8a5b      	ldrh	r3, [r3, #18]
 801ba94:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801ba98:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801ba9a:	88fa      	ldrh	r2, [r7, #6]
 801ba9c:	8afb      	ldrh	r3, [r7, #22]
 801ba9e:	429a      	cmp	r2, r3
 801baa0:	d33a      	bcc.n	801bb18 <TRACE_AllocateBufer+0xb4>
 801baa2:	4b2e      	ldr	r3, [pc, #184]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801baa4:	8a1b      	ldrh	r3, [r3, #16]
 801baa6:	88fa      	ldrh	r2, [r7, #6]
 801baa8:	429a      	cmp	r2, r3
 801baaa:	d235      	bcs.n	801bb18 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801baac:	4b2b      	ldr	r3, [pc, #172]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801baae:	2201      	movs	r2, #1
 801bab0:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801bab2:	4b2a      	ldr	r3, [pc, #168]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801bab4:	8a5a      	ldrh	r2, [r3, #18]
 801bab6:	4b29      	ldr	r3, [pc, #164]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801bab8:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801baba:	4b28      	ldr	r3, [pc, #160]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801babc:	8a1b      	ldrh	r3, [r3, #16]
 801babe:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801bac0:	4b26      	ldr	r3, [pc, #152]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801bac2:	2200      	movs	r2, #0
 801bac4:	825a      	strh	r2, [r3, #18]
 801bac6:	e027      	b.n	801bb18 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801bac8:	4b24      	ldr	r3, [pc, #144]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801baca:	8a5a      	ldrh	r2, [r3, #18]
 801bacc:	4b23      	ldr	r3, [pc, #140]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801bace:	8a1b      	ldrh	r3, [r3, #16]
 801bad0:	429a      	cmp	r2, r3
 801bad2:	d91b      	bls.n	801bb0c <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801bad4:	4b21      	ldr	r3, [pc, #132]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801bad6:	8a5b      	ldrh	r3, [r3, #18]
 801bad8:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801badc:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801bade:	88fa      	ldrh	r2, [r7, #6]
 801bae0:	8afb      	ldrh	r3, [r7, #22]
 801bae2:	429a      	cmp	r2, r3
 801bae4:	d318      	bcc.n	801bb18 <TRACE_AllocateBufer+0xb4>
 801bae6:	4b1d      	ldr	r3, [pc, #116]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801bae8:	8a1b      	ldrh	r3, [r3, #16]
 801baea:	88fa      	ldrh	r2, [r7, #6]
 801baec:	429a      	cmp	r2, r3
 801baee:	d213      	bcs.n	801bb18 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801baf0:	4b1a      	ldr	r3, [pc, #104]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801baf2:	2201      	movs	r2, #1
 801baf4:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801baf6:	4b19      	ldr	r3, [pc, #100]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801baf8:	8a5a      	ldrh	r2, [r3, #18]
 801bafa:	4b18      	ldr	r3, [pc, #96]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801bafc:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801bafe:	4b17      	ldr	r3, [pc, #92]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801bb00:	8a1b      	ldrh	r3, [r3, #16]
 801bb02:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801bb04:	4b15      	ldr	r3, [pc, #84]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801bb06:	2200      	movs	r2, #0
 801bb08:	825a      	strh	r2, [r3, #18]
 801bb0a:	e005      	b.n	801bb18 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801bb0c:	4b13      	ldr	r3, [pc, #76]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801bb0e:	8a1a      	ldrh	r2, [r3, #16]
 801bb10:	4b12      	ldr	r3, [pc, #72]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801bb12:	8a5b      	ldrh	r3, [r3, #18]
 801bb14:	1ad3      	subs	r3, r2, r3
 801bb16:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 801bb18:	8afa      	ldrh	r2, [r7, #22]
 801bb1a:	88fb      	ldrh	r3, [r7, #6]
 801bb1c:	429a      	cmp	r2, r3
 801bb1e:	d90f      	bls.n	801bb40 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801bb20:	4b0e      	ldr	r3, [pc, #56]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801bb22:	8a5a      	ldrh	r2, [r3, #18]
 801bb24:	683b      	ldr	r3, [r7, #0]
 801bb26:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801bb28:	4b0c      	ldr	r3, [pc, #48]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801bb2a:	8a5a      	ldrh	r2, [r3, #18]
 801bb2c:	88fb      	ldrh	r3, [r7, #6]
 801bb2e:	4413      	add	r3, r2
 801bb30:	b29b      	uxth	r3, r3
 801bb32:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801bb36:	b29a      	uxth	r2, r3
 801bb38:	4b08      	ldr	r3, [pc, #32]	@ (801bb5c <TRACE_AllocateBufer+0xf8>)
 801bb3a:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801bb3c:	2300      	movs	r3, #0
 801bb3e:	82bb      	strh	r3, [r7, #20]
 801bb40:	693b      	ldr	r3, [r7, #16]
 801bb42:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bb44:	68bb      	ldr	r3, [r7, #8]
 801bb46:	f383 8810 	msr	PRIMASK, r3
}
 801bb4a:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 801bb4c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801bb50:	4618      	mov	r0, r3
 801bb52:	371c      	adds	r7, #28
 801bb54:	46bd      	mov	sp, r7
 801bb56:	bc80      	pop	{r7}
 801bb58:	4770      	bx	lr
 801bb5a:	bf00      	nop
 801bb5c:	20001dc4 	.word	0x20001dc4

0801bb60 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 801bb60:	b480      	push	{r7}
 801bb62:	b085      	sub	sp, #20
 801bb64:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bb66:	f3ef 8310 	mrs	r3, PRIMASK
 801bb6a:	607b      	str	r3, [r7, #4]
  return(result);
 801bb6c:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801bb6e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801bb70:	b672      	cpsid	i
}
 801bb72:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801bb74:	4b08      	ldr	r3, [pc, #32]	@ (801bb98 <TRACE_Lock+0x38>)
 801bb76:	8adb      	ldrh	r3, [r3, #22]
 801bb78:	3301      	adds	r3, #1
 801bb7a:	b29a      	uxth	r2, r3
 801bb7c:	4b06      	ldr	r3, [pc, #24]	@ (801bb98 <TRACE_Lock+0x38>)
 801bb7e:	82da      	strh	r2, [r3, #22]
 801bb80:	68fb      	ldr	r3, [r7, #12]
 801bb82:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bb84:	68bb      	ldr	r3, [r7, #8]
 801bb86:	f383 8810 	msr	PRIMASK, r3
}
 801bb8a:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801bb8c:	bf00      	nop
 801bb8e:	3714      	adds	r7, #20
 801bb90:	46bd      	mov	sp, r7
 801bb92:	bc80      	pop	{r7}
 801bb94:	4770      	bx	lr
 801bb96:	bf00      	nop
 801bb98:	20001dc4 	.word	0x20001dc4

0801bb9c <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 801bb9c:	b480      	push	{r7}
 801bb9e:	b085      	sub	sp, #20
 801bba0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bba2:	f3ef 8310 	mrs	r3, PRIMASK
 801bba6:	607b      	str	r3, [r7, #4]
  return(result);
 801bba8:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801bbaa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801bbac:	b672      	cpsid	i
}
 801bbae:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801bbb0:	4b08      	ldr	r3, [pc, #32]	@ (801bbd4 <TRACE_UnLock+0x38>)
 801bbb2:	8adb      	ldrh	r3, [r3, #22]
 801bbb4:	3b01      	subs	r3, #1
 801bbb6:	b29a      	uxth	r2, r3
 801bbb8:	4b06      	ldr	r3, [pc, #24]	@ (801bbd4 <TRACE_UnLock+0x38>)
 801bbba:	82da      	strh	r2, [r3, #22]
 801bbbc:	68fb      	ldr	r3, [r7, #12]
 801bbbe:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bbc0:	68bb      	ldr	r3, [r7, #8]
 801bbc2:	f383 8810 	msr	PRIMASK, r3
}
 801bbc6:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801bbc8:	bf00      	nop
 801bbca:	3714      	adds	r7, #20
 801bbcc:	46bd      	mov	sp, r7
 801bbce:	bc80      	pop	{r7}
 801bbd0:	4770      	bx	lr
 801bbd2:	bf00      	nop
 801bbd4:	20001dc4 	.word	0x20001dc4

0801bbd8 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 801bbd8:	b480      	push	{r7}
 801bbda:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801bbdc:	4b05      	ldr	r3, [pc, #20]	@ (801bbf4 <TRACE_IsLocked+0x1c>)
 801bbde:	8adb      	ldrh	r3, [r3, #22]
 801bbe0:	2b00      	cmp	r3, #0
 801bbe2:	bf14      	ite	ne
 801bbe4:	2301      	movne	r3, #1
 801bbe6:	2300      	moveq	r3, #0
 801bbe8:	b2db      	uxtb	r3, r3
}
 801bbea:	4618      	mov	r0, r3
 801bbec:	46bd      	mov	sp, r7
 801bbee:	bc80      	pop	{r7}
 801bbf0:	4770      	bx	lr
 801bbf2:	bf00      	nop
 801bbf4:	20001dc4 	.word	0x20001dc4

0801bbf8 <__cvt>:
 801bbf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bbfc:	b088      	sub	sp, #32
 801bbfe:	2b00      	cmp	r3, #0
 801bc00:	461d      	mov	r5, r3
 801bc02:	4614      	mov	r4, r2
 801bc04:	bfbc      	itt	lt
 801bc06:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 801bc0a:	4614      	movlt	r4, r2
 801bc0c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801bc0e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 801bc10:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 801bc14:	bfb6      	itet	lt
 801bc16:	461d      	movlt	r5, r3
 801bc18:	2300      	movge	r3, #0
 801bc1a:	232d      	movlt	r3, #45	@ 0x2d
 801bc1c:	7013      	strb	r3, [r2, #0]
 801bc1e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801bc20:	f023 0820 	bic.w	r8, r3, #32
 801bc24:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801bc28:	d005      	beq.n	801bc36 <__cvt+0x3e>
 801bc2a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801bc2e:	d100      	bne.n	801bc32 <__cvt+0x3a>
 801bc30:	3601      	adds	r6, #1
 801bc32:	2302      	movs	r3, #2
 801bc34:	e000      	b.n	801bc38 <__cvt+0x40>
 801bc36:	2303      	movs	r3, #3
 801bc38:	aa07      	add	r2, sp, #28
 801bc3a:	9204      	str	r2, [sp, #16]
 801bc3c:	aa06      	add	r2, sp, #24
 801bc3e:	e9cd a202 	strd	sl, r2, [sp, #8]
 801bc42:	e9cd 3600 	strd	r3, r6, [sp]
 801bc46:	4622      	mov	r2, r4
 801bc48:	462b      	mov	r3, r5
 801bc4a:	f000 fe39 	bl	801c8c0 <_dtoa_r>
 801bc4e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801bc52:	4607      	mov	r7, r0
 801bc54:	d119      	bne.n	801bc8a <__cvt+0x92>
 801bc56:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801bc58:	07db      	lsls	r3, r3, #31
 801bc5a:	d50e      	bpl.n	801bc7a <__cvt+0x82>
 801bc5c:	eb00 0906 	add.w	r9, r0, r6
 801bc60:	2200      	movs	r2, #0
 801bc62:	2300      	movs	r3, #0
 801bc64:	4620      	mov	r0, r4
 801bc66:	4629      	mov	r1, r5
 801bc68:	f7e4 ff06 	bl	8000a78 <__aeabi_dcmpeq>
 801bc6c:	b108      	cbz	r0, 801bc72 <__cvt+0x7a>
 801bc6e:	f8cd 901c 	str.w	r9, [sp, #28]
 801bc72:	2230      	movs	r2, #48	@ 0x30
 801bc74:	9b07      	ldr	r3, [sp, #28]
 801bc76:	454b      	cmp	r3, r9
 801bc78:	d31e      	bcc.n	801bcb8 <__cvt+0xc0>
 801bc7a:	9b07      	ldr	r3, [sp, #28]
 801bc7c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 801bc7e:	1bdb      	subs	r3, r3, r7
 801bc80:	4638      	mov	r0, r7
 801bc82:	6013      	str	r3, [r2, #0]
 801bc84:	b008      	add	sp, #32
 801bc86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bc8a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801bc8e:	eb00 0906 	add.w	r9, r0, r6
 801bc92:	d1e5      	bne.n	801bc60 <__cvt+0x68>
 801bc94:	7803      	ldrb	r3, [r0, #0]
 801bc96:	2b30      	cmp	r3, #48	@ 0x30
 801bc98:	d10a      	bne.n	801bcb0 <__cvt+0xb8>
 801bc9a:	2200      	movs	r2, #0
 801bc9c:	2300      	movs	r3, #0
 801bc9e:	4620      	mov	r0, r4
 801bca0:	4629      	mov	r1, r5
 801bca2:	f7e4 fee9 	bl	8000a78 <__aeabi_dcmpeq>
 801bca6:	b918      	cbnz	r0, 801bcb0 <__cvt+0xb8>
 801bca8:	f1c6 0601 	rsb	r6, r6, #1
 801bcac:	f8ca 6000 	str.w	r6, [sl]
 801bcb0:	f8da 3000 	ldr.w	r3, [sl]
 801bcb4:	4499      	add	r9, r3
 801bcb6:	e7d3      	b.n	801bc60 <__cvt+0x68>
 801bcb8:	1c59      	adds	r1, r3, #1
 801bcba:	9107      	str	r1, [sp, #28]
 801bcbc:	701a      	strb	r2, [r3, #0]
 801bcbe:	e7d9      	b.n	801bc74 <__cvt+0x7c>

0801bcc0 <__exponent>:
 801bcc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801bcc2:	2900      	cmp	r1, #0
 801bcc4:	bfba      	itte	lt
 801bcc6:	4249      	neglt	r1, r1
 801bcc8:	232d      	movlt	r3, #45	@ 0x2d
 801bcca:	232b      	movge	r3, #43	@ 0x2b
 801bccc:	2909      	cmp	r1, #9
 801bcce:	7002      	strb	r2, [r0, #0]
 801bcd0:	7043      	strb	r3, [r0, #1]
 801bcd2:	dd29      	ble.n	801bd28 <__exponent+0x68>
 801bcd4:	f10d 0307 	add.w	r3, sp, #7
 801bcd8:	461d      	mov	r5, r3
 801bcda:	270a      	movs	r7, #10
 801bcdc:	461a      	mov	r2, r3
 801bcde:	fbb1 f6f7 	udiv	r6, r1, r7
 801bce2:	fb07 1416 	mls	r4, r7, r6, r1
 801bce6:	3430      	adds	r4, #48	@ 0x30
 801bce8:	f802 4c01 	strb.w	r4, [r2, #-1]
 801bcec:	460c      	mov	r4, r1
 801bcee:	2c63      	cmp	r4, #99	@ 0x63
 801bcf0:	f103 33ff 	add.w	r3, r3, #4294967295
 801bcf4:	4631      	mov	r1, r6
 801bcf6:	dcf1      	bgt.n	801bcdc <__exponent+0x1c>
 801bcf8:	3130      	adds	r1, #48	@ 0x30
 801bcfa:	1e94      	subs	r4, r2, #2
 801bcfc:	f803 1c01 	strb.w	r1, [r3, #-1]
 801bd00:	1c41      	adds	r1, r0, #1
 801bd02:	4623      	mov	r3, r4
 801bd04:	42ab      	cmp	r3, r5
 801bd06:	d30a      	bcc.n	801bd1e <__exponent+0x5e>
 801bd08:	f10d 0309 	add.w	r3, sp, #9
 801bd0c:	1a9b      	subs	r3, r3, r2
 801bd0e:	42ac      	cmp	r4, r5
 801bd10:	bf88      	it	hi
 801bd12:	2300      	movhi	r3, #0
 801bd14:	3302      	adds	r3, #2
 801bd16:	4403      	add	r3, r0
 801bd18:	1a18      	subs	r0, r3, r0
 801bd1a:	b003      	add	sp, #12
 801bd1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801bd1e:	f813 6b01 	ldrb.w	r6, [r3], #1
 801bd22:	f801 6f01 	strb.w	r6, [r1, #1]!
 801bd26:	e7ed      	b.n	801bd04 <__exponent+0x44>
 801bd28:	2330      	movs	r3, #48	@ 0x30
 801bd2a:	3130      	adds	r1, #48	@ 0x30
 801bd2c:	7083      	strb	r3, [r0, #2]
 801bd2e:	70c1      	strb	r1, [r0, #3]
 801bd30:	1d03      	adds	r3, r0, #4
 801bd32:	e7f1      	b.n	801bd18 <__exponent+0x58>

0801bd34 <_printf_float>:
 801bd34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bd38:	b091      	sub	sp, #68	@ 0x44
 801bd3a:	460c      	mov	r4, r1
 801bd3c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 801bd40:	4616      	mov	r6, r2
 801bd42:	461f      	mov	r7, r3
 801bd44:	4605      	mov	r5, r0
 801bd46:	f000 fcbb 	bl	801c6c0 <_localeconv_r>
 801bd4a:	6803      	ldr	r3, [r0, #0]
 801bd4c:	9308      	str	r3, [sp, #32]
 801bd4e:	4618      	mov	r0, r3
 801bd50:	f7e4 fa66 	bl	8000220 <strlen>
 801bd54:	2300      	movs	r3, #0
 801bd56:	930e      	str	r3, [sp, #56]	@ 0x38
 801bd58:	f8d8 3000 	ldr.w	r3, [r8]
 801bd5c:	9009      	str	r0, [sp, #36]	@ 0x24
 801bd5e:	3307      	adds	r3, #7
 801bd60:	f023 0307 	bic.w	r3, r3, #7
 801bd64:	f103 0208 	add.w	r2, r3, #8
 801bd68:	f894 a018 	ldrb.w	sl, [r4, #24]
 801bd6c:	f8d4 b000 	ldr.w	fp, [r4]
 801bd70:	f8c8 2000 	str.w	r2, [r8]
 801bd74:	e9d3 8900 	ldrd	r8, r9, [r3]
 801bd78:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801bd7c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801bd7e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801bd82:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801bd86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801bd8a:	4b9d      	ldr	r3, [pc, #628]	@ (801c000 <_printf_float+0x2cc>)
 801bd8c:	f04f 32ff 	mov.w	r2, #4294967295
 801bd90:	f7e4 fea4 	bl	8000adc <__aeabi_dcmpun>
 801bd94:	bb70      	cbnz	r0, 801bdf4 <_printf_float+0xc0>
 801bd96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801bd9a:	4b99      	ldr	r3, [pc, #612]	@ (801c000 <_printf_float+0x2cc>)
 801bd9c:	f04f 32ff 	mov.w	r2, #4294967295
 801bda0:	f7e4 fe7e 	bl	8000aa0 <__aeabi_dcmple>
 801bda4:	bb30      	cbnz	r0, 801bdf4 <_printf_float+0xc0>
 801bda6:	2200      	movs	r2, #0
 801bda8:	2300      	movs	r3, #0
 801bdaa:	4640      	mov	r0, r8
 801bdac:	4649      	mov	r1, r9
 801bdae:	f7e4 fe6d 	bl	8000a8c <__aeabi_dcmplt>
 801bdb2:	b110      	cbz	r0, 801bdba <_printf_float+0x86>
 801bdb4:	232d      	movs	r3, #45	@ 0x2d
 801bdb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801bdba:	4a92      	ldr	r2, [pc, #584]	@ (801c004 <_printf_float+0x2d0>)
 801bdbc:	4b92      	ldr	r3, [pc, #584]	@ (801c008 <_printf_float+0x2d4>)
 801bdbe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801bdc2:	bf8c      	ite	hi
 801bdc4:	4690      	movhi	r8, r2
 801bdc6:	4698      	movls	r8, r3
 801bdc8:	2303      	movs	r3, #3
 801bdca:	6123      	str	r3, [r4, #16]
 801bdcc:	f02b 0304 	bic.w	r3, fp, #4
 801bdd0:	6023      	str	r3, [r4, #0]
 801bdd2:	f04f 0900 	mov.w	r9, #0
 801bdd6:	9700      	str	r7, [sp, #0]
 801bdd8:	4633      	mov	r3, r6
 801bdda:	aa0f      	add	r2, sp, #60	@ 0x3c
 801bddc:	4621      	mov	r1, r4
 801bdde:	4628      	mov	r0, r5
 801bde0:	f000 f9d4 	bl	801c18c <_printf_common>
 801bde4:	3001      	adds	r0, #1
 801bde6:	f040 808f 	bne.w	801bf08 <_printf_float+0x1d4>
 801bdea:	f04f 30ff 	mov.w	r0, #4294967295
 801bdee:	b011      	add	sp, #68	@ 0x44
 801bdf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bdf4:	4642      	mov	r2, r8
 801bdf6:	464b      	mov	r3, r9
 801bdf8:	4640      	mov	r0, r8
 801bdfa:	4649      	mov	r1, r9
 801bdfc:	f7e4 fe6e 	bl	8000adc <__aeabi_dcmpun>
 801be00:	b140      	cbz	r0, 801be14 <_printf_float+0xe0>
 801be02:	464b      	mov	r3, r9
 801be04:	2b00      	cmp	r3, #0
 801be06:	bfbc      	itt	lt
 801be08:	232d      	movlt	r3, #45	@ 0x2d
 801be0a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801be0e:	4a7f      	ldr	r2, [pc, #508]	@ (801c00c <_printf_float+0x2d8>)
 801be10:	4b7f      	ldr	r3, [pc, #508]	@ (801c010 <_printf_float+0x2dc>)
 801be12:	e7d4      	b.n	801bdbe <_printf_float+0x8a>
 801be14:	6863      	ldr	r3, [r4, #4]
 801be16:	1c5a      	adds	r2, r3, #1
 801be18:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 801be1c:	d13f      	bne.n	801be9e <_printf_float+0x16a>
 801be1e:	2306      	movs	r3, #6
 801be20:	6063      	str	r3, [r4, #4]
 801be22:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 801be26:	2200      	movs	r2, #0
 801be28:	6023      	str	r3, [r4, #0]
 801be2a:	9206      	str	r2, [sp, #24]
 801be2c:	aa0e      	add	r2, sp, #56	@ 0x38
 801be2e:	e9cd a204 	strd	sl, r2, [sp, #16]
 801be32:	aa0d      	add	r2, sp, #52	@ 0x34
 801be34:	9203      	str	r2, [sp, #12]
 801be36:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 801be3a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801be3e:	6863      	ldr	r3, [r4, #4]
 801be40:	9300      	str	r3, [sp, #0]
 801be42:	4642      	mov	r2, r8
 801be44:	464b      	mov	r3, r9
 801be46:	4628      	mov	r0, r5
 801be48:	910a      	str	r1, [sp, #40]	@ 0x28
 801be4a:	f7ff fed5 	bl	801bbf8 <__cvt>
 801be4e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801be50:	2947      	cmp	r1, #71	@ 0x47
 801be52:	4680      	mov	r8, r0
 801be54:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801be56:	d128      	bne.n	801beaa <_printf_float+0x176>
 801be58:	1cc8      	adds	r0, r1, #3
 801be5a:	db02      	blt.n	801be62 <_printf_float+0x12e>
 801be5c:	6863      	ldr	r3, [r4, #4]
 801be5e:	4299      	cmp	r1, r3
 801be60:	dd40      	ble.n	801bee4 <_printf_float+0x1b0>
 801be62:	f1aa 0a02 	sub.w	sl, sl, #2
 801be66:	fa5f fa8a 	uxtb.w	sl, sl
 801be6a:	3901      	subs	r1, #1
 801be6c:	4652      	mov	r2, sl
 801be6e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801be72:	910d      	str	r1, [sp, #52]	@ 0x34
 801be74:	f7ff ff24 	bl	801bcc0 <__exponent>
 801be78:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801be7a:	1813      	adds	r3, r2, r0
 801be7c:	2a01      	cmp	r2, #1
 801be7e:	4681      	mov	r9, r0
 801be80:	6123      	str	r3, [r4, #16]
 801be82:	dc02      	bgt.n	801be8a <_printf_float+0x156>
 801be84:	6822      	ldr	r2, [r4, #0]
 801be86:	07d2      	lsls	r2, r2, #31
 801be88:	d501      	bpl.n	801be8e <_printf_float+0x15a>
 801be8a:	3301      	adds	r3, #1
 801be8c:	6123      	str	r3, [r4, #16]
 801be8e:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 801be92:	2b00      	cmp	r3, #0
 801be94:	d09f      	beq.n	801bdd6 <_printf_float+0xa2>
 801be96:	232d      	movs	r3, #45	@ 0x2d
 801be98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801be9c:	e79b      	b.n	801bdd6 <_printf_float+0xa2>
 801be9e:	2947      	cmp	r1, #71	@ 0x47
 801bea0:	d1bf      	bne.n	801be22 <_printf_float+0xee>
 801bea2:	2b00      	cmp	r3, #0
 801bea4:	d1bd      	bne.n	801be22 <_printf_float+0xee>
 801bea6:	2301      	movs	r3, #1
 801bea8:	e7ba      	b.n	801be20 <_printf_float+0xec>
 801beaa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801beae:	d9dc      	bls.n	801be6a <_printf_float+0x136>
 801beb0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801beb4:	d118      	bne.n	801bee8 <_printf_float+0x1b4>
 801beb6:	2900      	cmp	r1, #0
 801beb8:	6863      	ldr	r3, [r4, #4]
 801beba:	dd0b      	ble.n	801bed4 <_printf_float+0x1a0>
 801bebc:	6121      	str	r1, [r4, #16]
 801bebe:	b913      	cbnz	r3, 801bec6 <_printf_float+0x192>
 801bec0:	6822      	ldr	r2, [r4, #0]
 801bec2:	07d0      	lsls	r0, r2, #31
 801bec4:	d502      	bpl.n	801becc <_printf_float+0x198>
 801bec6:	3301      	adds	r3, #1
 801bec8:	440b      	add	r3, r1
 801beca:	6123      	str	r3, [r4, #16]
 801becc:	65a1      	str	r1, [r4, #88]	@ 0x58
 801bece:	f04f 0900 	mov.w	r9, #0
 801bed2:	e7dc      	b.n	801be8e <_printf_float+0x15a>
 801bed4:	b913      	cbnz	r3, 801bedc <_printf_float+0x1a8>
 801bed6:	6822      	ldr	r2, [r4, #0]
 801bed8:	07d2      	lsls	r2, r2, #31
 801beda:	d501      	bpl.n	801bee0 <_printf_float+0x1ac>
 801bedc:	3302      	adds	r3, #2
 801bede:	e7f4      	b.n	801beca <_printf_float+0x196>
 801bee0:	2301      	movs	r3, #1
 801bee2:	e7f2      	b.n	801beca <_printf_float+0x196>
 801bee4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801bee8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801beea:	4299      	cmp	r1, r3
 801beec:	db05      	blt.n	801befa <_printf_float+0x1c6>
 801beee:	6823      	ldr	r3, [r4, #0]
 801bef0:	6121      	str	r1, [r4, #16]
 801bef2:	07d8      	lsls	r0, r3, #31
 801bef4:	d5ea      	bpl.n	801becc <_printf_float+0x198>
 801bef6:	1c4b      	adds	r3, r1, #1
 801bef8:	e7e7      	b.n	801beca <_printf_float+0x196>
 801befa:	2900      	cmp	r1, #0
 801befc:	bfd4      	ite	le
 801befe:	f1c1 0202 	rsble	r2, r1, #2
 801bf02:	2201      	movgt	r2, #1
 801bf04:	4413      	add	r3, r2
 801bf06:	e7e0      	b.n	801beca <_printf_float+0x196>
 801bf08:	6823      	ldr	r3, [r4, #0]
 801bf0a:	055a      	lsls	r2, r3, #21
 801bf0c:	d407      	bmi.n	801bf1e <_printf_float+0x1ea>
 801bf0e:	6923      	ldr	r3, [r4, #16]
 801bf10:	4642      	mov	r2, r8
 801bf12:	4631      	mov	r1, r6
 801bf14:	4628      	mov	r0, r5
 801bf16:	47b8      	blx	r7
 801bf18:	3001      	adds	r0, #1
 801bf1a:	d12b      	bne.n	801bf74 <_printf_float+0x240>
 801bf1c:	e765      	b.n	801bdea <_printf_float+0xb6>
 801bf1e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801bf22:	f240 80dd 	bls.w	801c0e0 <_printf_float+0x3ac>
 801bf26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801bf2a:	2200      	movs	r2, #0
 801bf2c:	2300      	movs	r3, #0
 801bf2e:	f7e4 fda3 	bl	8000a78 <__aeabi_dcmpeq>
 801bf32:	2800      	cmp	r0, #0
 801bf34:	d033      	beq.n	801bf9e <_printf_float+0x26a>
 801bf36:	4a37      	ldr	r2, [pc, #220]	@ (801c014 <_printf_float+0x2e0>)
 801bf38:	2301      	movs	r3, #1
 801bf3a:	4631      	mov	r1, r6
 801bf3c:	4628      	mov	r0, r5
 801bf3e:	47b8      	blx	r7
 801bf40:	3001      	adds	r0, #1
 801bf42:	f43f af52 	beq.w	801bdea <_printf_float+0xb6>
 801bf46:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 801bf4a:	4543      	cmp	r3, r8
 801bf4c:	db02      	blt.n	801bf54 <_printf_float+0x220>
 801bf4e:	6823      	ldr	r3, [r4, #0]
 801bf50:	07d8      	lsls	r0, r3, #31
 801bf52:	d50f      	bpl.n	801bf74 <_printf_float+0x240>
 801bf54:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801bf58:	4631      	mov	r1, r6
 801bf5a:	4628      	mov	r0, r5
 801bf5c:	47b8      	blx	r7
 801bf5e:	3001      	adds	r0, #1
 801bf60:	f43f af43 	beq.w	801bdea <_printf_float+0xb6>
 801bf64:	f04f 0900 	mov.w	r9, #0
 801bf68:	f108 38ff 	add.w	r8, r8, #4294967295
 801bf6c:	f104 0a1a 	add.w	sl, r4, #26
 801bf70:	45c8      	cmp	r8, r9
 801bf72:	dc09      	bgt.n	801bf88 <_printf_float+0x254>
 801bf74:	6823      	ldr	r3, [r4, #0]
 801bf76:	079b      	lsls	r3, r3, #30
 801bf78:	f100 8103 	bmi.w	801c182 <_printf_float+0x44e>
 801bf7c:	68e0      	ldr	r0, [r4, #12]
 801bf7e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801bf80:	4298      	cmp	r0, r3
 801bf82:	bfb8      	it	lt
 801bf84:	4618      	movlt	r0, r3
 801bf86:	e732      	b.n	801bdee <_printf_float+0xba>
 801bf88:	2301      	movs	r3, #1
 801bf8a:	4652      	mov	r2, sl
 801bf8c:	4631      	mov	r1, r6
 801bf8e:	4628      	mov	r0, r5
 801bf90:	47b8      	blx	r7
 801bf92:	3001      	adds	r0, #1
 801bf94:	f43f af29 	beq.w	801bdea <_printf_float+0xb6>
 801bf98:	f109 0901 	add.w	r9, r9, #1
 801bf9c:	e7e8      	b.n	801bf70 <_printf_float+0x23c>
 801bf9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801bfa0:	2b00      	cmp	r3, #0
 801bfa2:	dc39      	bgt.n	801c018 <_printf_float+0x2e4>
 801bfa4:	4a1b      	ldr	r2, [pc, #108]	@ (801c014 <_printf_float+0x2e0>)
 801bfa6:	2301      	movs	r3, #1
 801bfa8:	4631      	mov	r1, r6
 801bfaa:	4628      	mov	r0, r5
 801bfac:	47b8      	blx	r7
 801bfae:	3001      	adds	r0, #1
 801bfb0:	f43f af1b 	beq.w	801bdea <_printf_float+0xb6>
 801bfb4:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 801bfb8:	ea59 0303 	orrs.w	r3, r9, r3
 801bfbc:	d102      	bne.n	801bfc4 <_printf_float+0x290>
 801bfbe:	6823      	ldr	r3, [r4, #0]
 801bfc0:	07d9      	lsls	r1, r3, #31
 801bfc2:	d5d7      	bpl.n	801bf74 <_printf_float+0x240>
 801bfc4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801bfc8:	4631      	mov	r1, r6
 801bfca:	4628      	mov	r0, r5
 801bfcc:	47b8      	blx	r7
 801bfce:	3001      	adds	r0, #1
 801bfd0:	f43f af0b 	beq.w	801bdea <_printf_float+0xb6>
 801bfd4:	f04f 0a00 	mov.w	sl, #0
 801bfd8:	f104 0b1a 	add.w	fp, r4, #26
 801bfdc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801bfde:	425b      	negs	r3, r3
 801bfe0:	4553      	cmp	r3, sl
 801bfe2:	dc01      	bgt.n	801bfe8 <_printf_float+0x2b4>
 801bfe4:	464b      	mov	r3, r9
 801bfe6:	e793      	b.n	801bf10 <_printf_float+0x1dc>
 801bfe8:	2301      	movs	r3, #1
 801bfea:	465a      	mov	r2, fp
 801bfec:	4631      	mov	r1, r6
 801bfee:	4628      	mov	r0, r5
 801bff0:	47b8      	blx	r7
 801bff2:	3001      	adds	r0, #1
 801bff4:	f43f aef9 	beq.w	801bdea <_printf_float+0xb6>
 801bff8:	f10a 0a01 	add.w	sl, sl, #1
 801bffc:	e7ee      	b.n	801bfdc <_printf_float+0x2a8>
 801bffe:	bf00      	nop
 801c000:	7fefffff 	.word	0x7fefffff
 801c004:	0801f668 	.word	0x0801f668
 801c008:	0801f664 	.word	0x0801f664
 801c00c:	0801f670 	.word	0x0801f670
 801c010:	0801f66c 	.word	0x0801f66c
 801c014:	0801f674 	.word	0x0801f674
 801c018:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801c01a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 801c01e:	4553      	cmp	r3, sl
 801c020:	bfa8      	it	ge
 801c022:	4653      	movge	r3, sl
 801c024:	2b00      	cmp	r3, #0
 801c026:	4699      	mov	r9, r3
 801c028:	dc36      	bgt.n	801c098 <_printf_float+0x364>
 801c02a:	f04f 0b00 	mov.w	fp, #0
 801c02e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801c032:	f104 021a 	add.w	r2, r4, #26
 801c036:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801c038:	930a      	str	r3, [sp, #40]	@ 0x28
 801c03a:	eba3 0309 	sub.w	r3, r3, r9
 801c03e:	455b      	cmp	r3, fp
 801c040:	dc31      	bgt.n	801c0a6 <_printf_float+0x372>
 801c042:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801c044:	459a      	cmp	sl, r3
 801c046:	dc3a      	bgt.n	801c0be <_printf_float+0x38a>
 801c048:	6823      	ldr	r3, [r4, #0]
 801c04a:	07da      	lsls	r2, r3, #31
 801c04c:	d437      	bmi.n	801c0be <_printf_float+0x38a>
 801c04e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801c050:	ebaa 0903 	sub.w	r9, sl, r3
 801c054:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c056:	ebaa 0303 	sub.w	r3, sl, r3
 801c05a:	4599      	cmp	r9, r3
 801c05c:	bfa8      	it	ge
 801c05e:	4699      	movge	r9, r3
 801c060:	f1b9 0f00 	cmp.w	r9, #0
 801c064:	dc33      	bgt.n	801c0ce <_printf_float+0x39a>
 801c066:	f04f 0800 	mov.w	r8, #0
 801c06a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801c06e:	f104 0b1a 	add.w	fp, r4, #26
 801c072:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801c074:	ebaa 0303 	sub.w	r3, sl, r3
 801c078:	eba3 0309 	sub.w	r3, r3, r9
 801c07c:	4543      	cmp	r3, r8
 801c07e:	f77f af79 	ble.w	801bf74 <_printf_float+0x240>
 801c082:	2301      	movs	r3, #1
 801c084:	465a      	mov	r2, fp
 801c086:	4631      	mov	r1, r6
 801c088:	4628      	mov	r0, r5
 801c08a:	47b8      	blx	r7
 801c08c:	3001      	adds	r0, #1
 801c08e:	f43f aeac 	beq.w	801bdea <_printf_float+0xb6>
 801c092:	f108 0801 	add.w	r8, r8, #1
 801c096:	e7ec      	b.n	801c072 <_printf_float+0x33e>
 801c098:	4642      	mov	r2, r8
 801c09a:	4631      	mov	r1, r6
 801c09c:	4628      	mov	r0, r5
 801c09e:	47b8      	blx	r7
 801c0a0:	3001      	adds	r0, #1
 801c0a2:	d1c2      	bne.n	801c02a <_printf_float+0x2f6>
 801c0a4:	e6a1      	b.n	801bdea <_printf_float+0xb6>
 801c0a6:	2301      	movs	r3, #1
 801c0a8:	4631      	mov	r1, r6
 801c0aa:	4628      	mov	r0, r5
 801c0ac:	920a      	str	r2, [sp, #40]	@ 0x28
 801c0ae:	47b8      	blx	r7
 801c0b0:	3001      	adds	r0, #1
 801c0b2:	f43f ae9a 	beq.w	801bdea <_printf_float+0xb6>
 801c0b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801c0b8:	f10b 0b01 	add.w	fp, fp, #1
 801c0bc:	e7bb      	b.n	801c036 <_printf_float+0x302>
 801c0be:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801c0c2:	4631      	mov	r1, r6
 801c0c4:	4628      	mov	r0, r5
 801c0c6:	47b8      	blx	r7
 801c0c8:	3001      	adds	r0, #1
 801c0ca:	d1c0      	bne.n	801c04e <_printf_float+0x31a>
 801c0cc:	e68d      	b.n	801bdea <_printf_float+0xb6>
 801c0ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801c0d0:	464b      	mov	r3, r9
 801c0d2:	4442      	add	r2, r8
 801c0d4:	4631      	mov	r1, r6
 801c0d6:	4628      	mov	r0, r5
 801c0d8:	47b8      	blx	r7
 801c0da:	3001      	adds	r0, #1
 801c0dc:	d1c3      	bne.n	801c066 <_printf_float+0x332>
 801c0de:	e684      	b.n	801bdea <_printf_float+0xb6>
 801c0e0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 801c0e4:	f1ba 0f01 	cmp.w	sl, #1
 801c0e8:	dc01      	bgt.n	801c0ee <_printf_float+0x3ba>
 801c0ea:	07db      	lsls	r3, r3, #31
 801c0ec:	d536      	bpl.n	801c15c <_printf_float+0x428>
 801c0ee:	2301      	movs	r3, #1
 801c0f0:	4642      	mov	r2, r8
 801c0f2:	4631      	mov	r1, r6
 801c0f4:	4628      	mov	r0, r5
 801c0f6:	47b8      	blx	r7
 801c0f8:	3001      	adds	r0, #1
 801c0fa:	f43f ae76 	beq.w	801bdea <_printf_float+0xb6>
 801c0fe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801c102:	4631      	mov	r1, r6
 801c104:	4628      	mov	r0, r5
 801c106:	47b8      	blx	r7
 801c108:	3001      	adds	r0, #1
 801c10a:	f43f ae6e 	beq.w	801bdea <_printf_float+0xb6>
 801c10e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801c112:	2200      	movs	r2, #0
 801c114:	2300      	movs	r3, #0
 801c116:	f10a 3aff 	add.w	sl, sl, #4294967295
 801c11a:	f7e4 fcad 	bl	8000a78 <__aeabi_dcmpeq>
 801c11e:	b9c0      	cbnz	r0, 801c152 <_printf_float+0x41e>
 801c120:	4653      	mov	r3, sl
 801c122:	f108 0201 	add.w	r2, r8, #1
 801c126:	4631      	mov	r1, r6
 801c128:	4628      	mov	r0, r5
 801c12a:	47b8      	blx	r7
 801c12c:	3001      	adds	r0, #1
 801c12e:	d10c      	bne.n	801c14a <_printf_float+0x416>
 801c130:	e65b      	b.n	801bdea <_printf_float+0xb6>
 801c132:	2301      	movs	r3, #1
 801c134:	465a      	mov	r2, fp
 801c136:	4631      	mov	r1, r6
 801c138:	4628      	mov	r0, r5
 801c13a:	47b8      	blx	r7
 801c13c:	3001      	adds	r0, #1
 801c13e:	f43f ae54 	beq.w	801bdea <_printf_float+0xb6>
 801c142:	f108 0801 	add.w	r8, r8, #1
 801c146:	45d0      	cmp	r8, sl
 801c148:	dbf3      	blt.n	801c132 <_printf_float+0x3fe>
 801c14a:	464b      	mov	r3, r9
 801c14c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801c150:	e6df      	b.n	801bf12 <_printf_float+0x1de>
 801c152:	f04f 0800 	mov.w	r8, #0
 801c156:	f104 0b1a 	add.w	fp, r4, #26
 801c15a:	e7f4      	b.n	801c146 <_printf_float+0x412>
 801c15c:	2301      	movs	r3, #1
 801c15e:	4642      	mov	r2, r8
 801c160:	e7e1      	b.n	801c126 <_printf_float+0x3f2>
 801c162:	2301      	movs	r3, #1
 801c164:	464a      	mov	r2, r9
 801c166:	4631      	mov	r1, r6
 801c168:	4628      	mov	r0, r5
 801c16a:	47b8      	blx	r7
 801c16c:	3001      	adds	r0, #1
 801c16e:	f43f ae3c 	beq.w	801bdea <_printf_float+0xb6>
 801c172:	f108 0801 	add.w	r8, r8, #1
 801c176:	68e3      	ldr	r3, [r4, #12]
 801c178:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801c17a:	1a5b      	subs	r3, r3, r1
 801c17c:	4543      	cmp	r3, r8
 801c17e:	dcf0      	bgt.n	801c162 <_printf_float+0x42e>
 801c180:	e6fc      	b.n	801bf7c <_printf_float+0x248>
 801c182:	f04f 0800 	mov.w	r8, #0
 801c186:	f104 0919 	add.w	r9, r4, #25
 801c18a:	e7f4      	b.n	801c176 <_printf_float+0x442>

0801c18c <_printf_common>:
 801c18c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c190:	4616      	mov	r6, r2
 801c192:	4698      	mov	r8, r3
 801c194:	688a      	ldr	r2, [r1, #8]
 801c196:	690b      	ldr	r3, [r1, #16]
 801c198:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801c19c:	4293      	cmp	r3, r2
 801c19e:	bfb8      	it	lt
 801c1a0:	4613      	movlt	r3, r2
 801c1a2:	6033      	str	r3, [r6, #0]
 801c1a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801c1a8:	4607      	mov	r7, r0
 801c1aa:	460c      	mov	r4, r1
 801c1ac:	b10a      	cbz	r2, 801c1b2 <_printf_common+0x26>
 801c1ae:	3301      	adds	r3, #1
 801c1b0:	6033      	str	r3, [r6, #0]
 801c1b2:	6823      	ldr	r3, [r4, #0]
 801c1b4:	0699      	lsls	r1, r3, #26
 801c1b6:	bf42      	ittt	mi
 801c1b8:	6833      	ldrmi	r3, [r6, #0]
 801c1ba:	3302      	addmi	r3, #2
 801c1bc:	6033      	strmi	r3, [r6, #0]
 801c1be:	6825      	ldr	r5, [r4, #0]
 801c1c0:	f015 0506 	ands.w	r5, r5, #6
 801c1c4:	d106      	bne.n	801c1d4 <_printf_common+0x48>
 801c1c6:	f104 0a19 	add.w	sl, r4, #25
 801c1ca:	68e3      	ldr	r3, [r4, #12]
 801c1cc:	6832      	ldr	r2, [r6, #0]
 801c1ce:	1a9b      	subs	r3, r3, r2
 801c1d0:	42ab      	cmp	r3, r5
 801c1d2:	dc26      	bgt.n	801c222 <_printf_common+0x96>
 801c1d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801c1d8:	6822      	ldr	r2, [r4, #0]
 801c1da:	3b00      	subs	r3, #0
 801c1dc:	bf18      	it	ne
 801c1de:	2301      	movne	r3, #1
 801c1e0:	0692      	lsls	r2, r2, #26
 801c1e2:	d42b      	bmi.n	801c23c <_printf_common+0xb0>
 801c1e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801c1e8:	4641      	mov	r1, r8
 801c1ea:	4638      	mov	r0, r7
 801c1ec:	47c8      	blx	r9
 801c1ee:	3001      	adds	r0, #1
 801c1f0:	d01e      	beq.n	801c230 <_printf_common+0xa4>
 801c1f2:	6823      	ldr	r3, [r4, #0]
 801c1f4:	6922      	ldr	r2, [r4, #16]
 801c1f6:	f003 0306 	and.w	r3, r3, #6
 801c1fa:	2b04      	cmp	r3, #4
 801c1fc:	bf02      	ittt	eq
 801c1fe:	68e5      	ldreq	r5, [r4, #12]
 801c200:	6833      	ldreq	r3, [r6, #0]
 801c202:	1aed      	subeq	r5, r5, r3
 801c204:	68a3      	ldr	r3, [r4, #8]
 801c206:	bf0c      	ite	eq
 801c208:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801c20c:	2500      	movne	r5, #0
 801c20e:	4293      	cmp	r3, r2
 801c210:	bfc4      	itt	gt
 801c212:	1a9b      	subgt	r3, r3, r2
 801c214:	18ed      	addgt	r5, r5, r3
 801c216:	2600      	movs	r6, #0
 801c218:	341a      	adds	r4, #26
 801c21a:	42b5      	cmp	r5, r6
 801c21c:	d11a      	bne.n	801c254 <_printf_common+0xc8>
 801c21e:	2000      	movs	r0, #0
 801c220:	e008      	b.n	801c234 <_printf_common+0xa8>
 801c222:	2301      	movs	r3, #1
 801c224:	4652      	mov	r2, sl
 801c226:	4641      	mov	r1, r8
 801c228:	4638      	mov	r0, r7
 801c22a:	47c8      	blx	r9
 801c22c:	3001      	adds	r0, #1
 801c22e:	d103      	bne.n	801c238 <_printf_common+0xac>
 801c230:	f04f 30ff 	mov.w	r0, #4294967295
 801c234:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c238:	3501      	adds	r5, #1
 801c23a:	e7c6      	b.n	801c1ca <_printf_common+0x3e>
 801c23c:	18e1      	adds	r1, r4, r3
 801c23e:	1c5a      	adds	r2, r3, #1
 801c240:	2030      	movs	r0, #48	@ 0x30
 801c242:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801c246:	4422      	add	r2, r4
 801c248:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801c24c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801c250:	3302      	adds	r3, #2
 801c252:	e7c7      	b.n	801c1e4 <_printf_common+0x58>
 801c254:	2301      	movs	r3, #1
 801c256:	4622      	mov	r2, r4
 801c258:	4641      	mov	r1, r8
 801c25a:	4638      	mov	r0, r7
 801c25c:	47c8      	blx	r9
 801c25e:	3001      	adds	r0, #1
 801c260:	d0e6      	beq.n	801c230 <_printf_common+0xa4>
 801c262:	3601      	adds	r6, #1
 801c264:	e7d9      	b.n	801c21a <_printf_common+0x8e>
	...

0801c268 <_printf_i>:
 801c268:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801c26c:	7e0f      	ldrb	r7, [r1, #24]
 801c26e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801c270:	2f78      	cmp	r7, #120	@ 0x78
 801c272:	4691      	mov	r9, r2
 801c274:	4680      	mov	r8, r0
 801c276:	460c      	mov	r4, r1
 801c278:	469a      	mov	sl, r3
 801c27a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801c27e:	d807      	bhi.n	801c290 <_printf_i+0x28>
 801c280:	2f62      	cmp	r7, #98	@ 0x62
 801c282:	d80a      	bhi.n	801c29a <_printf_i+0x32>
 801c284:	2f00      	cmp	r7, #0
 801c286:	f000 80d1 	beq.w	801c42c <_printf_i+0x1c4>
 801c28a:	2f58      	cmp	r7, #88	@ 0x58
 801c28c:	f000 80b8 	beq.w	801c400 <_printf_i+0x198>
 801c290:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801c294:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801c298:	e03a      	b.n	801c310 <_printf_i+0xa8>
 801c29a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801c29e:	2b15      	cmp	r3, #21
 801c2a0:	d8f6      	bhi.n	801c290 <_printf_i+0x28>
 801c2a2:	a101      	add	r1, pc, #4	@ (adr r1, 801c2a8 <_printf_i+0x40>)
 801c2a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801c2a8:	0801c301 	.word	0x0801c301
 801c2ac:	0801c315 	.word	0x0801c315
 801c2b0:	0801c291 	.word	0x0801c291
 801c2b4:	0801c291 	.word	0x0801c291
 801c2b8:	0801c291 	.word	0x0801c291
 801c2bc:	0801c291 	.word	0x0801c291
 801c2c0:	0801c315 	.word	0x0801c315
 801c2c4:	0801c291 	.word	0x0801c291
 801c2c8:	0801c291 	.word	0x0801c291
 801c2cc:	0801c291 	.word	0x0801c291
 801c2d0:	0801c291 	.word	0x0801c291
 801c2d4:	0801c413 	.word	0x0801c413
 801c2d8:	0801c33f 	.word	0x0801c33f
 801c2dc:	0801c3cd 	.word	0x0801c3cd
 801c2e0:	0801c291 	.word	0x0801c291
 801c2e4:	0801c291 	.word	0x0801c291
 801c2e8:	0801c435 	.word	0x0801c435
 801c2ec:	0801c291 	.word	0x0801c291
 801c2f0:	0801c33f 	.word	0x0801c33f
 801c2f4:	0801c291 	.word	0x0801c291
 801c2f8:	0801c291 	.word	0x0801c291
 801c2fc:	0801c3d5 	.word	0x0801c3d5
 801c300:	6833      	ldr	r3, [r6, #0]
 801c302:	1d1a      	adds	r2, r3, #4
 801c304:	681b      	ldr	r3, [r3, #0]
 801c306:	6032      	str	r2, [r6, #0]
 801c308:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801c30c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801c310:	2301      	movs	r3, #1
 801c312:	e09c      	b.n	801c44e <_printf_i+0x1e6>
 801c314:	6833      	ldr	r3, [r6, #0]
 801c316:	6820      	ldr	r0, [r4, #0]
 801c318:	1d19      	adds	r1, r3, #4
 801c31a:	6031      	str	r1, [r6, #0]
 801c31c:	0606      	lsls	r6, r0, #24
 801c31e:	d501      	bpl.n	801c324 <_printf_i+0xbc>
 801c320:	681d      	ldr	r5, [r3, #0]
 801c322:	e003      	b.n	801c32c <_printf_i+0xc4>
 801c324:	0645      	lsls	r5, r0, #25
 801c326:	d5fb      	bpl.n	801c320 <_printf_i+0xb8>
 801c328:	f9b3 5000 	ldrsh.w	r5, [r3]
 801c32c:	2d00      	cmp	r5, #0
 801c32e:	da03      	bge.n	801c338 <_printf_i+0xd0>
 801c330:	232d      	movs	r3, #45	@ 0x2d
 801c332:	426d      	negs	r5, r5
 801c334:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801c338:	4858      	ldr	r0, [pc, #352]	@ (801c49c <_printf_i+0x234>)
 801c33a:	230a      	movs	r3, #10
 801c33c:	e011      	b.n	801c362 <_printf_i+0xfa>
 801c33e:	6821      	ldr	r1, [r4, #0]
 801c340:	6833      	ldr	r3, [r6, #0]
 801c342:	0608      	lsls	r0, r1, #24
 801c344:	f853 5b04 	ldr.w	r5, [r3], #4
 801c348:	d402      	bmi.n	801c350 <_printf_i+0xe8>
 801c34a:	0649      	lsls	r1, r1, #25
 801c34c:	bf48      	it	mi
 801c34e:	b2ad      	uxthmi	r5, r5
 801c350:	2f6f      	cmp	r7, #111	@ 0x6f
 801c352:	4852      	ldr	r0, [pc, #328]	@ (801c49c <_printf_i+0x234>)
 801c354:	6033      	str	r3, [r6, #0]
 801c356:	bf14      	ite	ne
 801c358:	230a      	movne	r3, #10
 801c35a:	2308      	moveq	r3, #8
 801c35c:	2100      	movs	r1, #0
 801c35e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801c362:	6866      	ldr	r6, [r4, #4]
 801c364:	60a6      	str	r6, [r4, #8]
 801c366:	2e00      	cmp	r6, #0
 801c368:	db05      	blt.n	801c376 <_printf_i+0x10e>
 801c36a:	6821      	ldr	r1, [r4, #0]
 801c36c:	432e      	orrs	r6, r5
 801c36e:	f021 0104 	bic.w	r1, r1, #4
 801c372:	6021      	str	r1, [r4, #0]
 801c374:	d04b      	beq.n	801c40e <_printf_i+0x1a6>
 801c376:	4616      	mov	r6, r2
 801c378:	fbb5 f1f3 	udiv	r1, r5, r3
 801c37c:	fb03 5711 	mls	r7, r3, r1, r5
 801c380:	5dc7      	ldrb	r7, [r0, r7]
 801c382:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801c386:	462f      	mov	r7, r5
 801c388:	42bb      	cmp	r3, r7
 801c38a:	460d      	mov	r5, r1
 801c38c:	d9f4      	bls.n	801c378 <_printf_i+0x110>
 801c38e:	2b08      	cmp	r3, #8
 801c390:	d10b      	bne.n	801c3aa <_printf_i+0x142>
 801c392:	6823      	ldr	r3, [r4, #0]
 801c394:	07df      	lsls	r7, r3, #31
 801c396:	d508      	bpl.n	801c3aa <_printf_i+0x142>
 801c398:	6923      	ldr	r3, [r4, #16]
 801c39a:	6861      	ldr	r1, [r4, #4]
 801c39c:	4299      	cmp	r1, r3
 801c39e:	bfde      	ittt	le
 801c3a0:	2330      	movle	r3, #48	@ 0x30
 801c3a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 801c3a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 801c3aa:	1b92      	subs	r2, r2, r6
 801c3ac:	6122      	str	r2, [r4, #16]
 801c3ae:	f8cd a000 	str.w	sl, [sp]
 801c3b2:	464b      	mov	r3, r9
 801c3b4:	aa03      	add	r2, sp, #12
 801c3b6:	4621      	mov	r1, r4
 801c3b8:	4640      	mov	r0, r8
 801c3ba:	f7ff fee7 	bl	801c18c <_printf_common>
 801c3be:	3001      	adds	r0, #1
 801c3c0:	d14a      	bne.n	801c458 <_printf_i+0x1f0>
 801c3c2:	f04f 30ff 	mov.w	r0, #4294967295
 801c3c6:	b004      	add	sp, #16
 801c3c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c3cc:	6823      	ldr	r3, [r4, #0]
 801c3ce:	f043 0320 	orr.w	r3, r3, #32
 801c3d2:	6023      	str	r3, [r4, #0]
 801c3d4:	4832      	ldr	r0, [pc, #200]	@ (801c4a0 <_printf_i+0x238>)
 801c3d6:	2778      	movs	r7, #120	@ 0x78
 801c3d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801c3dc:	6823      	ldr	r3, [r4, #0]
 801c3de:	6831      	ldr	r1, [r6, #0]
 801c3e0:	061f      	lsls	r7, r3, #24
 801c3e2:	f851 5b04 	ldr.w	r5, [r1], #4
 801c3e6:	d402      	bmi.n	801c3ee <_printf_i+0x186>
 801c3e8:	065f      	lsls	r7, r3, #25
 801c3ea:	bf48      	it	mi
 801c3ec:	b2ad      	uxthmi	r5, r5
 801c3ee:	6031      	str	r1, [r6, #0]
 801c3f0:	07d9      	lsls	r1, r3, #31
 801c3f2:	bf44      	itt	mi
 801c3f4:	f043 0320 	orrmi.w	r3, r3, #32
 801c3f8:	6023      	strmi	r3, [r4, #0]
 801c3fa:	b11d      	cbz	r5, 801c404 <_printf_i+0x19c>
 801c3fc:	2310      	movs	r3, #16
 801c3fe:	e7ad      	b.n	801c35c <_printf_i+0xf4>
 801c400:	4826      	ldr	r0, [pc, #152]	@ (801c49c <_printf_i+0x234>)
 801c402:	e7e9      	b.n	801c3d8 <_printf_i+0x170>
 801c404:	6823      	ldr	r3, [r4, #0]
 801c406:	f023 0320 	bic.w	r3, r3, #32
 801c40a:	6023      	str	r3, [r4, #0]
 801c40c:	e7f6      	b.n	801c3fc <_printf_i+0x194>
 801c40e:	4616      	mov	r6, r2
 801c410:	e7bd      	b.n	801c38e <_printf_i+0x126>
 801c412:	6833      	ldr	r3, [r6, #0]
 801c414:	6825      	ldr	r5, [r4, #0]
 801c416:	6961      	ldr	r1, [r4, #20]
 801c418:	1d18      	adds	r0, r3, #4
 801c41a:	6030      	str	r0, [r6, #0]
 801c41c:	062e      	lsls	r6, r5, #24
 801c41e:	681b      	ldr	r3, [r3, #0]
 801c420:	d501      	bpl.n	801c426 <_printf_i+0x1be>
 801c422:	6019      	str	r1, [r3, #0]
 801c424:	e002      	b.n	801c42c <_printf_i+0x1c4>
 801c426:	0668      	lsls	r0, r5, #25
 801c428:	d5fb      	bpl.n	801c422 <_printf_i+0x1ba>
 801c42a:	8019      	strh	r1, [r3, #0]
 801c42c:	2300      	movs	r3, #0
 801c42e:	6123      	str	r3, [r4, #16]
 801c430:	4616      	mov	r6, r2
 801c432:	e7bc      	b.n	801c3ae <_printf_i+0x146>
 801c434:	6833      	ldr	r3, [r6, #0]
 801c436:	1d1a      	adds	r2, r3, #4
 801c438:	6032      	str	r2, [r6, #0]
 801c43a:	681e      	ldr	r6, [r3, #0]
 801c43c:	6862      	ldr	r2, [r4, #4]
 801c43e:	2100      	movs	r1, #0
 801c440:	4630      	mov	r0, r6
 801c442:	f7e3 fe9d 	bl	8000180 <memchr>
 801c446:	b108      	cbz	r0, 801c44c <_printf_i+0x1e4>
 801c448:	1b80      	subs	r0, r0, r6
 801c44a:	6060      	str	r0, [r4, #4]
 801c44c:	6863      	ldr	r3, [r4, #4]
 801c44e:	6123      	str	r3, [r4, #16]
 801c450:	2300      	movs	r3, #0
 801c452:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801c456:	e7aa      	b.n	801c3ae <_printf_i+0x146>
 801c458:	6923      	ldr	r3, [r4, #16]
 801c45a:	4632      	mov	r2, r6
 801c45c:	4649      	mov	r1, r9
 801c45e:	4640      	mov	r0, r8
 801c460:	47d0      	blx	sl
 801c462:	3001      	adds	r0, #1
 801c464:	d0ad      	beq.n	801c3c2 <_printf_i+0x15a>
 801c466:	6823      	ldr	r3, [r4, #0]
 801c468:	079b      	lsls	r3, r3, #30
 801c46a:	d413      	bmi.n	801c494 <_printf_i+0x22c>
 801c46c:	68e0      	ldr	r0, [r4, #12]
 801c46e:	9b03      	ldr	r3, [sp, #12]
 801c470:	4298      	cmp	r0, r3
 801c472:	bfb8      	it	lt
 801c474:	4618      	movlt	r0, r3
 801c476:	e7a6      	b.n	801c3c6 <_printf_i+0x15e>
 801c478:	2301      	movs	r3, #1
 801c47a:	4632      	mov	r2, r6
 801c47c:	4649      	mov	r1, r9
 801c47e:	4640      	mov	r0, r8
 801c480:	47d0      	blx	sl
 801c482:	3001      	adds	r0, #1
 801c484:	d09d      	beq.n	801c3c2 <_printf_i+0x15a>
 801c486:	3501      	adds	r5, #1
 801c488:	68e3      	ldr	r3, [r4, #12]
 801c48a:	9903      	ldr	r1, [sp, #12]
 801c48c:	1a5b      	subs	r3, r3, r1
 801c48e:	42ab      	cmp	r3, r5
 801c490:	dcf2      	bgt.n	801c478 <_printf_i+0x210>
 801c492:	e7eb      	b.n	801c46c <_printf_i+0x204>
 801c494:	2500      	movs	r5, #0
 801c496:	f104 0619 	add.w	r6, r4, #25
 801c49a:	e7f5      	b.n	801c488 <_printf_i+0x220>
 801c49c:	0801f676 	.word	0x0801f676
 801c4a0:	0801f687 	.word	0x0801f687

0801c4a4 <std>:
 801c4a4:	2300      	movs	r3, #0
 801c4a6:	b510      	push	{r4, lr}
 801c4a8:	4604      	mov	r4, r0
 801c4aa:	e9c0 3300 	strd	r3, r3, [r0]
 801c4ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801c4b2:	6083      	str	r3, [r0, #8]
 801c4b4:	8181      	strh	r1, [r0, #12]
 801c4b6:	6643      	str	r3, [r0, #100]	@ 0x64
 801c4b8:	81c2      	strh	r2, [r0, #14]
 801c4ba:	6183      	str	r3, [r0, #24]
 801c4bc:	4619      	mov	r1, r3
 801c4be:	2208      	movs	r2, #8
 801c4c0:	305c      	adds	r0, #92	@ 0x5c
 801c4c2:	f000 f8f4 	bl	801c6ae <memset>
 801c4c6:	4b0d      	ldr	r3, [pc, #52]	@ (801c4fc <std+0x58>)
 801c4c8:	6263      	str	r3, [r4, #36]	@ 0x24
 801c4ca:	4b0d      	ldr	r3, [pc, #52]	@ (801c500 <std+0x5c>)
 801c4cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 801c4ce:	4b0d      	ldr	r3, [pc, #52]	@ (801c504 <std+0x60>)
 801c4d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801c4d2:	4b0d      	ldr	r3, [pc, #52]	@ (801c508 <std+0x64>)
 801c4d4:	6323      	str	r3, [r4, #48]	@ 0x30
 801c4d6:	4b0d      	ldr	r3, [pc, #52]	@ (801c50c <std+0x68>)
 801c4d8:	6224      	str	r4, [r4, #32]
 801c4da:	429c      	cmp	r4, r3
 801c4dc:	d006      	beq.n	801c4ec <std+0x48>
 801c4de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801c4e2:	4294      	cmp	r4, r2
 801c4e4:	d002      	beq.n	801c4ec <std+0x48>
 801c4e6:	33d0      	adds	r3, #208	@ 0xd0
 801c4e8:	429c      	cmp	r4, r3
 801c4ea:	d105      	bne.n	801c4f8 <std+0x54>
 801c4ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801c4f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c4f4:	f000 b958 	b.w	801c7a8 <__retarget_lock_init_recursive>
 801c4f8:	bd10      	pop	{r4, pc}
 801c4fa:	bf00      	nop
 801c4fc:	0801c629 	.word	0x0801c629
 801c500:	0801c64b 	.word	0x0801c64b
 801c504:	0801c683 	.word	0x0801c683
 801c508:	0801c6a7 	.word	0x0801c6a7
 801c50c:	200023dc 	.word	0x200023dc

0801c510 <stdio_exit_handler>:
 801c510:	4a02      	ldr	r2, [pc, #8]	@ (801c51c <stdio_exit_handler+0xc>)
 801c512:	4903      	ldr	r1, [pc, #12]	@ (801c520 <stdio_exit_handler+0x10>)
 801c514:	4803      	ldr	r0, [pc, #12]	@ (801c524 <stdio_exit_handler+0x14>)
 801c516:	f000 b869 	b.w	801c5ec <_fwalk_sglue>
 801c51a:	bf00      	nop
 801c51c:	20000140 	.word	0x20000140
 801c520:	0801de51 	.word	0x0801de51
 801c524:	20000150 	.word	0x20000150

0801c528 <cleanup_stdio>:
 801c528:	6841      	ldr	r1, [r0, #4]
 801c52a:	4b0c      	ldr	r3, [pc, #48]	@ (801c55c <cleanup_stdio+0x34>)
 801c52c:	4299      	cmp	r1, r3
 801c52e:	b510      	push	{r4, lr}
 801c530:	4604      	mov	r4, r0
 801c532:	d001      	beq.n	801c538 <cleanup_stdio+0x10>
 801c534:	f001 fc8c 	bl	801de50 <_fflush_r>
 801c538:	68a1      	ldr	r1, [r4, #8]
 801c53a:	4b09      	ldr	r3, [pc, #36]	@ (801c560 <cleanup_stdio+0x38>)
 801c53c:	4299      	cmp	r1, r3
 801c53e:	d002      	beq.n	801c546 <cleanup_stdio+0x1e>
 801c540:	4620      	mov	r0, r4
 801c542:	f001 fc85 	bl	801de50 <_fflush_r>
 801c546:	68e1      	ldr	r1, [r4, #12]
 801c548:	4b06      	ldr	r3, [pc, #24]	@ (801c564 <cleanup_stdio+0x3c>)
 801c54a:	4299      	cmp	r1, r3
 801c54c:	d004      	beq.n	801c558 <cleanup_stdio+0x30>
 801c54e:	4620      	mov	r0, r4
 801c550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c554:	f001 bc7c 	b.w	801de50 <_fflush_r>
 801c558:	bd10      	pop	{r4, pc}
 801c55a:	bf00      	nop
 801c55c:	200023dc 	.word	0x200023dc
 801c560:	20002444 	.word	0x20002444
 801c564:	200024ac 	.word	0x200024ac

0801c568 <global_stdio_init.part.0>:
 801c568:	b510      	push	{r4, lr}
 801c56a:	4b0b      	ldr	r3, [pc, #44]	@ (801c598 <global_stdio_init.part.0+0x30>)
 801c56c:	4c0b      	ldr	r4, [pc, #44]	@ (801c59c <global_stdio_init.part.0+0x34>)
 801c56e:	4a0c      	ldr	r2, [pc, #48]	@ (801c5a0 <global_stdio_init.part.0+0x38>)
 801c570:	601a      	str	r2, [r3, #0]
 801c572:	4620      	mov	r0, r4
 801c574:	2200      	movs	r2, #0
 801c576:	2104      	movs	r1, #4
 801c578:	f7ff ff94 	bl	801c4a4 <std>
 801c57c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801c580:	2201      	movs	r2, #1
 801c582:	2109      	movs	r1, #9
 801c584:	f7ff ff8e 	bl	801c4a4 <std>
 801c588:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801c58c:	2202      	movs	r2, #2
 801c58e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c592:	2112      	movs	r1, #18
 801c594:	f7ff bf86 	b.w	801c4a4 <std>
 801c598:	20002514 	.word	0x20002514
 801c59c:	200023dc 	.word	0x200023dc
 801c5a0:	0801c511 	.word	0x0801c511

0801c5a4 <__sfp_lock_acquire>:
 801c5a4:	4801      	ldr	r0, [pc, #4]	@ (801c5ac <__sfp_lock_acquire+0x8>)
 801c5a6:	f000 b900 	b.w	801c7aa <__retarget_lock_acquire_recursive>
 801c5aa:	bf00      	nop
 801c5ac:	2000251d 	.word	0x2000251d

0801c5b0 <__sfp_lock_release>:
 801c5b0:	4801      	ldr	r0, [pc, #4]	@ (801c5b8 <__sfp_lock_release+0x8>)
 801c5b2:	f000 b8fb 	b.w	801c7ac <__retarget_lock_release_recursive>
 801c5b6:	bf00      	nop
 801c5b8:	2000251d 	.word	0x2000251d

0801c5bc <__sinit>:
 801c5bc:	b510      	push	{r4, lr}
 801c5be:	4604      	mov	r4, r0
 801c5c0:	f7ff fff0 	bl	801c5a4 <__sfp_lock_acquire>
 801c5c4:	6a23      	ldr	r3, [r4, #32]
 801c5c6:	b11b      	cbz	r3, 801c5d0 <__sinit+0x14>
 801c5c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c5cc:	f7ff bff0 	b.w	801c5b0 <__sfp_lock_release>
 801c5d0:	4b04      	ldr	r3, [pc, #16]	@ (801c5e4 <__sinit+0x28>)
 801c5d2:	6223      	str	r3, [r4, #32]
 801c5d4:	4b04      	ldr	r3, [pc, #16]	@ (801c5e8 <__sinit+0x2c>)
 801c5d6:	681b      	ldr	r3, [r3, #0]
 801c5d8:	2b00      	cmp	r3, #0
 801c5da:	d1f5      	bne.n	801c5c8 <__sinit+0xc>
 801c5dc:	f7ff ffc4 	bl	801c568 <global_stdio_init.part.0>
 801c5e0:	e7f2      	b.n	801c5c8 <__sinit+0xc>
 801c5e2:	bf00      	nop
 801c5e4:	0801c529 	.word	0x0801c529
 801c5e8:	20002514 	.word	0x20002514

0801c5ec <_fwalk_sglue>:
 801c5ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c5f0:	4607      	mov	r7, r0
 801c5f2:	4688      	mov	r8, r1
 801c5f4:	4614      	mov	r4, r2
 801c5f6:	2600      	movs	r6, #0
 801c5f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801c5fc:	f1b9 0901 	subs.w	r9, r9, #1
 801c600:	d505      	bpl.n	801c60e <_fwalk_sglue+0x22>
 801c602:	6824      	ldr	r4, [r4, #0]
 801c604:	2c00      	cmp	r4, #0
 801c606:	d1f7      	bne.n	801c5f8 <_fwalk_sglue+0xc>
 801c608:	4630      	mov	r0, r6
 801c60a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c60e:	89ab      	ldrh	r3, [r5, #12]
 801c610:	2b01      	cmp	r3, #1
 801c612:	d907      	bls.n	801c624 <_fwalk_sglue+0x38>
 801c614:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801c618:	3301      	adds	r3, #1
 801c61a:	d003      	beq.n	801c624 <_fwalk_sglue+0x38>
 801c61c:	4629      	mov	r1, r5
 801c61e:	4638      	mov	r0, r7
 801c620:	47c0      	blx	r8
 801c622:	4306      	orrs	r6, r0
 801c624:	3568      	adds	r5, #104	@ 0x68
 801c626:	e7e9      	b.n	801c5fc <_fwalk_sglue+0x10>

0801c628 <__sread>:
 801c628:	b510      	push	{r4, lr}
 801c62a:	460c      	mov	r4, r1
 801c62c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c630:	f000 f86c 	bl	801c70c <_read_r>
 801c634:	2800      	cmp	r0, #0
 801c636:	bfab      	itete	ge
 801c638:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801c63a:	89a3      	ldrhlt	r3, [r4, #12]
 801c63c:	181b      	addge	r3, r3, r0
 801c63e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801c642:	bfac      	ite	ge
 801c644:	6563      	strge	r3, [r4, #84]	@ 0x54
 801c646:	81a3      	strhlt	r3, [r4, #12]
 801c648:	bd10      	pop	{r4, pc}

0801c64a <__swrite>:
 801c64a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c64e:	461f      	mov	r7, r3
 801c650:	898b      	ldrh	r3, [r1, #12]
 801c652:	05db      	lsls	r3, r3, #23
 801c654:	4605      	mov	r5, r0
 801c656:	460c      	mov	r4, r1
 801c658:	4616      	mov	r6, r2
 801c65a:	d505      	bpl.n	801c668 <__swrite+0x1e>
 801c65c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c660:	2302      	movs	r3, #2
 801c662:	2200      	movs	r2, #0
 801c664:	f000 f840 	bl	801c6e8 <_lseek_r>
 801c668:	89a3      	ldrh	r3, [r4, #12]
 801c66a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c66e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801c672:	81a3      	strh	r3, [r4, #12]
 801c674:	4632      	mov	r2, r6
 801c676:	463b      	mov	r3, r7
 801c678:	4628      	mov	r0, r5
 801c67a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c67e:	f000 b857 	b.w	801c730 <_write_r>

0801c682 <__sseek>:
 801c682:	b510      	push	{r4, lr}
 801c684:	460c      	mov	r4, r1
 801c686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c68a:	f000 f82d 	bl	801c6e8 <_lseek_r>
 801c68e:	1c43      	adds	r3, r0, #1
 801c690:	89a3      	ldrh	r3, [r4, #12]
 801c692:	bf15      	itete	ne
 801c694:	6560      	strne	r0, [r4, #84]	@ 0x54
 801c696:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801c69a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801c69e:	81a3      	strheq	r3, [r4, #12]
 801c6a0:	bf18      	it	ne
 801c6a2:	81a3      	strhne	r3, [r4, #12]
 801c6a4:	bd10      	pop	{r4, pc}

0801c6a6 <__sclose>:
 801c6a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c6aa:	f000 b80d 	b.w	801c6c8 <_close_r>

0801c6ae <memset>:
 801c6ae:	4402      	add	r2, r0
 801c6b0:	4603      	mov	r3, r0
 801c6b2:	4293      	cmp	r3, r2
 801c6b4:	d100      	bne.n	801c6b8 <memset+0xa>
 801c6b6:	4770      	bx	lr
 801c6b8:	f803 1b01 	strb.w	r1, [r3], #1
 801c6bc:	e7f9      	b.n	801c6b2 <memset+0x4>
	...

0801c6c0 <_localeconv_r>:
 801c6c0:	4800      	ldr	r0, [pc, #0]	@ (801c6c4 <_localeconv_r+0x4>)
 801c6c2:	4770      	bx	lr
 801c6c4:	2000028c 	.word	0x2000028c

0801c6c8 <_close_r>:
 801c6c8:	b538      	push	{r3, r4, r5, lr}
 801c6ca:	4d06      	ldr	r5, [pc, #24]	@ (801c6e4 <_close_r+0x1c>)
 801c6cc:	2300      	movs	r3, #0
 801c6ce:	4604      	mov	r4, r0
 801c6d0:	4608      	mov	r0, r1
 801c6d2:	602b      	str	r3, [r5, #0]
 801c6d4:	f7e5 fe9a 	bl	800240c <_close>
 801c6d8:	1c43      	adds	r3, r0, #1
 801c6da:	d102      	bne.n	801c6e2 <_close_r+0x1a>
 801c6dc:	682b      	ldr	r3, [r5, #0]
 801c6de:	b103      	cbz	r3, 801c6e2 <_close_r+0x1a>
 801c6e0:	6023      	str	r3, [r4, #0]
 801c6e2:	bd38      	pop	{r3, r4, r5, pc}
 801c6e4:	20002518 	.word	0x20002518

0801c6e8 <_lseek_r>:
 801c6e8:	b538      	push	{r3, r4, r5, lr}
 801c6ea:	4d07      	ldr	r5, [pc, #28]	@ (801c708 <_lseek_r+0x20>)
 801c6ec:	4604      	mov	r4, r0
 801c6ee:	4608      	mov	r0, r1
 801c6f0:	4611      	mov	r1, r2
 801c6f2:	2200      	movs	r2, #0
 801c6f4:	602a      	str	r2, [r5, #0]
 801c6f6:	461a      	mov	r2, r3
 801c6f8:	f7e5 feac 	bl	8002454 <_lseek>
 801c6fc:	1c43      	adds	r3, r0, #1
 801c6fe:	d102      	bne.n	801c706 <_lseek_r+0x1e>
 801c700:	682b      	ldr	r3, [r5, #0]
 801c702:	b103      	cbz	r3, 801c706 <_lseek_r+0x1e>
 801c704:	6023      	str	r3, [r4, #0]
 801c706:	bd38      	pop	{r3, r4, r5, pc}
 801c708:	20002518 	.word	0x20002518

0801c70c <_read_r>:
 801c70c:	b538      	push	{r3, r4, r5, lr}
 801c70e:	4d07      	ldr	r5, [pc, #28]	@ (801c72c <_read_r+0x20>)
 801c710:	4604      	mov	r4, r0
 801c712:	4608      	mov	r0, r1
 801c714:	4611      	mov	r1, r2
 801c716:	2200      	movs	r2, #0
 801c718:	602a      	str	r2, [r5, #0]
 801c71a:	461a      	mov	r2, r3
 801c71c:	f7e5 fe3d 	bl	800239a <_read>
 801c720:	1c43      	adds	r3, r0, #1
 801c722:	d102      	bne.n	801c72a <_read_r+0x1e>
 801c724:	682b      	ldr	r3, [r5, #0]
 801c726:	b103      	cbz	r3, 801c72a <_read_r+0x1e>
 801c728:	6023      	str	r3, [r4, #0]
 801c72a:	bd38      	pop	{r3, r4, r5, pc}
 801c72c:	20002518 	.word	0x20002518

0801c730 <_write_r>:
 801c730:	b538      	push	{r3, r4, r5, lr}
 801c732:	4d07      	ldr	r5, [pc, #28]	@ (801c750 <_write_r+0x20>)
 801c734:	4604      	mov	r4, r0
 801c736:	4608      	mov	r0, r1
 801c738:	4611      	mov	r1, r2
 801c73a:	2200      	movs	r2, #0
 801c73c:	602a      	str	r2, [r5, #0]
 801c73e:	461a      	mov	r2, r3
 801c740:	f7e5 fe48 	bl	80023d4 <_write>
 801c744:	1c43      	adds	r3, r0, #1
 801c746:	d102      	bne.n	801c74e <_write_r+0x1e>
 801c748:	682b      	ldr	r3, [r5, #0]
 801c74a:	b103      	cbz	r3, 801c74e <_write_r+0x1e>
 801c74c:	6023      	str	r3, [r4, #0]
 801c74e:	bd38      	pop	{r3, r4, r5, pc}
 801c750:	20002518 	.word	0x20002518

0801c754 <__errno>:
 801c754:	4b01      	ldr	r3, [pc, #4]	@ (801c75c <__errno+0x8>)
 801c756:	6818      	ldr	r0, [r3, #0]
 801c758:	4770      	bx	lr
 801c75a:	bf00      	nop
 801c75c:	2000014c 	.word	0x2000014c

0801c760 <__libc_init_array>:
 801c760:	b570      	push	{r4, r5, r6, lr}
 801c762:	4d0d      	ldr	r5, [pc, #52]	@ (801c798 <__libc_init_array+0x38>)
 801c764:	4c0d      	ldr	r4, [pc, #52]	@ (801c79c <__libc_init_array+0x3c>)
 801c766:	1b64      	subs	r4, r4, r5
 801c768:	10a4      	asrs	r4, r4, #2
 801c76a:	2600      	movs	r6, #0
 801c76c:	42a6      	cmp	r6, r4
 801c76e:	d109      	bne.n	801c784 <__libc_init_array+0x24>
 801c770:	4d0b      	ldr	r5, [pc, #44]	@ (801c7a0 <__libc_init_array+0x40>)
 801c772:	4c0c      	ldr	r4, [pc, #48]	@ (801c7a4 <__libc_init_array+0x44>)
 801c774:	f001 ff38 	bl	801e5e8 <_init>
 801c778:	1b64      	subs	r4, r4, r5
 801c77a:	10a4      	asrs	r4, r4, #2
 801c77c:	2600      	movs	r6, #0
 801c77e:	42a6      	cmp	r6, r4
 801c780:	d105      	bne.n	801c78e <__libc_init_array+0x2e>
 801c782:	bd70      	pop	{r4, r5, r6, pc}
 801c784:	f855 3b04 	ldr.w	r3, [r5], #4
 801c788:	4798      	blx	r3
 801c78a:	3601      	adds	r6, #1
 801c78c:	e7ee      	b.n	801c76c <__libc_init_array+0xc>
 801c78e:	f855 3b04 	ldr.w	r3, [r5], #4
 801c792:	4798      	blx	r3
 801c794:	3601      	adds	r6, #1
 801c796:	e7f2      	b.n	801c77e <__libc_init_array+0x1e>
 801c798:	0801faa4 	.word	0x0801faa4
 801c79c:	0801faa4 	.word	0x0801faa4
 801c7a0:	0801faa4 	.word	0x0801faa4
 801c7a4:	0801faa8 	.word	0x0801faa8

0801c7a8 <__retarget_lock_init_recursive>:
 801c7a8:	4770      	bx	lr

0801c7aa <__retarget_lock_acquire_recursive>:
 801c7aa:	4770      	bx	lr

0801c7ac <__retarget_lock_release_recursive>:
 801c7ac:	4770      	bx	lr

0801c7ae <quorem>:
 801c7ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c7b2:	6903      	ldr	r3, [r0, #16]
 801c7b4:	690c      	ldr	r4, [r1, #16]
 801c7b6:	42a3      	cmp	r3, r4
 801c7b8:	4607      	mov	r7, r0
 801c7ba:	db7e      	blt.n	801c8ba <quorem+0x10c>
 801c7bc:	3c01      	subs	r4, #1
 801c7be:	f101 0814 	add.w	r8, r1, #20
 801c7c2:	00a3      	lsls	r3, r4, #2
 801c7c4:	f100 0514 	add.w	r5, r0, #20
 801c7c8:	9300      	str	r3, [sp, #0]
 801c7ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801c7ce:	9301      	str	r3, [sp, #4]
 801c7d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801c7d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801c7d8:	3301      	adds	r3, #1
 801c7da:	429a      	cmp	r2, r3
 801c7dc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801c7e0:	fbb2 f6f3 	udiv	r6, r2, r3
 801c7e4:	d32e      	bcc.n	801c844 <quorem+0x96>
 801c7e6:	f04f 0a00 	mov.w	sl, #0
 801c7ea:	46c4      	mov	ip, r8
 801c7ec:	46ae      	mov	lr, r5
 801c7ee:	46d3      	mov	fp, sl
 801c7f0:	f85c 3b04 	ldr.w	r3, [ip], #4
 801c7f4:	b298      	uxth	r0, r3
 801c7f6:	fb06 a000 	mla	r0, r6, r0, sl
 801c7fa:	0c02      	lsrs	r2, r0, #16
 801c7fc:	0c1b      	lsrs	r3, r3, #16
 801c7fe:	fb06 2303 	mla	r3, r6, r3, r2
 801c802:	f8de 2000 	ldr.w	r2, [lr]
 801c806:	b280      	uxth	r0, r0
 801c808:	b292      	uxth	r2, r2
 801c80a:	1a12      	subs	r2, r2, r0
 801c80c:	445a      	add	r2, fp
 801c80e:	f8de 0000 	ldr.w	r0, [lr]
 801c812:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801c816:	b29b      	uxth	r3, r3
 801c818:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801c81c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801c820:	b292      	uxth	r2, r2
 801c822:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801c826:	45e1      	cmp	r9, ip
 801c828:	f84e 2b04 	str.w	r2, [lr], #4
 801c82c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801c830:	d2de      	bcs.n	801c7f0 <quorem+0x42>
 801c832:	9b00      	ldr	r3, [sp, #0]
 801c834:	58eb      	ldr	r3, [r5, r3]
 801c836:	b92b      	cbnz	r3, 801c844 <quorem+0x96>
 801c838:	9b01      	ldr	r3, [sp, #4]
 801c83a:	3b04      	subs	r3, #4
 801c83c:	429d      	cmp	r5, r3
 801c83e:	461a      	mov	r2, r3
 801c840:	d32f      	bcc.n	801c8a2 <quorem+0xf4>
 801c842:	613c      	str	r4, [r7, #16]
 801c844:	4638      	mov	r0, r7
 801c846:	f001 f97d 	bl	801db44 <__mcmp>
 801c84a:	2800      	cmp	r0, #0
 801c84c:	db25      	blt.n	801c89a <quorem+0xec>
 801c84e:	4629      	mov	r1, r5
 801c850:	2000      	movs	r0, #0
 801c852:	f858 2b04 	ldr.w	r2, [r8], #4
 801c856:	f8d1 c000 	ldr.w	ip, [r1]
 801c85a:	fa1f fe82 	uxth.w	lr, r2
 801c85e:	fa1f f38c 	uxth.w	r3, ip
 801c862:	eba3 030e 	sub.w	r3, r3, lr
 801c866:	4403      	add	r3, r0
 801c868:	0c12      	lsrs	r2, r2, #16
 801c86a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801c86e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801c872:	b29b      	uxth	r3, r3
 801c874:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801c878:	45c1      	cmp	r9, r8
 801c87a:	f841 3b04 	str.w	r3, [r1], #4
 801c87e:	ea4f 4022 	mov.w	r0, r2, asr #16
 801c882:	d2e6      	bcs.n	801c852 <quorem+0xa4>
 801c884:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801c888:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801c88c:	b922      	cbnz	r2, 801c898 <quorem+0xea>
 801c88e:	3b04      	subs	r3, #4
 801c890:	429d      	cmp	r5, r3
 801c892:	461a      	mov	r2, r3
 801c894:	d30b      	bcc.n	801c8ae <quorem+0x100>
 801c896:	613c      	str	r4, [r7, #16]
 801c898:	3601      	adds	r6, #1
 801c89a:	4630      	mov	r0, r6
 801c89c:	b003      	add	sp, #12
 801c89e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c8a2:	6812      	ldr	r2, [r2, #0]
 801c8a4:	3b04      	subs	r3, #4
 801c8a6:	2a00      	cmp	r2, #0
 801c8a8:	d1cb      	bne.n	801c842 <quorem+0x94>
 801c8aa:	3c01      	subs	r4, #1
 801c8ac:	e7c6      	b.n	801c83c <quorem+0x8e>
 801c8ae:	6812      	ldr	r2, [r2, #0]
 801c8b0:	3b04      	subs	r3, #4
 801c8b2:	2a00      	cmp	r2, #0
 801c8b4:	d1ef      	bne.n	801c896 <quorem+0xe8>
 801c8b6:	3c01      	subs	r4, #1
 801c8b8:	e7ea      	b.n	801c890 <quorem+0xe2>
 801c8ba:	2000      	movs	r0, #0
 801c8bc:	e7ee      	b.n	801c89c <quorem+0xee>
	...

0801c8c0 <_dtoa_r>:
 801c8c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c8c4:	69c7      	ldr	r7, [r0, #28]
 801c8c6:	b097      	sub	sp, #92	@ 0x5c
 801c8c8:	4614      	mov	r4, r2
 801c8ca:	461d      	mov	r5, r3
 801c8cc:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801c8d0:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 801c8d2:	4681      	mov	r9, r0
 801c8d4:	b97f      	cbnz	r7, 801c8f6 <_dtoa_r+0x36>
 801c8d6:	2010      	movs	r0, #16
 801c8d8:	f000 fe0c 	bl	801d4f4 <malloc>
 801c8dc:	4602      	mov	r2, r0
 801c8de:	f8c9 001c 	str.w	r0, [r9, #28]
 801c8e2:	b920      	cbnz	r0, 801c8ee <_dtoa_r+0x2e>
 801c8e4:	4baa      	ldr	r3, [pc, #680]	@ (801cb90 <_dtoa_r+0x2d0>)
 801c8e6:	21ef      	movs	r1, #239	@ 0xef
 801c8e8:	48aa      	ldr	r0, [pc, #680]	@ (801cb94 <_dtoa_r+0x2d4>)
 801c8ea:	f001 faf7 	bl	801dedc <__assert_func>
 801c8ee:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801c8f2:	6007      	str	r7, [r0, #0]
 801c8f4:	60c7      	str	r7, [r0, #12]
 801c8f6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801c8fa:	6819      	ldr	r1, [r3, #0]
 801c8fc:	b159      	cbz	r1, 801c916 <_dtoa_r+0x56>
 801c8fe:	685a      	ldr	r2, [r3, #4]
 801c900:	604a      	str	r2, [r1, #4]
 801c902:	2301      	movs	r3, #1
 801c904:	4093      	lsls	r3, r2
 801c906:	608b      	str	r3, [r1, #8]
 801c908:	4648      	mov	r0, r9
 801c90a:	f000 fee9 	bl	801d6e0 <_Bfree>
 801c90e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801c912:	2200      	movs	r2, #0
 801c914:	601a      	str	r2, [r3, #0]
 801c916:	1e2b      	subs	r3, r5, #0
 801c918:	bfb9      	ittee	lt
 801c91a:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801c91e:	9307      	strlt	r3, [sp, #28]
 801c920:	2300      	movge	r3, #0
 801c922:	6033      	strge	r3, [r6, #0]
 801c924:	f8dd 801c 	ldr.w	r8, [sp, #28]
 801c928:	4b9b      	ldr	r3, [pc, #620]	@ (801cb98 <_dtoa_r+0x2d8>)
 801c92a:	bfbc      	itt	lt
 801c92c:	2201      	movlt	r2, #1
 801c92e:	6032      	strlt	r2, [r6, #0]
 801c930:	ea33 0308 	bics.w	r3, r3, r8
 801c934:	d112      	bne.n	801c95c <_dtoa_r+0x9c>
 801c936:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 801c938:	f242 730f 	movw	r3, #9999	@ 0x270f
 801c93c:	6013      	str	r3, [r2, #0]
 801c93e:	f3c8 0313 	ubfx	r3, r8, #0, #20
 801c942:	4323      	orrs	r3, r4
 801c944:	f000 855b 	beq.w	801d3fe <_dtoa_r+0xb3e>
 801c948:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801c94a:	f8df a250 	ldr.w	sl, [pc, #592]	@ 801cb9c <_dtoa_r+0x2dc>
 801c94e:	2b00      	cmp	r3, #0
 801c950:	f000 855d 	beq.w	801d40e <_dtoa_r+0xb4e>
 801c954:	f10a 0303 	add.w	r3, sl, #3
 801c958:	f000 bd57 	b.w	801d40a <_dtoa_r+0xb4a>
 801c95c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801c960:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 801c964:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801c968:	2200      	movs	r2, #0
 801c96a:	2300      	movs	r3, #0
 801c96c:	f7e4 f884 	bl	8000a78 <__aeabi_dcmpeq>
 801c970:	4607      	mov	r7, r0
 801c972:	b158      	cbz	r0, 801c98c <_dtoa_r+0xcc>
 801c974:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 801c976:	2301      	movs	r3, #1
 801c978:	6013      	str	r3, [r2, #0]
 801c97a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801c97c:	b113      	cbz	r3, 801c984 <_dtoa_r+0xc4>
 801c97e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 801c980:	4b87      	ldr	r3, [pc, #540]	@ (801cba0 <_dtoa_r+0x2e0>)
 801c982:	6013      	str	r3, [r2, #0]
 801c984:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 801cba4 <_dtoa_r+0x2e4>
 801c988:	f000 bd41 	b.w	801d40e <_dtoa_r+0xb4e>
 801c98c:	ab14      	add	r3, sp, #80	@ 0x50
 801c98e:	9301      	str	r3, [sp, #4]
 801c990:	ab15      	add	r3, sp, #84	@ 0x54
 801c992:	9300      	str	r3, [sp, #0]
 801c994:	4648      	mov	r0, r9
 801c996:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801c99a:	f001 f981 	bl	801dca0 <__d2b>
 801c99e:	f3c8 560a 	ubfx	r6, r8, #20, #11
 801c9a2:	9003      	str	r0, [sp, #12]
 801c9a4:	2e00      	cmp	r6, #0
 801c9a6:	d077      	beq.n	801ca98 <_dtoa_r+0x1d8>
 801c9a8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801c9aa:	9712      	str	r7, [sp, #72]	@ 0x48
 801c9ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801c9b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801c9b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 801c9b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801c9bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 801c9c0:	4619      	mov	r1, r3
 801c9c2:	2200      	movs	r2, #0
 801c9c4:	4b78      	ldr	r3, [pc, #480]	@ (801cba8 <_dtoa_r+0x2e8>)
 801c9c6:	f7e3 fc37 	bl	8000238 <__aeabi_dsub>
 801c9ca:	a36b      	add	r3, pc, #428	@ (adr r3, 801cb78 <_dtoa_r+0x2b8>)
 801c9cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c9d0:	f7e3 fdea 	bl	80005a8 <__aeabi_dmul>
 801c9d4:	a36a      	add	r3, pc, #424	@ (adr r3, 801cb80 <_dtoa_r+0x2c0>)
 801c9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c9da:	f7e3 fc2f 	bl	800023c <__adddf3>
 801c9de:	4604      	mov	r4, r0
 801c9e0:	4630      	mov	r0, r6
 801c9e2:	460d      	mov	r5, r1
 801c9e4:	f7e3 fd76 	bl	80004d4 <__aeabi_i2d>
 801c9e8:	a367      	add	r3, pc, #412	@ (adr r3, 801cb88 <_dtoa_r+0x2c8>)
 801c9ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c9ee:	f7e3 fddb 	bl	80005a8 <__aeabi_dmul>
 801c9f2:	4602      	mov	r2, r0
 801c9f4:	460b      	mov	r3, r1
 801c9f6:	4620      	mov	r0, r4
 801c9f8:	4629      	mov	r1, r5
 801c9fa:	f7e3 fc1f 	bl	800023c <__adddf3>
 801c9fe:	4604      	mov	r4, r0
 801ca00:	460d      	mov	r5, r1
 801ca02:	f7e4 f881 	bl	8000b08 <__aeabi_d2iz>
 801ca06:	2200      	movs	r2, #0
 801ca08:	4607      	mov	r7, r0
 801ca0a:	2300      	movs	r3, #0
 801ca0c:	4620      	mov	r0, r4
 801ca0e:	4629      	mov	r1, r5
 801ca10:	f7e4 f83c 	bl	8000a8c <__aeabi_dcmplt>
 801ca14:	b140      	cbz	r0, 801ca28 <_dtoa_r+0x168>
 801ca16:	4638      	mov	r0, r7
 801ca18:	f7e3 fd5c 	bl	80004d4 <__aeabi_i2d>
 801ca1c:	4622      	mov	r2, r4
 801ca1e:	462b      	mov	r3, r5
 801ca20:	f7e4 f82a 	bl	8000a78 <__aeabi_dcmpeq>
 801ca24:	b900      	cbnz	r0, 801ca28 <_dtoa_r+0x168>
 801ca26:	3f01      	subs	r7, #1
 801ca28:	2f16      	cmp	r7, #22
 801ca2a:	d853      	bhi.n	801cad4 <_dtoa_r+0x214>
 801ca2c:	4b5f      	ldr	r3, [pc, #380]	@ (801cbac <_dtoa_r+0x2ec>)
 801ca2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801ca32:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ca36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801ca3a:	f7e4 f827 	bl	8000a8c <__aeabi_dcmplt>
 801ca3e:	2800      	cmp	r0, #0
 801ca40:	d04a      	beq.n	801cad8 <_dtoa_r+0x218>
 801ca42:	3f01      	subs	r7, #1
 801ca44:	2300      	movs	r3, #0
 801ca46:	930f      	str	r3, [sp, #60]	@ 0x3c
 801ca48:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801ca4a:	1b9b      	subs	r3, r3, r6
 801ca4c:	1e5a      	subs	r2, r3, #1
 801ca4e:	bf45      	ittet	mi
 801ca50:	f1c3 0301 	rsbmi	r3, r3, #1
 801ca54:	9304      	strmi	r3, [sp, #16]
 801ca56:	2300      	movpl	r3, #0
 801ca58:	2300      	movmi	r3, #0
 801ca5a:	9209      	str	r2, [sp, #36]	@ 0x24
 801ca5c:	bf54      	ite	pl
 801ca5e:	9304      	strpl	r3, [sp, #16]
 801ca60:	9309      	strmi	r3, [sp, #36]	@ 0x24
 801ca62:	2f00      	cmp	r7, #0
 801ca64:	db3a      	blt.n	801cadc <_dtoa_r+0x21c>
 801ca66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ca68:	970e      	str	r7, [sp, #56]	@ 0x38
 801ca6a:	443b      	add	r3, r7
 801ca6c:	9309      	str	r3, [sp, #36]	@ 0x24
 801ca6e:	2300      	movs	r3, #0
 801ca70:	930a      	str	r3, [sp, #40]	@ 0x28
 801ca72:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801ca74:	2b09      	cmp	r3, #9
 801ca76:	d864      	bhi.n	801cb42 <_dtoa_r+0x282>
 801ca78:	2b05      	cmp	r3, #5
 801ca7a:	bfc4      	itt	gt
 801ca7c:	3b04      	subgt	r3, #4
 801ca7e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 801ca80:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801ca82:	f1a3 0302 	sub.w	r3, r3, #2
 801ca86:	bfcc      	ite	gt
 801ca88:	2400      	movgt	r4, #0
 801ca8a:	2401      	movle	r4, #1
 801ca8c:	2b03      	cmp	r3, #3
 801ca8e:	d864      	bhi.n	801cb5a <_dtoa_r+0x29a>
 801ca90:	e8df f003 	tbb	[pc, r3]
 801ca94:	2c385553 	.word	0x2c385553
 801ca98:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801ca9c:	441e      	add	r6, r3
 801ca9e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801caa2:	2b20      	cmp	r3, #32
 801caa4:	bfc1      	itttt	gt
 801caa6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801caaa:	fa08 f803 	lslgt.w	r8, r8, r3
 801caae:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 801cab2:	fa24 f303 	lsrgt.w	r3, r4, r3
 801cab6:	bfd6      	itet	le
 801cab8:	f1c3 0320 	rsble	r3, r3, #32
 801cabc:	ea48 0003 	orrgt.w	r0, r8, r3
 801cac0:	fa04 f003 	lslle.w	r0, r4, r3
 801cac4:	f7e3 fcf6 	bl	80004b4 <__aeabi_ui2d>
 801cac8:	2201      	movs	r2, #1
 801caca:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801cace:	3e01      	subs	r6, #1
 801cad0:	9212      	str	r2, [sp, #72]	@ 0x48
 801cad2:	e775      	b.n	801c9c0 <_dtoa_r+0x100>
 801cad4:	2301      	movs	r3, #1
 801cad6:	e7b6      	b.n	801ca46 <_dtoa_r+0x186>
 801cad8:	900f      	str	r0, [sp, #60]	@ 0x3c
 801cada:	e7b5      	b.n	801ca48 <_dtoa_r+0x188>
 801cadc:	9b04      	ldr	r3, [sp, #16]
 801cade:	1bdb      	subs	r3, r3, r7
 801cae0:	9304      	str	r3, [sp, #16]
 801cae2:	427b      	negs	r3, r7
 801cae4:	930a      	str	r3, [sp, #40]	@ 0x28
 801cae6:	2300      	movs	r3, #0
 801cae8:	930e      	str	r3, [sp, #56]	@ 0x38
 801caea:	e7c2      	b.n	801ca72 <_dtoa_r+0x1b2>
 801caec:	2301      	movs	r3, #1
 801caee:	930b      	str	r3, [sp, #44]	@ 0x2c
 801caf0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801caf2:	eb07 0b03 	add.w	fp, r7, r3
 801caf6:	f10b 0301 	add.w	r3, fp, #1
 801cafa:	2b01      	cmp	r3, #1
 801cafc:	9308      	str	r3, [sp, #32]
 801cafe:	bfb8      	it	lt
 801cb00:	2301      	movlt	r3, #1
 801cb02:	e006      	b.n	801cb12 <_dtoa_r+0x252>
 801cb04:	2301      	movs	r3, #1
 801cb06:	930b      	str	r3, [sp, #44]	@ 0x2c
 801cb08:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801cb0a:	2b00      	cmp	r3, #0
 801cb0c:	dd28      	ble.n	801cb60 <_dtoa_r+0x2a0>
 801cb0e:	469b      	mov	fp, r3
 801cb10:	9308      	str	r3, [sp, #32]
 801cb12:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801cb16:	2100      	movs	r1, #0
 801cb18:	2204      	movs	r2, #4
 801cb1a:	f102 0514 	add.w	r5, r2, #20
 801cb1e:	429d      	cmp	r5, r3
 801cb20:	d926      	bls.n	801cb70 <_dtoa_r+0x2b0>
 801cb22:	6041      	str	r1, [r0, #4]
 801cb24:	4648      	mov	r0, r9
 801cb26:	f000 fd9b 	bl	801d660 <_Balloc>
 801cb2a:	4682      	mov	sl, r0
 801cb2c:	2800      	cmp	r0, #0
 801cb2e:	d141      	bne.n	801cbb4 <_dtoa_r+0x2f4>
 801cb30:	4b1f      	ldr	r3, [pc, #124]	@ (801cbb0 <_dtoa_r+0x2f0>)
 801cb32:	4602      	mov	r2, r0
 801cb34:	f240 11af 	movw	r1, #431	@ 0x1af
 801cb38:	e6d6      	b.n	801c8e8 <_dtoa_r+0x28>
 801cb3a:	2300      	movs	r3, #0
 801cb3c:	e7e3      	b.n	801cb06 <_dtoa_r+0x246>
 801cb3e:	2300      	movs	r3, #0
 801cb40:	e7d5      	b.n	801caee <_dtoa_r+0x22e>
 801cb42:	2401      	movs	r4, #1
 801cb44:	2300      	movs	r3, #0
 801cb46:	9320      	str	r3, [sp, #128]	@ 0x80
 801cb48:	940b      	str	r4, [sp, #44]	@ 0x2c
 801cb4a:	f04f 3bff 	mov.w	fp, #4294967295
 801cb4e:	2200      	movs	r2, #0
 801cb50:	f8cd b020 	str.w	fp, [sp, #32]
 801cb54:	2312      	movs	r3, #18
 801cb56:	9221      	str	r2, [sp, #132]	@ 0x84
 801cb58:	e7db      	b.n	801cb12 <_dtoa_r+0x252>
 801cb5a:	2301      	movs	r3, #1
 801cb5c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801cb5e:	e7f4      	b.n	801cb4a <_dtoa_r+0x28a>
 801cb60:	f04f 0b01 	mov.w	fp, #1
 801cb64:	f8cd b020 	str.w	fp, [sp, #32]
 801cb68:	465b      	mov	r3, fp
 801cb6a:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 801cb6e:	e7d0      	b.n	801cb12 <_dtoa_r+0x252>
 801cb70:	3101      	adds	r1, #1
 801cb72:	0052      	lsls	r2, r2, #1
 801cb74:	e7d1      	b.n	801cb1a <_dtoa_r+0x25a>
 801cb76:	bf00      	nop
 801cb78:	636f4361 	.word	0x636f4361
 801cb7c:	3fd287a7 	.word	0x3fd287a7
 801cb80:	8b60c8b3 	.word	0x8b60c8b3
 801cb84:	3fc68a28 	.word	0x3fc68a28
 801cb88:	509f79fb 	.word	0x509f79fb
 801cb8c:	3fd34413 	.word	0x3fd34413
 801cb90:	0801f6a5 	.word	0x0801f6a5
 801cb94:	0801f6bc 	.word	0x0801f6bc
 801cb98:	7ff00000 	.word	0x7ff00000
 801cb9c:	0801f6a1 	.word	0x0801f6a1
 801cba0:	0801f675 	.word	0x0801f675
 801cba4:	0801f674 	.word	0x0801f674
 801cba8:	3ff80000 	.word	0x3ff80000
 801cbac:	0801f810 	.word	0x0801f810
 801cbb0:	0801f714 	.word	0x0801f714
 801cbb4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801cbb8:	6018      	str	r0, [r3, #0]
 801cbba:	9b08      	ldr	r3, [sp, #32]
 801cbbc:	2b0e      	cmp	r3, #14
 801cbbe:	f200 80a1 	bhi.w	801cd04 <_dtoa_r+0x444>
 801cbc2:	2c00      	cmp	r4, #0
 801cbc4:	f000 809e 	beq.w	801cd04 <_dtoa_r+0x444>
 801cbc8:	2f00      	cmp	r7, #0
 801cbca:	dd33      	ble.n	801cc34 <_dtoa_r+0x374>
 801cbcc:	4b9c      	ldr	r3, [pc, #624]	@ (801ce40 <_dtoa_r+0x580>)
 801cbce:	f007 020f 	and.w	r2, r7, #15
 801cbd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801cbd6:	e9d3 3400 	ldrd	r3, r4, [r3]
 801cbda:	05f8      	lsls	r0, r7, #23
 801cbdc:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 801cbe0:	ea4f 1427 	mov.w	r4, r7, asr #4
 801cbe4:	d516      	bpl.n	801cc14 <_dtoa_r+0x354>
 801cbe6:	4b97      	ldr	r3, [pc, #604]	@ (801ce44 <_dtoa_r+0x584>)
 801cbe8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801cbec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801cbf0:	f7e3 fe04 	bl	80007fc <__aeabi_ddiv>
 801cbf4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801cbf8:	f004 040f 	and.w	r4, r4, #15
 801cbfc:	2603      	movs	r6, #3
 801cbfe:	4d91      	ldr	r5, [pc, #580]	@ (801ce44 <_dtoa_r+0x584>)
 801cc00:	b954      	cbnz	r4, 801cc18 <_dtoa_r+0x358>
 801cc02:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801cc06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801cc0a:	f7e3 fdf7 	bl	80007fc <__aeabi_ddiv>
 801cc0e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801cc12:	e028      	b.n	801cc66 <_dtoa_r+0x3a6>
 801cc14:	2602      	movs	r6, #2
 801cc16:	e7f2      	b.n	801cbfe <_dtoa_r+0x33e>
 801cc18:	07e1      	lsls	r1, r4, #31
 801cc1a:	d508      	bpl.n	801cc2e <_dtoa_r+0x36e>
 801cc1c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801cc20:	e9d5 2300 	ldrd	r2, r3, [r5]
 801cc24:	f7e3 fcc0 	bl	80005a8 <__aeabi_dmul>
 801cc28:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801cc2c:	3601      	adds	r6, #1
 801cc2e:	1064      	asrs	r4, r4, #1
 801cc30:	3508      	adds	r5, #8
 801cc32:	e7e5      	b.n	801cc00 <_dtoa_r+0x340>
 801cc34:	f000 80af 	beq.w	801cd96 <_dtoa_r+0x4d6>
 801cc38:	427c      	negs	r4, r7
 801cc3a:	4b81      	ldr	r3, [pc, #516]	@ (801ce40 <_dtoa_r+0x580>)
 801cc3c:	4d81      	ldr	r5, [pc, #516]	@ (801ce44 <_dtoa_r+0x584>)
 801cc3e:	f004 020f 	and.w	r2, r4, #15
 801cc42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801cc46:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cc4a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801cc4e:	f7e3 fcab 	bl	80005a8 <__aeabi_dmul>
 801cc52:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801cc56:	1124      	asrs	r4, r4, #4
 801cc58:	2300      	movs	r3, #0
 801cc5a:	2602      	movs	r6, #2
 801cc5c:	2c00      	cmp	r4, #0
 801cc5e:	f040 808f 	bne.w	801cd80 <_dtoa_r+0x4c0>
 801cc62:	2b00      	cmp	r3, #0
 801cc64:	d1d3      	bne.n	801cc0e <_dtoa_r+0x34e>
 801cc66:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801cc68:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 801cc6c:	2b00      	cmp	r3, #0
 801cc6e:	f000 8094 	beq.w	801cd9a <_dtoa_r+0x4da>
 801cc72:	4b75      	ldr	r3, [pc, #468]	@ (801ce48 <_dtoa_r+0x588>)
 801cc74:	2200      	movs	r2, #0
 801cc76:	4620      	mov	r0, r4
 801cc78:	4629      	mov	r1, r5
 801cc7a:	f7e3 ff07 	bl	8000a8c <__aeabi_dcmplt>
 801cc7e:	2800      	cmp	r0, #0
 801cc80:	f000 808b 	beq.w	801cd9a <_dtoa_r+0x4da>
 801cc84:	9b08      	ldr	r3, [sp, #32]
 801cc86:	2b00      	cmp	r3, #0
 801cc88:	f000 8087 	beq.w	801cd9a <_dtoa_r+0x4da>
 801cc8c:	f1bb 0f00 	cmp.w	fp, #0
 801cc90:	dd34      	ble.n	801ccfc <_dtoa_r+0x43c>
 801cc92:	4620      	mov	r0, r4
 801cc94:	4b6d      	ldr	r3, [pc, #436]	@ (801ce4c <_dtoa_r+0x58c>)
 801cc96:	2200      	movs	r2, #0
 801cc98:	4629      	mov	r1, r5
 801cc9a:	f7e3 fc85 	bl	80005a8 <__aeabi_dmul>
 801cc9e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801cca2:	f107 38ff 	add.w	r8, r7, #4294967295
 801cca6:	3601      	adds	r6, #1
 801cca8:	465c      	mov	r4, fp
 801ccaa:	4630      	mov	r0, r6
 801ccac:	f7e3 fc12 	bl	80004d4 <__aeabi_i2d>
 801ccb0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801ccb4:	f7e3 fc78 	bl	80005a8 <__aeabi_dmul>
 801ccb8:	4b65      	ldr	r3, [pc, #404]	@ (801ce50 <_dtoa_r+0x590>)
 801ccba:	2200      	movs	r2, #0
 801ccbc:	f7e3 fabe 	bl	800023c <__adddf3>
 801ccc0:	4605      	mov	r5, r0
 801ccc2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801ccc6:	2c00      	cmp	r4, #0
 801ccc8:	d16a      	bne.n	801cda0 <_dtoa_r+0x4e0>
 801ccca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801ccce:	4b61      	ldr	r3, [pc, #388]	@ (801ce54 <_dtoa_r+0x594>)
 801ccd0:	2200      	movs	r2, #0
 801ccd2:	f7e3 fab1 	bl	8000238 <__aeabi_dsub>
 801ccd6:	4602      	mov	r2, r0
 801ccd8:	460b      	mov	r3, r1
 801ccda:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801ccde:	462a      	mov	r2, r5
 801cce0:	4633      	mov	r3, r6
 801cce2:	f7e3 fef1 	bl	8000ac8 <__aeabi_dcmpgt>
 801cce6:	2800      	cmp	r0, #0
 801cce8:	f040 8298 	bne.w	801d21c <_dtoa_r+0x95c>
 801ccec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801ccf0:	462a      	mov	r2, r5
 801ccf2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801ccf6:	f7e3 fec9 	bl	8000a8c <__aeabi_dcmplt>
 801ccfa:	bb38      	cbnz	r0, 801cd4c <_dtoa_r+0x48c>
 801ccfc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 801cd00:	e9cd 3406 	strd	r3, r4, [sp, #24]
 801cd04:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801cd06:	2b00      	cmp	r3, #0
 801cd08:	f2c0 8157 	blt.w	801cfba <_dtoa_r+0x6fa>
 801cd0c:	2f0e      	cmp	r7, #14
 801cd0e:	f300 8154 	bgt.w	801cfba <_dtoa_r+0x6fa>
 801cd12:	4b4b      	ldr	r3, [pc, #300]	@ (801ce40 <_dtoa_r+0x580>)
 801cd14:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801cd18:	e9d3 3400 	ldrd	r3, r4, [r3]
 801cd1c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801cd20:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801cd22:	2b00      	cmp	r3, #0
 801cd24:	f280 80e5 	bge.w	801cef2 <_dtoa_r+0x632>
 801cd28:	9b08      	ldr	r3, [sp, #32]
 801cd2a:	2b00      	cmp	r3, #0
 801cd2c:	f300 80e1 	bgt.w	801cef2 <_dtoa_r+0x632>
 801cd30:	d10c      	bne.n	801cd4c <_dtoa_r+0x48c>
 801cd32:	4b48      	ldr	r3, [pc, #288]	@ (801ce54 <_dtoa_r+0x594>)
 801cd34:	2200      	movs	r2, #0
 801cd36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801cd3a:	f7e3 fc35 	bl	80005a8 <__aeabi_dmul>
 801cd3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801cd42:	f7e3 feb7 	bl	8000ab4 <__aeabi_dcmpge>
 801cd46:	2800      	cmp	r0, #0
 801cd48:	f000 8266 	beq.w	801d218 <_dtoa_r+0x958>
 801cd4c:	2400      	movs	r4, #0
 801cd4e:	4625      	mov	r5, r4
 801cd50:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801cd52:	4656      	mov	r6, sl
 801cd54:	ea6f 0803 	mvn.w	r8, r3
 801cd58:	2700      	movs	r7, #0
 801cd5a:	4621      	mov	r1, r4
 801cd5c:	4648      	mov	r0, r9
 801cd5e:	f000 fcbf 	bl	801d6e0 <_Bfree>
 801cd62:	2d00      	cmp	r5, #0
 801cd64:	f000 80bd 	beq.w	801cee2 <_dtoa_r+0x622>
 801cd68:	b12f      	cbz	r7, 801cd76 <_dtoa_r+0x4b6>
 801cd6a:	42af      	cmp	r7, r5
 801cd6c:	d003      	beq.n	801cd76 <_dtoa_r+0x4b6>
 801cd6e:	4639      	mov	r1, r7
 801cd70:	4648      	mov	r0, r9
 801cd72:	f000 fcb5 	bl	801d6e0 <_Bfree>
 801cd76:	4629      	mov	r1, r5
 801cd78:	4648      	mov	r0, r9
 801cd7a:	f000 fcb1 	bl	801d6e0 <_Bfree>
 801cd7e:	e0b0      	b.n	801cee2 <_dtoa_r+0x622>
 801cd80:	07e2      	lsls	r2, r4, #31
 801cd82:	d505      	bpl.n	801cd90 <_dtoa_r+0x4d0>
 801cd84:	e9d5 2300 	ldrd	r2, r3, [r5]
 801cd88:	f7e3 fc0e 	bl	80005a8 <__aeabi_dmul>
 801cd8c:	3601      	adds	r6, #1
 801cd8e:	2301      	movs	r3, #1
 801cd90:	1064      	asrs	r4, r4, #1
 801cd92:	3508      	adds	r5, #8
 801cd94:	e762      	b.n	801cc5c <_dtoa_r+0x39c>
 801cd96:	2602      	movs	r6, #2
 801cd98:	e765      	b.n	801cc66 <_dtoa_r+0x3a6>
 801cd9a:	9c08      	ldr	r4, [sp, #32]
 801cd9c:	46b8      	mov	r8, r7
 801cd9e:	e784      	b.n	801ccaa <_dtoa_r+0x3ea>
 801cda0:	4b27      	ldr	r3, [pc, #156]	@ (801ce40 <_dtoa_r+0x580>)
 801cda2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801cda4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801cda8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801cdac:	4454      	add	r4, sl
 801cdae:	2900      	cmp	r1, #0
 801cdb0:	d054      	beq.n	801ce5c <_dtoa_r+0x59c>
 801cdb2:	4929      	ldr	r1, [pc, #164]	@ (801ce58 <_dtoa_r+0x598>)
 801cdb4:	2000      	movs	r0, #0
 801cdb6:	f7e3 fd21 	bl	80007fc <__aeabi_ddiv>
 801cdba:	4633      	mov	r3, r6
 801cdbc:	462a      	mov	r2, r5
 801cdbe:	f7e3 fa3b 	bl	8000238 <__aeabi_dsub>
 801cdc2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801cdc6:	4656      	mov	r6, sl
 801cdc8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801cdcc:	f7e3 fe9c 	bl	8000b08 <__aeabi_d2iz>
 801cdd0:	4605      	mov	r5, r0
 801cdd2:	f7e3 fb7f 	bl	80004d4 <__aeabi_i2d>
 801cdd6:	4602      	mov	r2, r0
 801cdd8:	460b      	mov	r3, r1
 801cdda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801cdde:	f7e3 fa2b 	bl	8000238 <__aeabi_dsub>
 801cde2:	3530      	adds	r5, #48	@ 0x30
 801cde4:	4602      	mov	r2, r0
 801cde6:	460b      	mov	r3, r1
 801cde8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801cdec:	f806 5b01 	strb.w	r5, [r6], #1
 801cdf0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801cdf4:	f7e3 fe4a 	bl	8000a8c <__aeabi_dcmplt>
 801cdf8:	2800      	cmp	r0, #0
 801cdfa:	d172      	bne.n	801cee2 <_dtoa_r+0x622>
 801cdfc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801ce00:	4911      	ldr	r1, [pc, #68]	@ (801ce48 <_dtoa_r+0x588>)
 801ce02:	2000      	movs	r0, #0
 801ce04:	f7e3 fa18 	bl	8000238 <__aeabi_dsub>
 801ce08:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801ce0c:	f7e3 fe3e 	bl	8000a8c <__aeabi_dcmplt>
 801ce10:	2800      	cmp	r0, #0
 801ce12:	f040 80b4 	bne.w	801cf7e <_dtoa_r+0x6be>
 801ce16:	42a6      	cmp	r6, r4
 801ce18:	f43f af70 	beq.w	801ccfc <_dtoa_r+0x43c>
 801ce1c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801ce20:	4b0a      	ldr	r3, [pc, #40]	@ (801ce4c <_dtoa_r+0x58c>)
 801ce22:	2200      	movs	r2, #0
 801ce24:	f7e3 fbc0 	bl	80005a8 <__aeabi_dmul>
 801ce28:	4b08      	ldr	r3, [pc, #32]	@ (801ce4c <_dtoa_r+0x58c>)
 801ce2a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801ce2e:	2200      	movs	r2, #0
 801ce30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801ce34:	f7e3 fbb8 	bl	80005a8 <__aeabi_dmul>
 801ce38:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801ce3c:	e7c4      	b.n	801cdc8 <_dtoa_r+0x508>
 801ce3e:	bf00      	nop
 801ce40:	0801f810 	.word	0x0801f810
 801ce44:	0801f7e8 	.word	0x0801f7e8
 801ce48:	3ff00000 	.word	0x3ff00000
 801ce4c:	40240000 	.word	0x40240000
 801ce50:	401c0000 	.word	0x401c0000
 801ce54:	40140000 	.word	0x40140000
 801ce58:	3fe00000 	.word	0x3fe00000
 801ce5c:	4631      	mov	r1, r6
 801ce5e:	4628      	mov	r0, r5
 801ce60:	f7e3 fba2 	bl	80005a8 <__aeabi_dmul>
 801ce64:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801ce68:	9413      	str	r4, [sp, #76]	@ 0x4c
 801ce6a:	4656      	mov	r6, sl
 801ce6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801ce70:	f7e3 fe4a 	bl	8000b08 <__aeabi_d2iz>
 801ce74:	4605      	mov	r5, r0
 801ce76:	f7e3 fb2d 	bl	80004d4 <__aeabi_i2d>
 801ce7a:	4602      	mov	r2, r0
 801ce7c:	460b      	mov	r3, r1
 801ce7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801ce82:	f7e3 f9d9 	bl	8000238 <__aeabi_dsub>
 801ce86:	3530      	adds	r5, #48	@ 0x30
 801ce88:	f806 5b01 	strb.w	r5, [r6], #1
 801ce8c:	4602      	mov	r2, r0
 801ce8e:	460b      	mov	r3, r1
 801ce90:	42a6      	cmp	r6, r4
 801ce92:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801ce96:	f04f 0200 	mov.w	r2, #0
 801ce9a:	d124      	bne.n	801cee6 <_dtoa_r+0x626>
 801ce9c:	4baf      	ldr	r3, [pc, #700]	@ (801d15c <_dtoa_r+0x89c>)
 801ce9e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801cea2:	f7e3 f9cb 	bl	800023c <__adddf3>
 801cea6:	4602      	mov	r2, r0
 801cea8:	460b      	mov	r3, r1
 801ceaa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801ceae:	f7e3 fe0b 	bl	8000ac8 <__aeabi_dcmpgt>
 801ceb2:	2800      	cmp	r0, #0
 801ceb4:	d163      	bne.n	801cf7e <_dtoa_r+0x6be>
 801ceb6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801ceba:	49a8      	ldr	r1, [pc, #672]	@ (801d15c <_dtoa_r+0x89c>)
 801cebc:	2000      	movs	r0, #0
 801cebe:	f7e3 f9bb 	bl	8000238 <__aeabi_dsub>
 801cec2:	4602      	mov	r2, r0
 801cec4:	460b      	mov	r3, r1
 801cec6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801ceca:	f7e3 fddf 	bl	8000a8c <__aeabi_dcmplt>
 801cece:	2800      	cmp	r0, #0
 801ced0:	f43f af14 	beq.w	801ccfc <_dtoa_r+0x43c>
 801ced4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801ced6:	1e73      	subs	r3, r6, #1
 801ced8:	9313      	str	r3, [sp, #76]	@ 0x4c
 801ceda:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801cede:	2b30      	cmp	r3, #48	@ 0x30
 801cee0:	d0f8      	beq.n	801ced4 <_dtoa_r+0x614>
 801cee2:	4647      	mov	r7, r8
 801cee4:	e03b      	b.n	801cf5e <_dtoa_r+0x69e>
 801cee6:	4b9e      	ldr	r3, [pc, #632]	@ (801d160 <_dtoa_r+0x8a0>)
 801cee8:	f7e3 fb5e 	bl	80005a8 <__aeabi_dmul>
 801ceec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801cef0:	e7bc      	b.n	801ce6c <_dtoa_r+0x5ac>
 801cef2:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 801cef6:	4656      	mov	r6, sl
 801cef8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801cefc:	4620      	mov	r0, r4
 801cefe:	4629      	mov	r1, r5
 801cf00:	f7e3 fc7c 	bl	80007fc <__aeabi_ddiv>
 801cf04:	f7e3 fe00 	bl	8000b08 <__aeabi_d2iz>
 801cf08:	4680      	mov	r8, r0
 801cf0a:	f7e3 fae3 	bl	80004d4 <__aeabi_i2d>
 801cf0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801cf12:	f7e3 fb49 	bl	80005a8 <__aeabi_dmul>
 801cf16:	4602      	mov	r2, r0
 801cf18:	460b      	mov	r3, r1
 801cf1a:	4620      	mov	r0, r4
 801cf1c:	4629      	mov	r1, r5
 801cf1e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801cf22:	f7e3 f989 	bl	8000238 <__aeabi_dsub>
 801cf26:	f806 4b01 	strb.w	r4, [r6], #1
 801cf2a:	9d08      	ldr	r5, [sp, #32]
 801cf2c:	eba6 040a 	sub.w	r4, r6, sl
 801cf30:	42a5      	cmp	r5, r4
 801cf32:	4602      	mov	r2, r0
 801cf34:	460b      	mov	r3, r1
 801cf36:	d133      	bne.n	801cfa0 <_dtoa_r+0x6e0>
 801cf38:	f7e3 f980 	bl	800023c <__adddf3>
 801cf3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801cf40:	4604      	mov	r4, r0
 801cf42:	460d      	mov	r5, r1
 801cf44:	f7e3 fdc0 	bl	8000ac8 <__aeabi_dcmpgt>
 801cf48:	b9c0      	cbnz	r0, 801cf7c <_dtoa_r+0x6bc>
 801cf4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801cf4e:	4620      	mov	r0, r4
 801cf50:	4629      	mov	r1, r5
 801cf52:	f7e3 fd91 	bl	8000a78 <__aeabi_dcmpeq>
 801cf56:	b110      	cbz	r0, 801cf5e <_dtoa_r+0x69e>
 801cf58:	f018 0f01 	tst.w	r8, #1
 801cf5c:	d10e      	bne.n	801cf7c <_dtoa_r+0x6bc>
 801cf5e:	9903      	ldr	r1, [sp, #12]
 801cf60:	4648      	mov	r0, r9
 801cf62:	f000 fbbd 	bl	801d6e0 <_Bfree>
 801cf66:	2300      	movs	r3, #0
 801cf68:	7033      	strb	r3, [r6, #0]
 801cf6a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 801cf6c:	3701      	adds	r7, #1
 801cf6e:	601f      	str	r7, [r3, #0]
 801cf70:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801cf72:	2b00      	cmp	r3, #0
 801cf74:	f000 824b 	beq.w	801d40e <_dtoa_r+0xb4e>
 801cf78:	601e      	str	r6, [r3, #0]
 801cf7a:	e248      	b.n	801d40e <_dtoa_r+0xb4e>
 801cf7c:	46b8      	mov	r8, r7
 801cf7e:	4633      	mov	r3, r6
 801cf80:	461e      	mov	r6, r3
 801cf82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801cf86:	2a39      	cmp	r2, #57	@ 0x39
 801cf88:	d106      	bne.n	801cf98 <_dtoa_r+0x6d8>
 801cf8a:	459a      	cmp	sl, r3
 801cf8c:	d1f8      	bne.n	801cf80 <_dtoa_r+0x6c0>
 801cf8e:	2230      	movs	r2, #48	@ 0x30
 801cf90:	f108 0801 	add.w	r8, r8, #1
 801cf94:	f88a 2000 	strb.w	r2, [sl]
 801cf98:	781a      	ldrb	r2, [r3, #0]
 801cf9a:	3201      	adds	r2, #1
 801cf9c:	701a      	strb	r2, [r3, #0]
 801cf9e:	e7a0      	b.n	801cee2 <_dtoa_r+0x622>
 801cfa0:	4b6f      	ldr	r3, [pc, #444]	@ (801d160 <_dtoa_r+0x8a0>)
 801cfa2:	2200      	movs	r2, #0
 801cfa4:	f7e3 fb00 	bl	80005a8 <__aeabi_dmul>
 801cfa8:	2200      	movs	r2, #0
 801cfaa:	2300      	movs	r3, #0
 801cfac:	4604      	mov	r4, r0
 801cfae:	460d      	mov	r5, r1
 801cfb0:	f7e3 fd62 	bl	8000a78 <__aeabi_dcmpeq>
 801cfb4:	2800      	cmp	r0, #0
 801cfb6:	d09f      	beq.n	801cef8 <_dtoa_r+0x638>
 801cfb8:	e7d1      	b.n	801cf5e <_dtoa_r+0x69e>
 801cfba:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801cfbc:	2a00      	cmp	r2, #0
 801cfbe:	f000 80ea 	beq.w	801d196 <_dtoa_r+0x8d6>
 801cfc2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801cfc4:	2a01      	cmp	r2, #1
 801cfc6:	f300 80cd 	bgt.w	801d164 <_dtoa_r+0x8a4>
 801cfca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801cfcc:	2a00      	cmp	r2, #0
 801cfce:	f000 80c1 	beq.w	801d154 <_dtoa_r+0x894>
 801cfd2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801cfd6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801cfd8:	9e04      	ldr	r6, [sp, #16]
 801cfda:	9a04      	ldr	r2, [sp, #16]
 801cfdc:	441a      	add	r2, r3
 801cfde:	9204      	str	r2, [sp, #16]
 801cfe0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801cfe2:	2101      	movs	r1, #1
 801cfe4:	441a      	add	r2, r3
 801cfe6:	4648      	mov	r0, r9
 801cfe8:	9209      	str	r2, [sp, #36]	@ 0x24
 801cfea:	f000 fc2d 	bl	801d848 <__i2b>
 801cfee:	4605      	mov	r5, r0
 801cff0:	b166      	cbz	r6, 801d00c <_dtoa_r+0x74c>
 801cff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cff4:	2b00      	cmp	r3, #0
 801cff6:	dd09      	ble.n	801d00c <_dtoa_r+0x74c>
 801cff8:	42b3      	cmp	r3, r6
 801cffa:	9a04      	ldr	r2, [sp, #16]
 801cffc:	bfa8      	it	ge
 801cffe:	4633      	movge	r3, r6
 801d000:	1ad2      	subs	r2, r2, r3
 801d002:	9204      	str	r2, [sp, #16]
 801d004:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d006:	1af6      	subs	r6, r6, r3
 801d008:	1ad3      	subs	r3, r2, r3
 801d00a:	9309      	str	r3, [sp, #36]	@ 0x24
 801d00c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801d00e:	b30b      	cbz	r3, 801d054 <_dtoa_r+0x794>
 801d010:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d012:	2b00      	cmp	r3, #0
 801d014:	f000 80c6 	beq.w	801d1a4 <_dtoa_r+0x8e4>
 801d018:	2c00      	cmp	r4, #0
 801d01a:	f000 80c0 	beq.w	801d19e <_dtoa_r+0x8de>
 801d01e:	4629      	mov	r1, r5
 801d020:	4622      	mov	r2, r4
 801d022:	4648      	mov	r0, r9
 801d024:	f000 fcc8 	bl	801d9b8 <__pow5mult>
 801d028:	9a03      	ldr	r2, [sp, #12]
 801d02a:	4601      	mov	r1, r0
 801d02c:	4605      	mov	r5, r0
 801d02e:	4648      	mov	r0, r9
 801d030:	f000 fc20 	bl	801d874 <__multiply>
 801d034:	9903      	ldr	r1, [sp, #12]
 801d036:	4680      	mov	r8, r0
 801d038:	4648      	mov	r0, r9
 801d03a:	f000 fb51 	bl	801d6e0 <_Bfree>
 801d03e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801d040:	1b1b      	subs	r3, r3, r4
 801d042:	930a      	str	r3, [sp, #40]	@ 0x28
 801d044:	f000 80b1 	beq.w	801d1aa <_dtoa_r+0x8ea>
 801d048:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801d04a:	4641      	mov	r1, r8
 801d04c:	4648      	mov	r0, r9
 801d04e:	f000 fcb3 	bl	801d9b8 <__pow5mult>
 801d052:	9003      	str	r0, [sp, #12]
 801d054:	2101      	movs	r1, #1
 801d056:	4648      	mov	r0, r9
 801d058:	f000 fbf6 	bl	801d848 <__i2b>
 801d05c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d05e:	4604      	mov	r4, r0
 801d060:	2b00      	cmp	r3, #0
 801d062:	f000 81d8 	beq.w	801d416 <_dtoa_r+0xb56>
 801d066:	461a      	mov	r2, r3
 801d068:	4601      	mov	r1, r0
 801d06a:	4648      	mov	r0, r9
 801d06c:	f000 fca4 	bl	801d9b8 <__pow5mult>
 801d070:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801d072:	2b01      	cmp	r3, #1
 801d074:	4604      	mov	r4, r0
 801d076:	f300 809f 	bgt.w	801d1b8 <_dtoa_r+0x8f8>
 801d07a:	9b06      	ldr	r3, [sp, #24]
 801d07c:	2b00      	cmp	r3, #0
 801d07e:	f040 8097 	bne.w	801d1b0 <_dtoa_r+0x8f0>
 801d082:	9b07      	ldr	r3, [sp, #28]
 801d084:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801d088:	2b00      	cmp	r3, #0
 801d08a:	f040 8093 	bne.w	801d1b4 <_dtoa_r+0x8f4>
 801d08e:	9b07      	ldr	r3, [sp, #28]
 801d090:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801d094:	0d1b      	lsrs	r3, r3, #20
 801d096:	051b      	lsls	r3, r3, #20
 801d098:	b133      	cbz	r3, 801d0a8 <_dtoa_r+0x7e8>
 801d09a:	9b04      	ldr	r3, [sp, #16]
 801d09c:	3301      	adds	r3, #1
 801d09e:	9304      	str	r3, [sp, #16]
 801d0a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d0a2:	3301      	adds	r3, #1
 801d0a4:	9309      	str	r3, [sp, #36]	@ 0x24
 801d0a6:	2301      	movs	r3, #1
 801d0a8:	930a      	str	r3, [sp, #40]	@ 0x28
 801d0aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d0ac:	2b00      	cmp	r3, #0
 801d0ae:	f000 81b8 	beq.w	801d422 <_dtoa_r+0xb62>
 801d0b2:	6923      	ldr	r3, [r4, #16]
 801d0b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801d0b8:	6918      	ldr	r0, [r3, #16]
 801d0ba:	f000 fb79 	bl	801d7b0 <__hi0bits>
 801d0be:	f1c0 0020 	rsb	r0, r0, #32
 801d0c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d0c4:	4418      	add	r0, r3
 801d0c6:	f010 001f 	ands.w	r0, r0, #31
 801d0ca:	f000 8082 	beq.w	801d1d2 <_dtoa_r+0x912>
 801d0ce:	f1c0 0320 	rsb	r3, r0, #32
 801d0d2:	2b04      	cmp	r3, #4
 801d0d4:	dd73      	ble.n	801d1be <_dtoa_r+0x8fe>
 801d0d6:	9b04      	ldr	r3, [sp, #16]
 801d0d8:	f1c0 001c 	rsb	r0, r0, #28
 801d0dc:	4403      	add	r3, r0
 801d0de:	9304      	str	r3, [sp, #16]
 801d0e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d0e2:	4403      	add	r3, r0
 801d0e4:	4406      	add	r6, r0
 801d0e6:	9309      	str	r3, [sp, #36]	@ 0x24
 801d0e8:	9b04      	ldr	r3, [sp, #16]
 801d0ea:	2b00      	cmp	r3, #0
 801d0ec:	dd05      	ble.n	801d0fa <_dtoa_r+0x83a>
 801d0ee:	9903      	ldr	r1, [sp, #12]
 801d0f0:	461a      	mov	r2, r3
 801d0f2:	4648      	mov	r0, r9
 801d0f4:	f000 fcba 	bl	801da6c <__lshift>
 801d0f8:	9003      	str	r0, [sp, #12]
 801d0fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d0fc:	2b00      	cmp	r3, #0
 801d0fe:	dd05      	ble.n	801d10c <_dtoa_r+0x84c>
 801d100:	4621      	mov	r1, r4
 801d102:	461a      	mov	r2, r3
 801d104:	4648      	mov	r0, r9
 801d106:	f000 fcb1 	bl	801da6c <__lshift>
 801d10a:	4604      	mov	r4, r0
 801d10c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801d10e:	2b00      	cmp	r3, #0
 801d110:	d061      	beq.n	801d1d6 <_dtoa_r+0x916>
 801d112:	9803      	ldr	r0, [sp, #12]
 801d114:	4621      	mov	r1, r4
 801d116:	f000 fd15 	bl	801db44 <__mcmp>
 801d11a:	2800      	cmp	r0, #0
 801d11c:	da5b      	bge.n	801d1d6 <_dtoa_r+0x916>
 801d11e:	2300      	movs	r3, #0
 801d120:	9903      	ldr	r1, [sp, #12]
 801d122:	220a      	movs	r2, #10
 801d124:	4648      	mov	r0, r9
 801d126:	f000 fafd 	bl	801d724 <__multadd>
 801d12a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d12c:	9003      	str	r0, [sp, #12]
 801d12e:	f107 38ff 	add.w	r8, r7, #4294967295
 801d132:	2b00      	cmp	r3, #0
 801d134:	f000 8177 	beq.w	801d426 <_dtoa_r+0xb66>
 801d138:	4629      	mov	r1, r5
 801d13a:	2300      	movs	r3, #0
 801d13c:	220a      	movs	r2, #10
 801d13e:	4648      	mov	r0, r9
 801d140:	f000 faf0 	bl	801d724 <__multadd>
 801d144:	f1bb 0f00 	cmp.w	fp, #0
 801d148:	4605      	mov	r5, r0
 801d14a:	dc6f      	bgt.n	801d22c <_dtoa_r+0x96c>
 801d14c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801d14e:	2b02      	cmp	r3, #2
 801d150:	dc49      	bgt.n	801d1e6 <_dtoa_r+0x926>
 801d152:	e06b      	b.n	801d22c <_dtoa_r+0x96c>
 801d154:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801d156:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801d15a:	e73c      	b.n	801cfd6 <_dtoa_r+0x716>
 801d15c:	3fe00000 	.word	0x3fe00000
 801d160:	40240000 	.word	0x40240000
 801d164:	9b08      	ldr	r3, [sp, #32]
 801d166:	1e5c      	subs	r4, r3, #1
 801d168:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801d16a:	42a3      	cmp	r3, r4
 801d16c:	db09      	blt.n	801d182 <_dtoa_r+0x8c2>
 801d16e:	1b1c      	subs	r4, r3, r4
 801d170:	9b08      	ldr	r3, [sp, #32]
 801d172:	2b00      	cmp	r3, #0
 801d174:	f6bf af30 	bge.w	801cfd8 <_dtoa_r+0x718>
 801d178:	9b04      	ldr	r3, [sp, #16]
 801d17a:	9a08      	ldr	r2, [sp, #32]
 801d17c:	1a9e      	subs	r6, r3, r2
 801d17e:	2300      	movs	r3, #0
 801d180:	e72b      	b.n	801cfda <_dtoa_r+0x71a>
 801d182:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801d184:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801d186:	940a      	str	r4, [sp, #40]	@ 0x28
 801d188:	1ae3      	subs	r3, r4, r3
 801d18a:	441a      	add	r2, r3
 801d18c:	9e04      	ldr	r6, [sp, #16]
 801d18e:	9b08      	ldr	r3, [sp, #32]
 801d190:	920e      	str	r2, [sp, #56]	@ 0x38
 801d192:	2400      	movs	r4, #0
 801d194:	e721      	b.n	801cfda <_dtoa_r+0x71a>
 801d196:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801d198:	9e04      	ldr	r6, [sp, #16]
 801d19a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 801d19c:	e728      	b.n	801cff0 <_dtoa_r+0x730>
 801d19e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801d1a2:	e751      	b.n	801d048 <_dtoa_r+0x788>
 801d1a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801d1a6:	9903      	ldr	r1, [sp, #12]
 801d1a8:	e750      	b.n	801d04c <_dtoa_r+0x78c>
 801d1aa:	f8cd 800c 	str.w	r8, [sp, #12]
 801d1ae:	e751      	b.n	801d054 <_dtoa_r+0x794>
 801d1b0:	2300      	movs	r3, #0
 801d1b2:	e779      	b.n	801d0a8 <_dtoa_r+0x7e8>
 801d1b4:	9b06      	ldr	r3, [sp, #24]
 801d1b6:	e777      	b.n	801d0a8 <_dtoa_r+0x7e8>
 801d1b8:	2300      	movs	r3, #0
 801d1ba:	930a      	str	r3, [sp, #40]	@ 0x28
 801d1bc:	e779      	b.n	801d0b2 <_dtoa_r+0x7f2>
 801d1be:	d093      	beq.n	801d0e8 <_dtoa_r+0x828>
 801d1c0:	9a04      	ldr	r2, [sp, #16]
 801d1c2:	331c      	adds	r3, #28
 801d1c4:	441a      	add	r2, r3
 801d1c6:	9204      	str	r2, [sp, #16]
 801d1c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d1ca:	441a      	add	r2, r3
 801d1cc:	441e      	add	r6, r3
 801d1ce:	9209      	str	r2, [sp, #36]	@ 0x24
 801d1d0:	e78a      	b.n	801d0e8 <_dtoa_r+0x828>
 801d1d2:	4603      	mov	r3, r0
 801d1d4:	e7f4      	b.n	801d1c0 <_dtoa_r+0x900>
 801d1d6:	9b08      	ldr	r3, [sp, #32]
 801d1d8:	2b00      	cmp	r3, #0
 801d1da:	46b8      	mov	r8, r7
 801d1dc:	dc20      	bgt.n	801d220 <_dtoa_r+0x960>
 801d1de:	469b      	mov	fp, r3
 801d1e0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801d1e2:	2b02      	cmp	r3, #2
 801d1e4:	dd1e      	ble.n	801d224 <_dtoa_r+0x964>
 801d1e6:	f1bb 0f00 	cmp.w	fp, #0
 801d1ea:	f47f adb1 	bne.w	801cd50 <_dtoa_r+0x490>
 801d1ee:	4621      	mov	r1, r4
 801d1f0:	465b      	mov	r3, fp
 801d1f2:	2205      	movs	r2, #5
 801d1f4:	4648      	mov	r0, r9
 801d1f6:	f000 fa95 	bl	801d724 <__multadd>
 801d1fa:	4601      	mov	r1, r0
 801d1fc:	4604      	mov	r4, r0
 801d1fe:	9803      	ldr	r0, [sp, #12]
 801d200:	f000 fca0 	bl	801db44 <__mcmp>
 801d204:	2800      	cmp	r0, #0
 801d206:	f77f ada3 	ble.w	801cd50 <_dtoa_r+0x490>
 801d20a:	4656      	mov	r6, sl
 801d20c:	2331      	movs	r3, #49	@ 0x31
 801d20e:	f806 3b01 	strb.w	r3, [r6], #1
 801d212:	f108 0801 	add.w	r8, r8, #1
 801d216:	e59f      	b.n	801cd58 <_dtoa_r+0x498>
 801d218:	9c08      	ldr	r4, [sp, #32]
 801d21a:	46b8      	mov	r8, r7
 801d21c:	4625      	mov	r5, r4
 801d21e:	e7f4      	b.n	801d20a <_dtoa_r+0x94a>
 801d220:	f8dd b020 	ldr.w	fp, [sp, #32]
 801d224:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d226:	2b00      	cmp	r3, #0
 801d228:	f000 8101 	beq.w	801d42e <_dtoa_r+0xb6e>
 801d22c:	2e00      	cmp	r6, #0
 801d22e:	dd05      	ble.n	801d23c <_dtoa_r+0x97c>
 801d230:	4629      	mov	r1, r5
 801d232:	4632      	mov	r2, r6
 801d234:	4648      	mov	r0, r9
 801d236:	f000 fc19 	bl	801da6c <__lshift>
 801d23a:	4605      	mov	r5, r0
 801d23c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801d23e:	2b00      	cmp	r3, #0
 801d240:	d05c      	beq.n	801d2fc <_dtoa_r+0xa3c>
 801d242:	6869      	ldr	r1, [r5, #4]
 801d244:	4648      	mov	r0, r9
 801d246:	f000 fa0b 	bl	801d660 <_Balloc>
 801d24a:	4606      	mov	r6, r0
 801d24c:	b928      	cbnz	r0, 801d25a <_dtoa_r+0x99a>
 801d24e:	4b82      	ldr	r3, [pc, #520]	@ (801d458 <_dtoa_r+0xb98>)
 801d250:	4602      	mov	r2, r0
 801d252:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801d256:	f7ff bb47 	b.w	801c8e8 <_dtoa_r+0x28>
 801d25a:	692a      	ldr	r2, [r5, #16]
 801d25c:	3202      	adds	r2, #2
 801d25e:	0092      	lsls	r2, r2, #2
 801d260:	f105 010c 	add.w	r1, r5, #12
 801d264:	300c      	adds	r0, #12
 801d266:	f000 fe2b 	bl	801dec0 <memcpy>
 801d26a:	2201      	movs	r2, #1
 801d26c:	4631      	mov	r1, r6
 801d26e:	4648      	mov	r0, r9
 801d270:	f000 fbfc 	bl	801da6c <__lshift>
 801d274:	f10a 0301 	add.w	r3, sl, #1
 801d278:	9304      	str	r3, [sp, #16]
 801d27a:	eb0a 030b 	add.w	r3, sl, fp
 801d27e:	930a      	str	r3, [sp, #40]	@ 0x28
 801d280:	9b06      	ldr	r3, [sp, #24]
 801d282:	f003 0301 	and.w	r3, r3, #1
 801d286:	462f      	mov	r7, r5
 801d288:	9309      	str	r3, [sp, #36]	@ 0x24
 801d28a:	4605      	mov	r5, r0
 801d28c:	9b04      	ldr	r3, [sp, #16]
 801d28e:	9803      	ldr	r0, [sp, #12]
 801d290:	4621      	mov	r1, r4
 801d292:	f103 3bff 	add.w	fp, r3, #4294967295
 801d296:	f7ff fa8a 	bl	801c7ae <quorem>
 801d29a:	4603      	mov	r3, r0
 801d29c:	3330      	adds	r3, #48	@ 0x30
 801d29e:	9006      	str	r0, [sp, #24]
 801d2a0:	4639      	mov	r1, r7
 801d2a2:	9803      	ldr	r0, [sp, #12]
 801d2a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 801d2a6:	f000 fc4d 	bl	801db44 <__mcmp>
 801d2aa:	462a      	mov	r2, r5
 801d2ac:	9008      	str	r0, [sp, #32]
 801d2ae:	4621      	mov	r1, r4
 801d2b0:	4648      	mov	r0, r9
 801d2b2:	f000 fc63 	bl	801db7c <__mdiff>
 801d2b6:	68c2      	ldr	r2, [r0, #12]
 801d2b8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d2ba:	4606      	mov	r6, r0
 801d2bc:	bb02      	cbnz	r2, 801d300 <_dtoa_r+0xa40>
 801d2be:	4601      	mov	r1, r0
 801d2c0:	9803      	ldr	r0, [sp, #12]
 801d2c2:	f000 fc3f 	bl	801db44 <__mcmp>
 801d2c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d2c8:	4602      	mov	r2, r0
 801d2ca:	4631      	mov	r1, r6
 801d2cc:	4648      	mov	r0, r9
 801d2ce:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 801d2d2:	f000 fa05 	bl	801d6e0 <_Bfree>
 801d2d6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801d2d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801d2da:	9e04      	ldr	r6, [sp, #16]
 801d2dc:	ea42 0103 	orr.w	r1, r2, r3
 801d2e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d2e2:	4319      	orrs	r1, r3
 801d2e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d2e6:	d10d      	bne.n	801d304 <_dtoa_r+0xa44>
 801d2e8:	2b39      	cmp	r3, #57	@ 0x39
 801d2ea:	d027      	beq.n	801d33c <_dtoa_r+0xa7c>
 801d2ec:	9a08      	ldr	r2, [sp, #32]
 801d2ee:	2a00      	cmp	r2, #0
 801d2f0:	dd01      	ble.n	801d2f6 <_dtoa_r+0xa36>
 801d2f2:	9b06      	ldr	r3, [sp, #24]
 801d2f4:	3331      	adds	r3, #49	@ 0x31
 801d2f6:	f88b 3000 	strb.w	r3, [fp]
 801d2fa:	e52e      	b.n	801cd5a <_dtoa_r+0x49a>
 801d2fc:	4628      	mov	r0, r5
 801d2fe:	e7b9      	b.n	801d274 <_dtoa_r+0x9b4>
 801d300:	2201      	movs	r2, #1
 801d302:	e7e2      	b.n	801d2ca <_dtoa_r+0xa0a>
 801d304:	9908      	ldr	r1, [sp, #32]
 801d306:	2900      	cmp	r1, #0
 801d308:	db04      	blt.n	801d314 <_dtoa_r+0xa54>
 801d30a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 801d30c:	4301      	orrs	r1, r0
 801d30e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801d310:	4301      	orrs	r1, r0
 801d312:	d120      	bne.n	801d356 <_dtoa_r+0xa96>
 801d314:	2a00      	cmp	r2, #0
 801d316:	ddee      	ble.n	801d2f6 <_dtoa_r+0xa36>
 801d318:	9903      	ldr	r1, [sp, #12]
 801d31a:	9304      	str	r3, [sp, #16]
 801d31c:	2201      	movs	r2, #1
 801d31e:	4648      	mov	r0, r9
 801d320:	f000 fba4 	bl	801da6c <__lshift>
 801d324:	4621      	mov	r1, r4
 801d326:	9003      	str	r0, [sp, #12]
 801d328:	f000 fc0c 	bl	801db44 <__mcmp>
 801d32c:	2800      	cmp	r0, #0
 801d32e:	9b04      	ldr	r3, [sp, #16]
 801d330:	dc02      	bgt.n	801d338 <_dtoa_r+0xa78>
 801d332:	d1e0      	bne.n	801d2f6 <_dtoa_r+0xa36>
 801d334:	07da      	lsls	r2, r3, #31
 801d336:	d5de      	bpl.n	801d2f6 <_dtoa_r+0xa36>
 801d338:	2b39      	cmp	r3, #57	@ 0x39
 801d33a:	d1da      	bne.n	801d2f2 <_dtoa_r+0xa32>
 801d33c:	2339      	movs	r3, #57	@ 0x39
 801d33e:	f88b 3000 	strb.w	r3, [fp]
 801d342:	4633      	mov	r3, r6
 801d344:	461e      	mov	r6, r3
 801d346:	3b01      	subs	r3, #1
 801d348:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801d34c:	2a39      	cmp	r2, #57	@ 0x39
 801d34e:	d04e      	beq.n	801d3ee <_dtoa_r+0xb2e>
 801d350:	3201      	adds	r2, #1
 801d352:	701a      	strb	r2, [r3, #0]
 801d354:	e501      	b.n	801cd5a <_dtoa_r+0x49a>
 801d356:	2a00      	cmp	r2, #0
 801d358:	dd03      	ble.n	801d362 <_dtoa_r+0xaa2>
 801d35a:	2b39      	cmp	r3, #57	@ 0x39
 801d35c:	d0ee      	beq.n	801d33c <_dtoa_r+0xa7c>
 801d35e:	3301      	adds	r3, #1
 801d360:	e7c9      	b.n	801d2f6 <_dtoa_r+0xa36>
 801d362:	9a04      	ldr	r2, [sp, #16]
 801d364:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801d366:	f802 3c01 	strb.w	r3, [r2, #-1]
 801d36a:	428a      	cmp	r2, r1
 801d36c:	d028      	beq.n	801d3c0 <_dtoa_r+0xb00>
 801d36e:	9903      	ldr	r1, [sp, #12]
 801d370:	2300      	movs	r3, #0
 801d372:	220a      	movs	r2, #10
 801d374:	4648      	mov	r0, r9
 801d376:	f000 f9d5 	bl	801d724 <__multadd>
 801d37a:	42af      	cmp	r7, r5
 801d37c:	9003      	str	r0, [sp, #12]
 801d37e:	f04f 0300 	mov.w	r3, #0
 801d382:	f04f 020a 	mov.w	r2, #10
 801d386:	4639      	mov	r1, r7
 801d388:	4648      	mov	r0, r9
 801d38a:	d107      	bne.n	801d39c <_dtoa_r+0xadc>
 801d38c:	f000 f9ca 	bl	801d724 <__multadd>
 801d390:	4607      	mov	r7, r0
 801d392:	4605      	mov	r5, r0
 801d394:	9b04      	ldr	r3, [sp, #16]
 801d396:	3301      	adds	r3, #1
 801d398:	9304      	str	r3, [sp, #16]
 801d39a:	e777      	b.n	801d28c <_dtoa_r+0x9cc>
 801d39c:	f000 f9c2 	bl	801d724 <__multadd>
 801d3a0:	4629      	mov	r1, r5
 801d3a2:	4607      	mov	r7, r0
 801d3a4:	2300      	movs	r3, #0
 801d3a6:	220a      	movs	r2, #10
 801d3a8:	4648      	mov	r0, r9
 801d3aa:	f000 f9bb 	bl	801d724 <__multadd>
 801d3ae:	4605      	mov	r5, r0
 801d3b0:	e7f0      	b.n	801d394 <_dtoa_r+0xad4>
 801d3b2:	f1bb 0f00 	cmp.w	fp, #0
 801d3b6:	bfcc      	ite	gt
 801d3b8:	465e      	movgt	r6, fp
 801d3ba:	2601      	movle	r6, #1
 801d3bc:	4456      	add	r6, sl
 801d3be:	2700      	movs	r7, #0
 801d3c0:	9903      	ldr	r1, [sp, #12]
 801d3c2:	9304      	str	r3, [sp, #16]
 801d3c4:	2201      	movs	r2, #1
 801d3c6:	4648      	mov	r0, r9
 801d3c8:	f000 fb50 	bl	801da6c <__lshift>
 801d3cc:	4621      	mov	r1, r4
 801d3ce:	9003      	str	r0, [sp, #12]
 801d3d0:	f000 fbb8 	bl	801db44 <__mcmp>
 801d3d4:	2800      	cmp	r0, #0
 801d3d6:	dcb4      	bgt.n	801d342 <_dtoa_r+0xa82>
 801d3d8:	d102      	bne.n	801d3e0 <_dtoa_r+0xb20>
 801d3da:	9b04      	ldr	r3, [sp, #16]
 801d3dc:	07db      	lsls	r3, r3, #31
 801d3de:	d4b0      	bmi.n	801d342 <_dtoa_r+0xa82>
 801d3e0:	4633      	mov	r3, r6
 801d3e2:	461e      	mov	r6, r3
 801d3e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801d3e8:	2a30      	cmp	r2, #48	@ 0x30
 801d3ea:	d0fa      	beq.n	801d3e2 <_dtoa_r+0xb22>
 801d3ec:	e4b5      	b.n	801cd5a <_dtoa_r+0x49a>
 801d3ee:	459a      	cmp	sl, r3
 801d3f0:	d1a8      	bne.n	801d344 <_dtoa_r+0xa84>
 801d3f2:	2331      	movs	r3, #49	@ 0x31
 801d3f4:	f108 0801 	add.w	r8, r8, #1
 801d3f8:	f88a 3000 	strb.w	r3, [sl]
 801d3fc:	e4ad      	b.n	801cd5a <_dtoa_r+0x49a>
 801d3fe:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801d400:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801d45c <_dtoa_r+0xb9c>
 801d404:	b11b      	cbz	r3, 801d40e <_dtoa_r+0xb4e>
 801d406:	f10a 0308 	add.w	r3, sl, #8
 801d40a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 801d40c:	6013      	str	r3, [r2, #0]
 801d40e:	4650      	mov	r0, sl
 801d410:	b017      	add	sp, #92	@ 0x5c
 801d412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d416:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 801d418:	2b01      	cmp	r3, #1
 801d41a:	f77f ae2e 	ble.w	801d07a <_dtoa_r+0x7ba>
 801d41e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d420:	930a      	str	r3, [sp, #40]	@ 0x28
 801d422:	2001      	movs	r0, #1
 801d424:	e64d      	b.n	801d0c2 <_dtoa_r+0x802>
 801d426:	f1bb 0f00 	cmp.w	fp, #0
 801d42a:	f77f aed9 	ble.w	801d1e0 <_dtoa_r+0x920>
 801d42e:	4656      	mov	r6, sl
 801d430:	9803      	ldr	r0, [sp, #12]
 801d432:	4621      	mov	r1, r4
 801d434:	f7ff f9bb 	bl	801c7ae <quorem>
 801d438:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801d43c:	f806 3b01 	strb.w	r3, [r6], #1
 801d440:	eba6 020a 	sub.w	r2, r6, sl
 801d444:	4593      	cmp	fp, r2
 801d446:	ddb4      	ble.n	801d3b2 <_dtoa_r+0xaf2>
 801d448:	9903      	ldr	r1, [sp, #12]
 801d44a:	2300      	movs	r3, #0
 801d44c:	220a      	movs	r2, #10
 801d44e:	4648      	mov	r0, r9
 801d450:	f000 f968 	bl	801d724 <__multadd>
 801d454:	9003      	str	r0, [sp, #12]
 801d456:	e7eb      	b.n	801d430 <_dtoa_r+0xb70>
 801d458:	0801f714 	.word	0x0801f714
 801d45c:	0801f698 	.word	0x0801f698

0801d460 <_free_r>:
 801d460:	b538      	push	{r3, r4, r5, lr}
 801d462:	4605      	mov	r5, r0
 801d464:	2900      	cmp	r1, #0
 801d466:	d041      	beq.n	801d4ec <_free_r+0x8c>
 801d468:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801d46c:	1f0c      	subs	r4, r1, #4
 801d46e:	2b00      	cmp	r3, #0
 801d470:	bfb8      	it	lt
 801d472:	18e4      	addlt	r4, r4, r3
 801d474:	f000 f8e8 	bl	801d648 <__malloc_lock>
 801d478:	4a1d      	ldr	r2, [pc, #116]	@ (801d4f0 <_free_r+0x90>)
 801d47a:	6813      	ldr	r3, [r2, #0]
 801d47c:	b933      	cbnz	r3, 801d48c <_free_r+0x2c>
 801d47e:	6063      	str	r3, [r4, #4]
 801d480:	6014      	str	r4, [r2, #0]
 801d482:	4628      	mov	r0, r5
 801d484:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d488:	f000 b8e4 	b.w	801d654 <__malloc_unlock>
 801d48c:	42a3      	cmp	r3, r4
 801d48e:	d908      	bls.n	801d4a2 <_free_r+0x42>
 801d490:	6820      	ldr	r0, [r4, #0]
 801d492:	1821      	adds	r1, r4, r0
 801d494:	428b      	cmp	r3, r1
 801d496:	bf01      	itttt	eq
 801d498:	6819      	ldreq	r1, [r3, #0]
 801d49a:	685b      	ldreq	r3, [r3, #4]
 801d49c:	1809      	addeq	r1, r1, r0
 801d49e:	6021      	streq	r1, [r4, #0]
 801d4a0:	e7ed      	b.n	801d47e <_free_r+0x1e>
 801d4a2:	461a      	mov	r2, r3
 801d4a4:	685b      	ldr	r3, [r3, #4]
 801d4a6:	b10b      	cbz	r3, 801d4ac <_free_r+0x4c>
 801d4a8:	42a3      	cmp	r3, r4
 801d4aa:	d9fa      	bls.n	801d4a2 <_free_r+0x42>
 801d4ac:	6811      	ldr	r1, [r2, #0]
 801d4ae:	1850      	adds	r0, r2, r1
 801d4b0:	42a0      	cmp	r0, r4
 801d4b2:	d10b      	bne.n	801d4cc <_free_r+0x6c>
 801d4b4:	6820      	ldr	r0, [r4, #0]
 801d4b6:	4401      	add	r1, r0
 801d4b8:	1850      	adds	r0, r2, r1
 801d4ba:	4283      	cmp	r3, r0
 801d4bc:	6011      	str	r1, [r2, #0]
 801d4be:	d1e0      	bne.n	801d482 <_free_r+0x22>
 801d4c0:	6818      	ldr	r0, [r3, #0]
 801d4c2:	685b      	ldr	r3, [r3, #4]
 801d4c4:	6053      	str	r3, [r2, #4]
 801d4c6:	4408      	add	r0, r1
 801d4c8:	6010      	str	r0, [r2, #0]
 801d4ca:	e7da      	b.n	801d482 <_free_r+0x22>
 801d4cc:	d902      	bls.n	801d4d4 <_free_r+0x74>
 801d4ce:	230c      	movs	r3, #12
 801d4d0:	602b      	str	r3, [r5, #0]
 801d4d2:	e7d6      	b.n	801d482 <_free_r+0x22>
 801d4d4:	6820      	ldr	r0, [r4, #0]
 801d4d6:	1821      	adds	r1, r4, r0
 801d4d8:	428b      	cmp	r3, r1
 801d4da:	bf04      	itt	eq
 801d4dc:	6819      	ldreq	r1, [r3, #0]
 801d4de:	685b      	ldreq	r3, [r3, #4]
 801d4e0:	6063      	str	r3, [r4, #4]
 801d4e2:	bf04      	itt	eq
 801d4e4:	1809      	addeq	r1, r1, r0
 801d4e6:	6021      	streq	r1, [r4, #0]
 801d4e8:	6054      	str	r4, [r2, #4]
 801d4ea:	e7ca      	b.n	801d482 <_free_r+0x22>
 801d4ec:	bd38      	pop	{r3, r4, r5, pc}
 801d4ee:	bf00      	nop
 801d4f0:	20002524 	.word	0x20002524

0801d4f4 <malloc>:
 801d4f4:	4b02      	ldr	r3, [pc, #8]	@ (801d500 <malloc+0xc>)
 801d4f6:	4601      	mov	r1, r0
 801d4f8:	6818      	ldr	r0, [r3, #0]
 801d4fa:	f000 b825 	b.w	801d548 <_malloc_r>
 801d4fe:	bf00      	nop
 801d500:	2000014c 	.word	0x2000014c

0801d504 <sbrk_aligned>:
 801d504:	b570      	push	{r4, r5, r6, lr}
 801d506:	4e0f      	ldr	r6, [pc, #60]	@ (801d544 <sbrk_aligned+0x40>)
 801d508:	460c      	mov	r4, r1
 801d50a:	6831      	ldr	r1, [r6, #0]
 801d50c:	4605      	mov	r5, r0
 801d50e:	b911      	cbnz	r1, 801d516 <sbrk_aligned+0x12>
 801d510:	f000 fcc6 	bl	801dea0 <_sbrk_r>
 801d514:	6030      	str	r0, [r6, #0]
 801d516:	4621      	mov	r1, r4
 801d518:	4628      	mov	r0, r5
 801d51a:	f000 fcc1 	bl	801dea0 <_sbrk_r>
 801d51e:	1c43      	adds	r3, r0, #1
 801d520:	d103      	bne.n	801d52a <sbrk_aligned+0x26>
 801d522:	f04f 34ff 	mov.w	r4, #4294967295
 801d526:	4620      	mov	r0, r4
 801d528:	bd70      	pop	{r4, r5, r6, pc}
 801d52a:	1cc4      	adds	r4, r0, #3
 801d52c:	f024 0403 	bic.w	r4, r4, #3
 801d530:	42a0      	cmp	r0, r4
 801d532:	d0f8      	beq.n	801d526 <sbrk_aligned+0x22>
 801d534:	1a21      	subs	r1, r4, r0
 801d536:	4628      	mov	r0, r5
 801d538:	f000 fcb2 	bl	801dea0 <_sbrk_r>
 801d53c:	3001      	adds	r0, #1
 801d53e:	d1f2      	bne.n	801d526 <sbrk_aligned+0x22>
 801d540:	e7ef      	b.n	801d522 <sbrk_aligned+0x1e>
 801d542:	bf00      	nop
 801d544:	20002520 	.word	0x20002520

0801d548 <_malloc_r>:
 801d548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d54c:	1ccd      	adds	r5, r1, #3
 801d54e:	f025 0503 	bic.w	r5, r5, #3
 801d552:	3508      	adds	r5, #8
 801d554:	2d0c      	cmp	r5, #12
 801d556:	bf38      	it	cc
 801d558:	250c      	movcc	r5, #12
 801d55a:	2d00      	cmp	r5, #0
 801d55c:	4606      	mov	r6, r0
 801d55e:	db01      	blt.n	801d564 <_malloc_r+0x1c>
 801d560:	42a9      	cmp	r1, r5
 801d562:	d904      	bls.n	801d56e <_malloc_r+0x26>
 801d564:	230c      	movs	r3, #12
 801d566:	6033      	str	r3, [r6, #0]
 801d568:	2000      	movs	r0, #0
 801d56a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d56e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801d644 <_malloc_r+0xfc>
 801d572:	f000 f869 	bl	801d648 <__malloc_lock>
 801d576:	f8d8 3000 	ldr.w	r3, [r8]
 801d57a:	461c      	mov	r4, r3
 801d57c:	bb44      	cbnz	r4, 801d5d0 <_malloc_r+0x88>
 801d57e:	4629      	mov	r1, r5
 801d580:	4630      	mov	r0, r6
 801d582:	f7ff ffbf 	bl	801d504 <sbrk_aligned>
 801d586:	1c43      	adds	r3, r0, #1
 801d588:	4604      	mov	r4, r0
 801d58a:	d158      	bne.n	801d63e <_malloc_r+0xf6>
 801d58c:	f8d8 4000 	ldr.w	r4, [r8]
 801d590:	4627      	mov	r7, r4
 801d592:	2f00      	cmp	r7, #0
 801d594:	d143      	bne.n	801d61e <_malloc_r+0xd6>
 801d596:	2c00      	cmp	r4, #0
 801d598:	d04b      	beq.n	801d632 <_malloc_r+0xea>
 801d59a:	6823      	ldr	r3, [r4, #0]
 801d59c:	4639      	mov	r1, r7
 801d59e:	4630      	mov	r0, r6
 801d5a0:	eb04 0903 	add.w	r9, r4, r3
 801d5a4:	f000 fc7c 	bl	801dea0 <_sbrk_r>
 801d5a8:	4581      	cmp	r9, r0
 801d5aa:	d142      	bne.n	801d632 <_malloc_r+0xea>
 801d5ac:	6821      	ldr	r1, [r4, #0]
 801d5ae:	1a6d      	subs	r5, r5, r1
 801d5b0:	4629      	mov	r1, r5
 801d5b2:	4630      	mov	r0, r6
 801d5b4:	f7ff ffa6 	bl	801d504 <sbrk_aligned>
 801d5b8:	3001      	adds	r0, #1
 801d5ba:	d03a      	beq.n	801d632 <_malloc_r+0xea>
 801d5bc:	6823      	ldr	r3, [r4, #0]
 801d5be:	442b      	add	r3, r5
 801d5c0:	6023      	str	r3, [r4, #0]
 801d5c2:	f8d8 3000 	ldr.w	r3, [r8]
 801d5c6:	685a      	ldr	r2, [r3, #4]
 801d5c8:	bb62      	cbnz	r2, 801d624 <_malloc_r+0xdc>
 801d5ca:	f8c8 7000 	str.w	r7, [r8]
 801d5ce:	e00f      	b.n	801d5f0 <_malloc_r+0xa8>
 801d5d0:	6822      	ldr	r2, [r4, #0]
 801d5d2:	1b52      	subs	r2, r2, r5
 801d5d4:	d420      	bmi.n	801d618 <_malloc_r+0xd0>
 801d5d6:	2a0b      	cmp	r2, #11
 801d5d8:	d917      	bls.n	801d60a <_malloc_r+0xc2>
 801d5da:	1961      	adds	r1, r4, r5
 801d5dc:	42a3      	cmp	r3, r4
 801d5de:	6025      	str	r5, [r4, #0]
 801d5e0:	bf18      	it	ne
 801d5e2:	6059      	strne	r1, [r3, #4]
 801d5e4:	6863      	ldr	r3, [r4, #4]
 801d5e6:	bf08      	it	eq
 801d5e8:	f8c8 1000 	streq.w	r1, [r8]
 801d5ec:	5162      	str	r2, [r4, r5]
 801d5ee:	604b      	str	r3, [r1, #4]
 801d5f0:	4630      	mov	r0, r6
 801d5f2:	f000 f82f 	bl	801d654 <__malloc_unlock>
 801d5f6:	f104 000b 	add.w	r0, r4, #11
 801d5fa:	1d23      	adds	r3, r4, #4
 801d5fc:	f020 0007 	bic.w	r0, r0, #7
 801d600:	1ac2      	subs	r2, r0, r3
 801d602:	bf1c      	itt	ne
 801d604:	1a1b      	subne	r3, r3, r0
 801d606:	50a3      	strne	r3, [r4, r2]
 801d608:	e7af      	b.n	801d56a <_malloc_r+0x22>
 801d60a:	6862      	ldr	r2, [r4, #4]
 801d60c:	42a3      	cmp	r3, r4
 801d60e:	bf0c      	ite	eq
 801d610:	f8c8 2000 	streq.w	r2, [r8]
 801d614:	605a      	strne	r2, [r3, #4]
 801d616:	e7eb      	b.n	801d5f0 <_malloc_r+0xa8>
 801d618:	4623      	mov	r3, r4
 801d61a:	6864      	ldr	r4, [r4, #4]
 801d61c:	e7ae      	b.n	801d57c <_malloc_r+0x34>
 801d61e:	463c      	mov	r4, r7
 801d620:	687f      	ldr	r7, [r7, #4]
 801d622:	e7b6      	b.n	801d592 <_malloc_r+0x4a>
 801d624:	461a      	mov	r2, r3
 801d626:	685b      	ldr	r3, [r3, #4]
 801d628:	42a3      	cmp	r3, r4
 801d62a:	d1fb      	bne.n	801d624 <_malloc_r+0xdc>
 801d62c:	2300      	movs	r3, #0
 801d62e:	6053      	str	r3, [r2, #4]
 801d630:	e7de      	b.n	801d5f0 <_malloc_r+0xa8>
 801d632:	230c      	movs	r3, #12
 801d634:	6033      	str	r3, [r6, #0]
 801d636:	4630      	mov	r0, r6
 801d638:	f000 f80c 	bl	801d654 <__malloc_unlock>
 801d63c:	e794      	b.n	801d568 <_malloc_r+0x20>
 801d63e:	6005      	str	r5, [r0, #0]
 801d640:	e7d6      	b.n	801d5f0 <_malloc_r+0xa8>
 801d642:	bf00      	nop
 801d644:	20002524 	.word	0x20002524

0801d648 <__malloc_lock>:
 801d648:	4801      	ldr	r0, [pc, #4]	@ (801d650 <__malloc_lock+0x8>)
 801d64a:	f7ff b8ae 	b.w	801c7aa <__retarget_lock_acquire_recursive>
 801d64e:	bf00      	nop
 801d650:	2000251c 	.word	0x2000251c

0801d654 <__malloc_unlock>:
 801d654:	4801      	ldr	r0, [pc, #4]	@ (801d65c <__malloc_unlock+0x8>)
 801d656:	f7ff b8a9 	b.w	801c7ac <__retarget_lock_release_recursive>
 801d65a:	bf00      	nop
 801d65c:	2000251c 	.word	0x2000251c

0801d660 <_Balloc>:
 801d660:	b570      	push	{r4, r5, r6, lr}
 801d662:	69c6      	ldr	r6, [r0, #28]
 801d664:	4604      	mov	r4, r0
 801d666:	460d      	mov	r5, r1
 801d668:	b976      	cbnz	r6, 801d688 <_Balloc+0x28>
 801d66a:	2010      	movs	r0, #16
 801d66c:	f7ff ff42 	bl	801d4f4 <malloc>
 801d670:	4602      	mov	r2, r0
 801d672:	61e0      	str	r0, [r4, #28]
 801d674:	b920      	cbnz	r0, 801d680 <_Balloc+0x20>
 801d676:	4b18      	ldr	r3, [pc, #96]	@ (801d6d8 <_Balloc+0x78>)
 801d678:	4818      	ldr	r0, [pc, #96]	@ (801d6dc <_Balloc+0x7c>)
 801d67a:	216b      	movs	r1, #107	@ 0x6b
 801d67c:	f000 fc2e 	bl	801dedc <__assert_func>
 801d680:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801d684:	6006      	str	r6, [r0, #0]
 801d686:	60c6      	str	r6, [r0, #12]
 801d688:	69e6      	ldr	r6, [r4, #28]
 801d68a:	68f3      	ldr	r3, [r6, #12]
 801d68c:	b183      	cbz	r3, 801d6b0 <_Balloc+0x50>
 801d68e:	69e3      	ldr	r3, [r4, #28]
 801d690:	68db      	ldr	r3, [r3, #12]
 801d692:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801d696:	b9b8      	cbnz	r0, 801d6c8 <_Balloc+0x68>
 801d698:	2101      	movs	r1, #1
 801d69a:	fa01 f605 	lsl.w	r6, r1, r5
 801d69e:	1d72      	adds	r2, r6, #5
 801d6a0:	0092      	lsls	r2, r2, #2
 801d6a2:	4620      	mov	r0, r4
 801d6a4:	f000 fc38 	bl	801df18 <_calloc_r>
 801d6a8:	b160      	cbz	r0, 801d6c4 <_Balloc+0x64>
 801d6aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801d6ae:	e00e      	b.n	801d6ce <_Balloc+0x6e>
 801d6b0:	2221      	movs	r2, #33	@ 0x21
 801d6b2:	2104      	movs	r1, #4
 801d6b4:	4620      	mov	r0, r4
 801d6b6:	f000 fc2f 	bl	801df18 <_calloc_r>
 801d6ba:	69e3      	ldr	r3, [r4, #28]
 801d6bc:	60f0      	str	r0, [r6, #12]
 801d6be:	68db      	ldr	r3, [r3, #12]
 801d6c0:	2b00      	cmp	r3, #0
 801d6c2:	d1e4      	bne.n	801d68e <_Balloc+0x2e>
 801d6c4:	2000      	movs	r0, #0
 801d6c6:	bd70      	pop	{r4, r5, r6, pc}
 801d6c8:	6802      	ldr	r2, [r0, #0]
 801d6ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801d6ce:	2300      	movs	r3, #0
 801d6d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801d6d4:	e7f7      	b.n	801d6c6 <_Balloc+0x66>
 801d6d6:	bf00      	nop
 801d6d8:	0801f6a5 	.word	0x0801f6a5
 801d6dc:	0801f725 	.word	0x0801f725

0801d6e0 <_Bfree>:
 801d6e0:	b570      	push	{r4, r5, r6, lr}
 801d6e2:	69c6      	ldr	r6, [r0, #28]
 801d6e4:	4605      	mov	r5, r0
 801d6e6:	460c      	mov	r4, r1
 801d6e8:	b976      	cbnz	r6, 801d708 <_Bfree+0x28>
 801d6ea:	2010      	movs	r0, #16
 801d6ec:	f7ff ff02 	bl	801d4f4 <malloc>
 801d6f0:	4602      	mov	r2, r0
 801d6f2:	61e8      	str	r0, [r5, #28]
 801d6f4:	b920      	cbnz	r0, 801d700 <_Bfree+0x20>
 801d6f6:	4b09      	ldr	r3, [pc, #36]	@ (801d71c <_Bfree+0x3c>)
 801d6f8:	4809      	ldr	r0, [pc, #36]	@ (801d720 <_Bfree+0x40>)
 801d6fa:	218f      	movs	r1, #143	@ 0x8f
 801d6fc:	f000 fbee 	bl	801dedc <__assert_func>
 801d700:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801d704:	6006      	str	r6, [r0, #0]
 801d706:	60c6      	str	r6, [r0, #12]
 801d708:	b13c      	cbz	r4, 801d71a <_Bfree+0x3a>
 801d70a:	69eb      	ldr	r3, [r5, #28]
 801d70c:	6862      	ldr	r2, [r4, #4]
 801d70e:	68db      	ldr	r3, [r3, #12]
 801d710:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801d714:	6021      	str	r1, [r4, #0]
 801d716:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801d71a:	bd70      	pop	{r4, r5, r6, pc}
 801d71c:	0801f6a5 	.word	0x0801f6a5
 801d720:	0801f725 	.word	0x0801f725

0801d724 <__multadd>:
 801d724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d728:	690d      	ldr	r5, [r1, #16]
 801d72a:	4607      	mov	r7, r0
 801d72c:	460c      	mov	r4, r1
 801d72e:	461e      	mov	r6, r3
 801d730:	f101 0c14 	add.w	ip, r1, #20
 801d734:	2000      	movs	r0, #0
 801d736:	f8dc 3000 	ldr.w	r3, [ip]
 801d73a:	b299      	uxth	r1, r3
 801d73c:	fb02 6101 	mla	r1, r2, r1, r6
 801d740:	0c1e      	lsrs	r6, r3, #16
 801d742:	0c0b      	lsrs	r3, r1, #16
 801d744:	fb02 3306 	mla	r3, r2, r6, r3
 801d748:	b289      	uxth	r1, r1
 801d74a:	3001      	adds	r0, #1
 801d74c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801d750:	4285      	cmp	r5, r0
 801d752:	f84c 1b04 	str.w	r1, [ip], #4
 801d756:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801d75a:	dcec      	bgt.n	801d736 <__multadd+0x12>
 801d75c:	b30e      	cbz	r6, 801d7a2 <__multadd+0x7e>
 801d75e:	68a3      	ldr	r3, [r4, #8]
 801d760:	42ab      	cmp	r3, r5
 801d762:	dc19      	bgt.n	801d798 <__multadd+0x74>
 801d764:	6861      	ldr	r1, [r4, #4]
 801d766:	4638      	mov	r0, r7
 801d768:	3101      	adds	r1, #1
 801d76a:	f7ff ff79 	bl	801d660 <_Balloc>
 801d76e:	4680      	mov	r8, r0
 801d770:	b928      	cbnz	r0, 801d77e <__multadd+0x5a>
 801d772:	4602      	mov	r2, r0
 801d774:	4b0c      	ldr	r3, [pc, #48]	@ (801d7a8 <__multadd+0x84>)
 801d776:	480d      	ldr	r0, [pc, #52]	@ (801d7ac <__multadd+0x88>)
 801d778:	21ba      	movs	r1, #186	@ 0xba
 801d77a:	f000 fbaf 	bl	801dedc <__assert_func>
 801d77e:	6922      	ldr	r2, [r4, #16]
 801d780:	3202      	adds	r2, #2
 801d782:	f104 010c 	add.w	r1, r4, #12
 801d786:	0092      	lsls	r2, r2, #2
 801d788:	300c      	adds	r0, #12
 801d78a:	f000 fb99 	bl	801dec0 <memcpy>
 801d78e:	4621      	mov	r1, r4
 801d790:	4638      	mov	r0, r7
 801d792:	f7ff ffa5 	bl	801d6e0 <_Bfree>
 801d796:	4644      	mov	r4, r8
 801d798:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801d79c:	3501      	adds	r5, #1
 801d79e:	615e      	str	r6, [r3, #20]
 801d7a0:	6125      	str	r5, [r4, #16]
 801d7a2:	4620      	mov	r0, r4
 801d7a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d7a8:	0801f714 	.word	0x0801f714
 801d7ac:	0801f725 	.word	0x0801f725

0801d7b0 <__hi0bits>:
 801d7b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801d7b4:	4603      	mov	r3, r0
 801d7b6:	bf36      	itet	cc
 801d7b8:	0403      	lslcc	r3, r0, #16
 801d7ba:	2000      	movcs	r0, #0
 801d7bc:	2010      	movcc	r0, #16
 801d7be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801d7c2:	bf3c      	itt	cc
 801d7c4:	021b      	lslcc	r3, r3, #8
 801d7c6:	3008      	addcc	r0, #8
 801d7c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801d7cc:	bf3c      	itt	cc
 801d7ce:	011b      	lslcc	r3, r3, #4
 801d7d0:	3004      	addcc	r0, #4
 801d7d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801d7d6:	bf3c      	itt	cc
 801d7d8:	009b      	lslcc	r3, r3, #2
 801d7da:	3002      	addcc	r0, #2
 801d7dc:	2b00      	cmp	r3, #0
 801d7de:	db05      	blt.n	801d7ec <__hi0bits+0x3c>
 801d7e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801d7e4:	f100 0001 	add.w	r0, r0, #1
 801d7e8:	bf08      	it	eq
 801d7ea:	2020      	moveq	r0, #32
 801d7ec:	4770      	bx	lr

0801d7ee <__lo0bits>:
 801d7ee:	6803      	ldr	r3, [r0, #0]
 801d7f0:	4602      	mov	r2, r0
 801d7f2:	f013 0007 	ands.w	r0, r3, #7
 801d7f6:	d00b      	beq.n	801d810 <__lo0bits+0x22>
 801d7f8:	07d9      	lsls	r1, r3, #31
 801d7fa:	d421      	bmi.n	801d840 <__lo0bits+0x52>
 801d7fc:	0798      	lsls	r0, r3, #30
 801d7fe:	bf49      	itett	mi
 801d800:	085b      	lsrmi	r3, r3, #1
 801d802:	089b      	lsrpl	r3, r3, #2
 801d804:	2001      	movmi	r0, #1
 801d806:	6013      	strmi	r3, [r2, #0]
 801d808:	bf5c      	itt	pl
 801d80a:	6013      	strpl	r3, [r2, #0]
 801d80c:	2002      	movpl	r0, #2
 801d80e:	4770      	bx	lr
 801d810:	b299      	uxth	r1, r3
 801d812:	b909      	cbnz	r1, 801d818 <__lo0bits+0x2a>
 801d814:	0c1b      	lsrs	r3, r3, #16
 801d816:	2010      	movs	r0, #16
 801d818:	b2d9      	uxtb	r1, r3
 801d81a:	b909      	cbnz	r1, 801d820 <__lo0bits+0x32>
 801d81c:	3008      	adds	r0, #8
 801d81e:	0a1b      	lsrs	r3, r3, #8
 801d820:	0719      	lsls	r1, r3, #28
 801d822:	bf04      	itt	eq
 801d824:	091b      	lsreq	r3, r3, #4
 801d826:	3004      	addeq	r0, #4
 801d828:	0799      	lsls	r1, r3, #30
 801d82a:	bf04      	itt	eq
 801d82c:	089b      	lsreq	r3, r3, #2
 801d82e:	3002      	addeq	r0, #2
 801d830:	07d9      	lsls	r1, r3, #31
 801d832:	d403      	bmi.n	801d83c <__lo0bits+0x4e>
 801d834:	085b      	lsrs	r3, r3, #1
 801d836:	f100 0001 	add.w	r0, r0, #1
 801d83a:	d003      	beq.n	801d844 <__lo0bits+0x56>
 801d83c:	6013      	str	r3, [r2, #0]
 801d83e:	4770      	bx	lr
 801d840:	2000      	movs	r0, #0
 801d842:	4770      	bx	lr
 801d844:	2020      	movs	r0, #32
 801d846:	4770      	bx	lr

0801d848 <__i2b>:
 801d848:	b510      	push	{r4, lr}
 801d84a:	460c      	mov	r4, r1
 801d84c:	2101      	movs	r1, #1
 801d84e:	f7ff ff07 	bl	801d660 <_Balloc>
 801d852:	4602      	mov	r2, r0
 801d854:	b928      	cbnz	r0, 801d862 <__i2b+0x1a>
 801d856:	4b05      	ldr	r3, [pc, #20]	@ (801d86c <__i2b+0x24>)
 801d858:	4805      	ldr	r0, [pc, #20]	@ (801d870 <__i2b+0x28>)
 801d85a:	f240 1145 	movw	r1, #325	@ 0x145
 801d85e:	f000 fb3d 	bl	801dedc <__assert_func>
 801d862:	2301      	movs	r3, #1
 801d864:	6144      	str	r4, [r0, #20]
 801d866:	6103      	str	r3, [r0, #16]
 801d868:	bd10      	pop	{r4, pc}
 801d86a:	bf00      	nop
 801d86c:	0801f714 	.word	0x0801f714
 801d870:	0801f725 	.word	0x0801f725

0801d874 <__multiply>:
 801d874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d878:	4617      	mov	r7, r2
 801d87a:	690a      	ldr	r2, [r1, #16]
 801d87c:	693b      	ldr	r3, [r7, #16]
 801d87e:	429a      	cmp	r2, r3
 801d880:	bfa8      	it	ge
 801d882:	463b      	movge	r3, r7
 801d884:	4689      	mov	r9, r1
 801d886:	bfa4      	itt	ge
 801d888:	460f      	movge	r7, r1
 801d88a:	4699      	movge	r9, r3
 801d88c:	693d      	ldr	r5, [r7, #16]
 801d88e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801d892:	68bb      	ldr	r3, [r7, #8]
 801d894:	6879      	ldr	r1, [r7, #4]
 801d896:	eb05 060a 	add.w	r6, r5, sl
 801d89a:	42b3      	cmp	r3, r6
 801d89c:	b085      	sub	sp, #20
 801d89e:	bfb8      	it	lt
 801d8a0:	3101      	addlt	r1, #1
 801d8a2:	f7ff fedd 	bl	801d660 <_Balloc>
 801d8a6:	b930      	cbnz	r0, 801d8b6 <__multiply+0x42>
 801d8a8:	4602      	mov	r2, r0
 801d8aa:	4b41      	ldr	r3, [pc, #260]	@ (801d9b0 <__multiply+0x13c>)
 801d8ac:	4841      	ldr	r0, [pc, #260]	@ (801d9b4 <__multiply+0x140>)
 801d8ae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801d8b2:	f000 fb13 	bl	801dedc <__assert_func>
 801d8b6:	f100 0414 	add.w	r4, r0, #20
 801d8ba:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801d8be:	4623      	mov	r3, r4
 801d8c0:	2200      	movs	r2, #0
 801d8c2:	4573      	cmp	r3, lr
 801d8c4:	d320      	bcc.n	801d908 <__multiply+0x94>
 801d8c6:	f107 0814 	add.w	r8, r7, #20
 801d8ca:	f109 0114 	add.w	r1, r9, #20
 801d8ce:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801d8d2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801d8d6:	9302      	str	r3, [sp, #8]
 801d8d8:	1beb      	subs	r3, r5, r7
 801d8da:	3b15      	subs	r3, #21
 801d8dc:	f023 0303 	bic.w	r3, r3, #3
 801d8e0:	3304      	adds	r3, #4
 801d8e2:	3715      	adds	r7, #21
 801d8e4:	42bd      	cmp	r5, r7
 801d8e6:	bf38      	it	cc
 801d8e8:	2304      	movcc	r3, #4
 801d8ea:	9301      	str	r3, [sp, #4]
 801d8ec:	9b02      	ldr	r3, [sp, #8]
 801d8ee:	9103      	str	r1, [sp, #12]
 801d8f0:	428b      	cmp	r3, r1
 801d8f2:	d80c      	bhi.n	801d90e <__multiply+0x9a>
 801d8f4:	2e00      	cmp	r6, #0
 801d8f6:	dd03      	ble.n	801d900 <__multiply+0x8c>
 801d8f8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801d8fc:	2b00      	cmp	r3, #0
 801d8fe:	d055      	beq.n	801d9ac <__multiply+0x138>
 801d900:	6106      	str	r6, [r0, #16]
 801d902:	b005      	add	sp, #20
 801d904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d908:	f843 2b04 	str.w	r2, [r3], #4
 801d90c:	e7d9      	b.n	801d8c2 <__multiply+0x4e>
 801d90e:	f8b1 a000 	ldrh.w	sl, [r1]
 801d912:	f1ba 0f00 	cmp.w	sl, #0
 801d916:	d01f      	beq.n	801d958 <__multiply+0xe4>
 801d918:	46c4      	mov	ip, r8
 801d91a:	46a1      	mov	r9, r4
 801d91c:	2700      	movs	r7, #0
 801d91e:	f85c 2b04 	ldr.w	r2, [ip], #4
 801d922:	f8d9 3000 	ldr.w	r3, [r9]
 801d926:	fa1f fb82 	uxth.w	fp, r2
 801d92a:	b29b      	uxth	r3, r3
 801d92c:	fb0a 330b 	mla	r3, sl, fp, r3
 801d930:	443b      	add	r3, r7
 801d932:	f8d9 7000 	ldr.w	r7, [r9]
 801d936:	0c12      	lsrs	r2, r2, #16
 801d938:	0c3f      	lsrs	r7, r7, #16
 801d93a:	fb0a 7202 	mla	r2, sl, r2, r7
 801d93e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801d942:	b29b      	uxth	r3, r3
 801d944:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801d948:	4565      	cmp	r5, ip
 801d94a:	f849 3b04 	str.w	r3, [r9], #4
 801d94e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801d952:	d8e4      	bhi.n	801d91e <__multiply+0xaa>
 801d954:	9b01      	ldr	r3, [sp, #4]
 801d956:	50e7      	str	r7, [r4, r3]
 801d958:	9b03      	ldr	r3, [sp, #12]
 801d95a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801d95e:	3104      	adds	r1, #4
 801d960:	f1b9 0f00 	cmp.w	r9, #0
 801d964:	d020      	beq.n	801d9a8 <__multiply+0x134>
 801d966:	6823      	ldr	r3, [r4, #0]
 801d968:	4647      	mov	r7, r8
 801d96a:	46a4      	mov	ip, r4
 801d96c:	f04f 0a00 	mov.w	sl, #0
 801d970:	f8b7 b000 	ldrh.w	fp, [r7]
 801d974:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801d978:	fb09 220b 	mla	r2, r9, fp, r2
 801d97c:	4452      	add	r2, sl
 801d97e:	b29b      	uxth	r3, r3
 801d980:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801d984:	f84c 3b04 	str.w	r3, [ip], #4
 801d988:	f857 3b04 	ldr.w	r3, [r7], #4
 801d98c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801d990:	f8bc 3000 	ldrh.w	r3, [ip]
 801d994:	fb09 330a 	mla	r3, r9, sl, r3
 801d998:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801d99c:	42bd      	cmp	r5, r7
 801d99e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801d9a2:	d8e5      	bhi.n	801d970 <__multiply+0xfc>
 801d9a4:	9a01      	ldr	r2, [sp, #4]
 801d9a6:	50a3      	str	r3, [r4, r2]
 801d9a8:	3404      	adds	r4, #4
 801d9aa:	e79f      	b.n	801d8ec <__multiply+0x78>
 801d9ac:	3e01      	subs	r6, #1
 801d9ae:	e7a1      	b.n	801d8f4 <__multiply+0x80>
 801d9b0:	0801f714 	.word	0x0801f714
 801d9b4:	0801f725 	.word	0x0801f725

0801d9b8 <__pow5mult>:
 801d9b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d9bc:	4615      	mov	r5, r2
 801d9be:	f012 0203 	ands.w	r2, r2, #3
 801d9c2:	4607      	mov	r7, r0
 801d9c4:	460e      	mov	r6, r1
 801d9c6:	d007      	beq.n	801d9d8 <__pow5mult+0x20>
 801d9c8:	4c25      	ldr	r4, [pc, #148]	@ (801da60 <__pow5mult+0xa8>)
 801d9ca:	3a01      	subs	r2, #1
 801d9cc:	2300      	movs	r3, #0
 801d9ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801d9d2:	f7ff fea7 	bl	801d724 <__multadd>
 801d9d6:	4606      	mov	r6, r0
 801d9d8:	10ad      	asrs	r5, r5, #2
 801d9da:	d03d      	beq.n	801da58 <__pow5mult+0xa0>
 801d9dc:	69fc      	ldr	r4, [r7, #28]
 801d9de:	b97c      	cbnz	r4, 801da00 <__pow5mult+0x48>
 801d9e0:	2010      	movs	r0, #16
 801d9e2:	f7ff fd87 	bl	801d4f4 <malloc>
 801d9e6:	4602      	mov	r2, r0
 801d9e8:	61f8      	str	r0, [r7, #28]
 801d9ea:	b928      	cbnz	r0, 801d9f8 <__pow5mult+0x40>
 801d9ec:	4b1d      	ldr	r3, [pc, #116]	@ (801da64 <__pow5mult+0xac>)
 801d9ee:	481e      	ldr	r0, [pc, #120]	@ (801da68 <__pow5mult+0xb0>)
 801d9f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801d9f4:	f000 fa72 	bl	801dedc <__assert_func>
 801d9f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801d9fc:	6004      	str	r4, [r0, #0]
 801d9fe:	60c4      	str	r4, [r0, #12]
 801da00:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801da04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801da08:	b94c      	cbnz	r4, 801da1e <__pow5mult+0x66>
 801da0a:	f240 2171 	movw	r1, #625	@ 0x271
 801da0e:	4638      	mov	r0, r7
 801da10:	f7ff ff1a 	bl	801d848 <__i2b>
 801da14:	2300      	movs	r3, #0
 801da16:	f8c8 0008 	str.w	r0, [r8, #8]
 801da1a:	4604      	mov	r4, r0
 801da1c:	6003      	str	r3, [r0, #0]
 801da1e:	f04f 0900 	mov.w	r9, #0
 801da22:	07eb      	lsls	r3, r5, #31
 801da24:	d50a      	bpl.n	801da3c <__pow5mult+0x84>
 801da26:	4631      	mov	r1, r6
 801da28:	4622      	mov	r2, r4
 801da2a:	4638      	mov	r0, r7
 801da2c:	f7ff ff22 	bl	801d874 <__multiply>
 801da30:	4631      	mov	r1, r6
 801da32:	4680      	mov	r8, r0
 801da34:	4638      	mov	r0, r7
 801da36:	f7ff fe53 	bl	801d6e0 <_Bfree>
 801da3a:	4646      	mov	r6, r8
 801da3c:	106d      	asrs	r5, r5, #1
 801da3e:	d00b      	beq.n	801da58 <__pow5mult+0xa0>
 801da40:	6820      	ldr	r0, [r4, #0]
 801da42:	b938      	cbnz	r0, 801da54 <__pow5mult+0x9c>
 801da44:	4622      	mov	r2, r4
 801da46:	4621      	mov	r1, r4
 801da48:	4638      	mov	r0, r7
 801da4a:	f7ff ff13 	bl	801d874 <__multiply>
 801da4e:	6020      	str	r0, [r4, #0]
 801da50:	f8c0 9000 	str.w	r9, [r0]
 801da54:	4604      	mov	r4, r0
 801da56:	e7e4      	b.n	801da22 <__pow5mult+0x6a>
 801da58:	4630      	mov	r0, r6
 801da5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801da5e:	bf00      	nop
 801da60:	0801f7d8 	.word	0x0801f7d8
 801da64:	0801f6a5 	.word	0x0801f6a5
 801da68:	0801f725 	.word	0x0801f725

0801da6c <__lshift>:
 801da6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801da70:	460c      	mov	r4, r1
 801da72:	6849      	ldr	r1, [r1, #4]
 801da74:	6923      	ldr	r3, [r4, #16]
 801da76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801da7a:	68a3      	ldr	r3, [r4, #8]
 801da7c:	4607      	mov	r7, r0
 801da7e:	4691      	mov	r9, r2
 801da80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801da84:	f108 0601 	add.w	r6, r8, #1
 801da88:	42b3      	cmp	r3, r6
 801da8a:	db0b      	blt.n	801daa4 <__lshift+0x38>
 801da8c:	4638      	mov	r0, r7
 801da8e:	f7ff fde7 	bl	801d660 <_Balloc>
 801da92:	4605      	mov	r5, r0
 801da94:	b948      	cbnz	r0, 801daaa <__lshift+0x3e>
 801da96:	4602      	mov	r2, r0
 801da98:	4b28      	ldr	r3, [pc, #160]	@ (801db3c <__lshift+0xd0>)
 801da9a:	4829      	ldr	r0, [pc, #164]	@ (801db40 <__lshift+0xd4>)
 801da9c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801daa0:	f000 fa1c 	bl	801dedc <__assert_func>
 801daa4:	3101      	adds	r1, #1
 801daa6:	005b      	lsls	r3, r3, #1
 801daa8:	e7ee      	b.n	801da88 <__lshift+0x1c>
 801daaa:	2300      	movs	r3, #0
 801daac:	f100 0114 	add.w	r1, r0, #20
 801dab0:	f100 0210 	add.w	r2, r0, #16
 801dab4:	4618      	mov	r0, r3
 801dab6:	4553      	cmp	r3, sl
 801dab8:	db33      	blt.n	801db22 <__lshift+0xb6>
 801daba:	6920      	ldr	r0, [r4, #16]
 801dabc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801dac0:	f104 0314 	add.w	r3, r4, #20
 801dac4:	f019 091f 	ands.w	r9, r9, #31
 801dac8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801dacc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801dad0:	d02b      	beq.n	801db2a <__lshift+0xbe>
 801dad2:	f1c9 0e20 	rsb	lr, r9, #32
 801dad6:	468a      	mov	sl, r1
 801dad8:	2200      	movs	r2, #0
 801dada:	6818      	ldr	r0, [r3, #0]
 801dadc:	fa00 f009 	lsl.w	r0, r0, r9
 801dae0:	4310      	orrs	r0, r2
 801dae2:	f84a 0b04 	str.w	r0, [sl], #4
 801dae6:	f853 2b04 	ldr.w	r2, [r3], #4
 801daea:	459c      	cmp	ip, r3
 801daec:	fa22 f20e 	lsr.w	r2, r2, lr
 801daf0:	d8f3      	bhi.n	801dada <__lshift+0x6e>
 801daf2:	ebac 0304 	sub.w	r3, ip, r4
 801daf6:	3b15      	subs	r3, #21
 801daf8:	f023 0303 	bic.w	r3, r3, #3
 801dafc:	3304      	adds	r3, #4
 801dafe:	f104 0015 	add.w	r0, r4, #21
 801db02:	4560      	cmp	r0, ip
 801db04:	bf88      	it	hi
 801db06:	2304      	movhi	r3, #4
 801db08:	50ca      	str	r2, [r1, r3]
 801db0a:	b10a      	cbz	r2, 801db10 <__lshift+0xa4>
 801db0c:	f108 0602 	add.w	r6, r8, #2
 801db10:	3e01      	subs	r6, #1
 801db12:	4638      	mov	r0, r7
 801db14:	612e      	str	r6, [r5, #16]
 801db16:	4621      	mov	r1, r4
 801db18:	f7ff fde2 	bl	801d6e0 <_Bfree>
 801db1c:	4628      	mov	r0, r5
 801db1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801db22:	f842 0f04 	str.w	r0, [r2, #4]!
 801db26:	3301      	adds	r3, #1
 801db28:	e7c5      	b.n	801dab6 <__lshift+0x4a>
 801db2a:	3904      	subs	r1, #4
 801db2c:	f853 2b04 	ldr.w	r2, [r3], #4
 801db30:	f841 2f04 	str.w	r2, [r1, #4]!
 801db34:	459c      	cmp	ip, r3
 801db36:	d8f9      	bhi.n	801db2c <__lshift+0xc0>
 801db38:	e7ea      	b.n	801db10 <__lshift+0xa4>
 801db3a:	bf00      	nop
 801db3c:	0801f714 	.word	0x0801f714
 801db40:	0801f725 	.word	0x0801f725

0801db44 <__mcmp>:
 801db44:	690a      	ldr	r2, [r1, #16]
 801db46:	4603      	mov	r3, r0
 801db48:	6900      	ldr	r0, [r0, #16]
 801db4a:	1a80      	subs	r0, r0, r2
 801db4c:	b530      	push	{r4, r5, lr}
 801db4e:	d10e      	bne.n	801db6e <__mcmp+0x2a>
 801db50:	3314      	adds	r3, #20
 801db52:	3114      	adds	r1, #20
 801db54:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801db58:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801db5c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801db60:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801db64:	4295      	cmp	r5, r2
 801db66:	d003      	beq.n	801db70 <__mcmp+0x2c>
 801db68:	d205      	bcs.n	801db76 <__mcmp+0x32>
 801db6a:	f04f 30ff 	mov.w	r0, #4294967295
 801db6e:	bd30      	pop	{r4, r5, pc}
 801db70:	42a3      	cmp	r3, r4
 801db72:	d3f3      	bcc.n	801db5c <__mcmp+0x18>
 801db74:	e7fb      	b.n	801db6e <__mcmp+0x2a>
 801db76:	2001      	movs	r0, #1
 801db78:	e7f9      	b.n	801db6e <__mcmp+0x2a>
	...

0801db7c <__mdiff>:
 801db7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801db80:	4689      	mov	r9, r1
 801db82:	4606      	mov	r6, r0
 801db84:	4611      	mov	r1, r2
 801db86:	4648      	mov	r0, r9
 801db88:	4614      	mov	r4, r2
 801db8a:	f7ff ffdb 	bl	801db44 <__mcmp>
 801db8e:	1e05      	subs	r5, r0, #0
 801db90:	d112      	bne.n	801dbb8 <__mdiff+0x3c>
 801db92:	4629      	mov	r1, r5
 801db94:	4630      	mov	r0, r6
 801db96:	f7ff fd63 	bl	801d660 <_Balloc>
 801db9a:	4602      	mov	r2, r0
 801db9c:	b928      	cbnz	r0, 801dbaa <__mdiff+0x2e>
 801db9e:	4b3e      	ldr	r3, [pc, #248]	@ (801dc98 <__mdiff+0x11c>)
 801dba0:	f240 2137 	movw	r1, #567	@ 0x237
 801dba4:	483d      	ldr	r0, [pc, #244]	@ (801dc9c <__mdiff+0x120>)
 801dba6:	f000 f999 	bl	801dedc <__assert_func>
 801dbaa:	2301      	movs	r3, #1
 801dbac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801dbb0:	4610      	mov	r0, r2
 801dbb2:	b003      	add	sp, #12
 801dbb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dbb8:	bfbc      	itt	lt
 801dbba:	464b      	movlt	r3, r9
 801dbbc:	46a1      	movlt	r9, r4
 801dbbe:	4630      	mov	r0, r6
 801dbc0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801dbc4:	bfba      	itte	lt
 801dbc6:	461c      	movlt	r4, r3
 801dbc8:	2501      	movlt	r5, #1
 801dbca:	2500      	movge	r5, #0
 801dbcc:	f7ff fd48 	bl	801d660 <_Balloc>
 801dbd0:	4602      	mov	r2, r0
 801dbd2:	b918      	cbnz	r0, 801dbdc <__mdiff+0x60>
 801dbd4:	4b30      	ldr	r3, [pc, #192]	@ (801dc98 <__mdiff+0x11c>)
 801dbd6:	f240 2145 	movw	r1, #581	@ 0x245
 801dbda:	e7e3      	b.n	801dba4 <__mdiff+0x28>
 801dbdc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801dbe0:	6926      	ldr	r6, [r4, #16]
 801dbe2:	60c5      	str	r5, [r0, #12]
 801dbe4:	f109 0310 	add.w	r3, r9, #16
 801dbe8:	f109 0514 	add.w	r5, r9, #20
 801dbec:	f104 0e14 	add.w	lr, r4, #20
 801dbf0:	f100 0b14 	add.w	fp, r0, #20
 801dbf4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801dbf8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801dbfc:	9301      	str	r3, [sp, #4]
 801dbfe:	46d9      	mov	r9, fp
 801dc00:	f04f 0c00 	mov.w	ip, #0
 801dc04:	9b01      	ldr	r3, [sp, #4]
 801dc06:	f85e 0b04 	ldr.w	r0, [lr], #4
 801dc0a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801dc0e:	9301      	str	r3, [sp, #4]
 801dc10:	b281      	uxth	r1, r0
 801dc12:	fa1f f38a 	uxth.w	r3, sl
 801dc16:	1a5b      	subs	r3, r3, r1
 801dc18:	0c00      	lsrs	r0, r0, #16
 801dc1a:	4463      	add	r3, ip
 801dc1c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801dc20:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801dc24:	b29b      	uxth	r3, r3
 801dc26:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801dc2a:	4576      	cmp	r6, lr
 801dc2c:	f849 3b04 	str.w	r3, [r9], #4
 801dc30:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801dc34:	d8e6      	bhi.n	801dc04 <__mdiff+0x88>
 801dc36:	1b33      	subs	r3, r6, r4
 801dc38:	3b15      	subs	r3, #21
 801dc3a:	f023 0303 	bic.w	r3, r3, #3
 801dc3e:	3415      	adds	r4, #21
 801dc40:	3304      	adds	r3, #4
 801dc42:	42a6      	cmp	r6, r4
 801dc44:	bf38      	it	cc
 801dc46:	2304      	movcc	r3, #4
 801dc48:	441d      	add	r5, r3
 801dc4a:	445b      	add	r3, fp
 801dc4c:	461e      	mov	r6, r3
 801dc4e:	462c      	mov	r4, r5
 801dc50:	4544      	cmp	r4, r8
 801dc52:	d30e      	bcc.n	801dc72 <__mdiff+0xf6>
 801dc54:	f108 0103 	add.w	r1, r8, #3
 801dc58:	1b49      	subs	r1, r1, r5
 801dc5a:	f021 0103 	bic.w	r1, r1, #3
 801dc5e:	3d03      	subs	r5, #3
 801dc60:	45a8      	cmp	r8, r5
 801dc62:	bf38      	it	cc
 801dc64:	2100      	movcc	r1, #0
 801dc66:	440b      	add	r3, r1
 801dc68:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801dc6c:	b191      	cbz	r1, 801dc94 <__mdiff+0x118>
 801dc6e:	6117      	str	r7, [r2, #16]
 801dc70:	e79e      	b.n	801dbb0 <__mdiff+0x34>
 801dc72:	f854 1b04 	ldr.w	r1, [r4], #4
 801dc76:	46e6      	mov	lr, ip
 801dc78:	0c08      	lsrs	r0, r1, #16
 801dc7a:	fa1c fc81 	uxtah	ip, ip, r1
 801dc7e:	4471      	add	r1, lr
 801dc80:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801dc84:	b289      	uxth	r1, r1
 801dc86:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801dc8a:	f846 1b04 	str.w	r1, [r6], #4
 801dc8e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801dc92:	e7dd      	b.n	801dc50 <__mdiff+0xd4>
 801dc94:	3f01      	subs	r7, #1
 801dc96:	e7e7      	b.n	801dc68 <__mdiff+0xec>
 801dc98:	0801f714 	.word	0x0801f714
 801dc9c:	0801f725 	.word	0x0801f725

0801dca0 <__d2b>:
 801dca0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 801dca4:	2101      	movs	r1, #1
 801dca6:	9e08      	ldr	r6, [sp, #32]
 801dca8:	4690      	mov	r8, r2
 801dcaa:	4699      	mov	r9, r3
 801dcac:	f7ff fcd8 	bl	801d660 <_Balloc>
 801dcb0:	4604      	mov	r4, r0
 801dcb2:	b930      	cbnz	r0, 801dcc2 <__d2b+0x22>
 801dcb4:	4602      	mov	r2, r0
 801dcb6:	4b24      	ldr	r3, [pc, #144]	@ (801dd48 <__d2b+0xa8>)
 801dcb8:	4824      	ldr	r0, [pc, #144]	@ (801dd4c <__d2b+0xac>)
 801dcba:	f240 310f 	movw	r1, #783	@ 0x30f
 801dcbe:	f000 f90d 	bl	801dedc <__assert_func>
 801dcc2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801dcc6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801dcca:	b10d      	cbz	r5, 801dcd0 <__d2b+0x30>
 801dccc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801dcd0:	9301      	str	r3, [sp, #4]
 801dcd2:	f1b8 0300 	subs.w	r3, r8, #0
 801dcd6:	d024      	beq.n	801dd22 <__d2b+0x82>
 801dcd8:	4668      	mov	r0, sp
 801dcda:	9300      	str	r3, [sp, #0]
 801dcdc:	f7ff fd87 	bl	801d7ee <__lo0bits>
 801dce0:	e9dd 1200 	ldrd	r1, r2, [sp]
 801dce4:	b1d8      	cbz	r0, 801dd1e <__d2b+0x7e>
 801dce6:	f1c0 0320 	rsb	r3, r0, #32
 801dcea:	fa02 f303 	lsl.w	r3, r2, r3
 801dcee:	430b      	orrs	r3, r1
 801dcf0:	40c2      	lsrs	r2, r0
 801dcf2:	6163      	str	r3, [r4, #20]
 801dcf4:	9201      	str	r2, [sp, #4]
 801dcf6:	9b01      	ldr	r3, [sp, #4]
 801dcf8:	61a3      	str	r3, [r4, #24]
 801dcfa:	2b00      	cmp	r3, #0
 801dcfc:	bf0c      	ite	eq
 801dcfe:	2201      	moveq	r2, #1
 801dd00:	2202      	movne	r2, #2
 801dd02:	6122      	str	r2, [r4, #16]
 801dd04:	b1ad      	cbz	r5, 801dd32 <__d2b+0x92>
 801dd06:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801dd0a:	4405      	add	r5, r0
 801dd0c:	6035      	str	r5, [r6, #0]
 801dd0e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801dd12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dd14:	6018      	str	r0, [r3, #0]
 801dd16:	4620      	mov	r0, r4
 801dd18:	b002      	add	sp, #8
 801dd1a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 801dd1e:	6161      	str	r1, [r4, #20]
 801dd20:	e7e9      	b.n	801dcf6 <__d2b+0x56>
 801dd22:	a801      	add	r0, sp, #4
 801dd24:	f7ff fd63 	bl	801d7ee <__lo0bits>
 801dd28:	9b01      	ldr	r3, [sp, #4]
 801dd2a:	6163      	str	r3, [r4, #20]
 801dd2c:	3020      	adds	r0, #32
 801dd2e:	2201      	movs	r2, #1
 801dd30:	e7e7      	b.n	801dd02 <__d2b+0x62>
 801dd32:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801dd36:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801dd3a:	6030      	str	r0, [r6, #0]
 801dd3c:	6918      	ldr	r0, [r3, #16]
 801dd3e:	f7ff fd37 	bl	801d7b0 <__hi0bits>
 801dd42:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801dd46:	e7e4      	b.n	801dd12 <__d2b+0x72>
 801dd48:	0801f714 	.word	0x0801f714
 801dd4c:	0801f725 	.word	0x0801f725

0801dd50 <__sflush_r>:
 801dd50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801dd54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dd56:	0716      	lsls	r6, r2, #28
 801dd58:	4605      	mov	r5, r0
 801dd5a:	460c      	mov	r4, r1
 801dd5c:	d454      	bmi.n	801de08 <__sflush_r+0xb8>
 801dd5e:	684b      	ldr	r3, [r1, #4]
 801dd60:	2b00      	cmp	r3, #0
 801dd62:	dc02      	bgt.n	801dd6a <__sflush_r+0x1a>
 801dd64:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801dd66:	2b00      	cmp	r3, #0
 801dd68:	dd48      	ble.n	801ddfc <__sflush_r+0xac>
 801dd6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801dd6c:	2e00      	cmp	r6, #0
 801dd6e:	d045      	beq.n	801ddfc <__sflush_r+0xac>
 801dd70:	2300      	movs	r3, #0
 801dd72:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801dd76:	682f      	ldr	r7, [r5, #0]
 801dd78:	6a21      	ldr	r1, [r4, #32]
 801dd7a:	602b      	str	r3, [r5, #0]
 801dd7c:	d030      	beq.n	801dde0 <__sflush_r+0x90>
 801dd7e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801dd80:	89a3      	ldrh	r3, [r4, #12]
 801dd82:	0759      	lsls	r1, r3, #29
 801dd84:	d505      	bpl.n	801dd92 <__sflush_r+0x42>
 801dd86:	6863      	ldr	r3, [r4, #4]
 801dd88:	1ad2      	subs	r2, r2, r3
 801dd8a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801dd8c:	b10b      	cbz	r3, 801dd92 <__sflush_r+0x42>
 801dd8e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801dd90:	1ad2      	subs	r2, r2, r3
 801dd92:	2300      	movs	r3, #0
 801dd94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801dd96:	6a21      	ldr	r1, [r4, #32]
 801dd98:	4628      	mov	r0, r5
 801dd9a:	47b0      	blx	r6
 801dd9c:	1c43      	adds	r3, r0, #1
 801dd9e:	89a3      	ldrh	r3, [r4, #12]
 801dda0:	d106      	bne.n	801ddb0 <__sflush_r+0x60>
 801dda2:	6829      	ldr	r1, [r5, #0]
 801dda4:	291d      	cmp	r1, #29
 801dda6:	d82b      	bhi.n	801de00 <__sflush_r+0xb0>
 801dda8:	4a28      	ldr	r2, [pc, #160]	@ (801de4c <__sflush_r+0xfc>)
 801ddaa:	40ca      	lsrs	r2, r1
 801ddac:	07d6      	lsls	r6, r2, #31
 801ddae:	d527      	bpl.n	801de00 <__sflush_r+0xb0>
 801ddb0:	2200      	movs	r2, #0
 801ddb2:	6062      	str	r2, [r4, #4]
 801ddb4:	04d9      	lsls	r1, r3, #19
 801ddb6:	6922      	ldr	r2, [r4, #16]
 801ddb8:	6022      	str	r2, [r4, #0]
 801ddba:	d504      	bpl.n	801ddc6 <__sflush_r+0x76>
 801ddbc:	1c42      	adds	r2, r0, #1
 801ddbe:	d101      	bne.n	801ddc4 <__sflush_r+0x74>
 801ddc0:	682b      	ldr	r3, [r5, #0]
 801ddc2:	b903      	cbnz	r3, 801ddc6 <__sflush_r+0x76>
 801ddc4:	6560      	str	r0, [r4, #84]	@ 0x54
 801ddc6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ddc8:	602f      	str	r7, [r5, #0]
 801ddca:	b1b9      	cbz	r1, 801ddfc <__sflush_r+0xac>
 801ddcc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ddd0:	4299      	cmp	r1, r3
 801ddd2:	d002      	beq.n	801ddda <__sflush_r+0x8a>
 801ddd4:	4628      	mov	r0, r5
 801ddd6:	f7ff fb43 	bl	801d460 <_free_r>
 801ddda:	2300      	movs	r3, #0
 801dddc:	6363      	str	r3, [r4, #52]	@ 0x34
 801ddde:	e00d      	b.n	801ddfc <__sflush_r+0xac>
 801dde0:	2301      	movs	r3, #1
 801dde2:	4628      	mov	r0, r5
 801dde4:	47b0      	blx	r6
 801dde6:	4602      	mov	r2, r0
 801dde8:	1c50      	adds	r0, r2, #1
 801ddea:	d1c9      	bne.n	801dd80 <__sflush_r+0x30>
 801ddec:	682b      	ldr	r3, [r5, #0]
 801ddee:	2b00      	cmp	r3, #0
 801ddf0:	d0c6      	beq.n	801dd80 <__sflush_r+0x30>
 801ddf2:	2b1d      	cmp	r3, #29
 801ddf4:	d001      	beq.n	801ddfa <__sflush_r+0xaa>
 801ddf6:	2b16      	cmp	r3, #22
 801ddf8:	d11d      	bne.n	801de36 <__sflush_r+0xe6>
 801ddfa:	602f      	str	r7, [r5, #0]
 801ddfc:	2000      	movs	r0, #0
 801ddfe:	e021      	b.n	801de44 <__sflush_r+0xf4>
 801de00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801de04:	b21b      	sxth	r3, r3
 801de06:	e01a      	b.n	801de3e <__sflush_r+0xee>
 801de08:	690f      	ldr	r7, [r1, #16]
 801de0a:	2f00      	cmp	r7, #0
 801de0c:	d0f6      	beq.n	801ddfc <__sflush_r+0xac>
 801de0e:	0793      	lsls	r3, r2, #30
 801de10:	680e      	ldr	r6, [r1, #0]
 801de12:	bf08      	it	eq
 801de14:	694b      	ldreq	r3, [r1, #20]
 801de16:	600f      	str	r7, [r1, #0]
 801de18:	bf18      	it	ne
 801de1a:	2300      	movne	r3, #0
 801de1c:	1bf6      	subs	r6, r6, r7
 801de1e:	608b      	str	r3, [r1, #8]
 801de20:	2e00      	cmp	r6, #0
 801de22:	ddeb      	ble.n	801ddfc <__sflush_r+0xac>
 801de24:	6a21      	ldr	r1, [r4, #32]
 801de26:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 801de2a:	4633      	mov	r3, r6
 801de2c:	463a      	mov	r2, r7
 801de2e:	4628      	mov	r0, r5
 801de30:	47e0      	blx	ip
 801de32:	2800      	cmp	r0, #0
 801de34:	dc07      	bgt.n	801de46 <__sflush_r+0xf6>
 801de36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801de3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801de3e:	81a3      	strh	r3, [r4, #12]
 801de40:	f04f 30ff 	mov.w	r0, #4294967295
 801de44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801de46:	4407      	add	r7, r0
 801de48:	1a36      	subs	r6, r6, r0
 801de4a:	e7e9      	b.n	801de20 <__sflush_r+0xd0>
 801de4c:	20400001 	.word	0x20400001

0801de50 <_fflush_r>:
 801de50:	b538      	push	{r3, r4, r5, lr}
 801de52:	690b      	ldr	r3, [r1, #16]
 801de54:	4605      	mov	r5, r0
 801de56:	460c      	mov	r4, r1
 801de58:	b913      	cbnz	r3, 801de60 <_fflush_r+0x10>
 801de5a:	2500      	movs	r5, #0
 801de5c:	4628      	mov	r0, r5
 801de5e:	bd38      	pop	{r3, r4, r5, pc}
 801de60:	b118      	cbz	r0, 801de6a <_fflush_r+0x1a>
 801de62:	6a03      	ldr	r3, [r0, #32]
 801de64:	b90b      	cbnz	r3, 801de6a <_fflush_r+0x1a>
 801de66:	f7fe fba9 	bl	801c5bc <__sinit>
 801de6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801de6e:	2b00      	cmp	r3, #0
 801de70:	d0f3      	beq.n	801de5a <_fflush_r+0xa>
 801de72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801de74:	07d0      	lsls	r0, r2, #31
 801de76:	d404      	bmi.n	801de82 <_fflush_r+0x32>
 801de78:	0599      	lsls	r1, r3, #22
 801de7a:	d402      	bmi.n	801de82 <_fflush_r+0x32>
 801de7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801de7e:	f7fe fc94 	bl	801c7aa <__retarget_lock_acquire_recursive>
 801de82:	4628      	mov	r0, r5
 801de84:	4621      	mov	r1, r4
 801de86:	f7ff ff63 	bl	801dd50 <__sflush_r>
 801de8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801de8c:	07da      	lsls	r2, r3, #31
 801de8e:	4605      	mov	r5, r0
 801de90:	d4e4      	bmi.n	801de5c <_fflush_r+0xc>
 801de92:	89a3      	ldrh	r3, [r4, #12]
 801de94:	059b      	lsls	r3, r3, #22
 801de96:	d4e1      	bmi.n	801de5c <_fflush_r+0xc>
 801de98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801de9a:	f7fe fc87 	bl	801c7ac <__retarget_lock_release_recursive>
 801de9e:	e7dd      	b.n	801de5c <_fflush_r+0xc>

0801dea0 <_sbrk_r>:
 801dea0:	b538      	push	{r3, r4, r5, lr}
 801dea2:	4d06      	ldr	r5, [pc, #24]	@ (801debc <_sbrk_r+0x1c>)
 801dea4:	2300      	movs	r3, #0
 801dea6:	4604      	mov	r4, r0
 801dea8:	4608      	mov	r0, r1
 801deaa:	602b      	str	r3, [r5, #0]
 801deac:	f7e4 fade 	bl	800246c <_sbrk>
 801deb0:	1c43      	adds	r3, r0, #1
 801deb2:	d102      	bne.n	801deba <_sbrk_r+0x1a>
 801deb4:	682b      	ldr	r3, [r5, #0]
 801deb6:	b103      	cbz	r3, 801deba <_sbrk_r+0x1a>
 801deb8:	6023      	str	r3, [r4, #0]
 801deba:	bd38      	pop	{r3, r4, r5, pc}
 801debc:	20002518 	.word	0x20002518

0801dec0 <memcpy>:
 801dec0:	440a      	add	r2, r1
 801dec2:	4291      	cmp	r1, r2
 801dec4:	f100 33ff 	add.w	r3, r0, #4294967295
 801dec8:	d100      	bne.n	801decc <memcpy+0xc>
 801deca:	4770      	bx	lr
 801decc:	b510      	push	{r4, lr}
 801dece:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ded2:	f803 4f01 	strb.w	r4, [r3, #1]!
 801ded6:	4291      	cmp	r1, r2
 801ded8:	d1f9      	bne.n	801dece <memcpy+0xe>
 801deda:	bd10      	pop	{r4, pc}

0801dedc <__assert_func>:
 801dedc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801dede:	4614      	mov	r4, r2
 801dee0:	461a      	mov	r2, r3
 801dee2:	4b09      	ldr	r3, [pc, #36]	@ (801df08 <__assert_func+0x2c>)
 801dee4:	681b      	ldr	r3, [r3, #0]
 801dee6:	4605      	mov	r5, r0
 801dee8:	68d8      	ldr	r0, [r3, #12]
 801deea:	b14c      	cbz	r4, 801df00 <__assert_func+0x24>
 801deec:	4b07      	ldr	r3, [pc, #28]	@ (801df0c <__assert_func+0x30>)
 801deee:	9100      	str	r1, [sp, #0]
 801def0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801def4:	4906      	ldr	r1, [pc, #24]	@ (801df10 <__assert_func+0x34>)
 801def6:	462b      	mov	r3, r5
 801def8:	f000 f842 	bl	801df80 <fiprintf>
 801defc:	f000 f852 	bl	801dfa4 <abort>
 801df00:	4b04      	ldr	r3, [pc, #16]	@ (801df14 <__assert_func+0x38>)
 801df02:	461c      	mov	r4, r3
 801df04:	e7f3      	b.n	801deee <__assert_func+0x12>
 801df06:	bf00      	nop
 801df08:	2000014c 	.word	0x2000014c
 801df0c:	0801f788 	.word	0x0801f788
 801df10:	0801f795 	.word	0x0801f795
 801df14:	0801f7c3 	.word	0x0801f7c3

0801df18 <_calloc_r>:
 801df18:	b570      	push	{r4, r5, r6, lr}
 801df1a:	fba1 5402 	umull	r5, r4, r1, r2
 801df1e:	b934      	cbnz	r4, 801df2e <_calloc_r+0x16>
 801df20:	4629      	mov	r1, r5
 801df22:	f7ff fb11 	bl	801d548 <_malloc_r>
 801df26:	4606      	mov	r6, r0
 801df28:	b928      	cbnz	r0, 801df36 <_calloc_r+0x1e>
 801df2a:	4630      	mov	r0, r6
 801df2c:	bd70      	pop	{r4, r5, r6, pc}
 801df2e:	220c      	movs	r2, #12
 801df30:	6002      	str	r2, [r0, #0]
 801df32:	2600      	movs	r6, #0
 801df34:	e7f9      	b.n	801df2a <_calloc_r+0x12>
 801df36:	462a      	mov	r2, r5
 801df38:	4621      	mov	r1, r4
 801df3a:	f7fe fbb8 	bl	801c6ae <memset>
 801df3e:	e7f4      	b.n	801df2a <_calloc_r+0x12>

0801df40 <__ascii_mbtowc>:
 801df40:	b082      	sub	sp, #8
 801df42:	b901      	cbnz	r1, 801df46 <__ascii_mbtowc+0x6>
 801df44:	a901      	add	r1, sp, #4
 801df46:	b142      	cbz	r2, 801df5a <__ascii_mbtowc+0x1a>
 801df48:	b14b      	cbz	r3, 801df5e <__ascii_mbtowc+0x1e>
 801df4a:	7813      	ldrb	r3, [r2, #0]
 801df4c:	600b      	str	r3, [r1, #0]
 801df4e:	7812      	ldrb	r2, [r2, #0]
 801df50:	1e10      	subs	r0, r2, #0
 801df52:	bf18      	it	ne
 801df54:	2001      	movne	r0, #1
 801df56:	b002      	add	sp, #8
 801df58:	4770      	bx	lr
 801df5a:	4610      	mov	r0, r2
 801df5c:	e7fb      	b.n	801df56 <__ascii_mbtowc+0x16>
 801df5e:	f06f 0001 	mvn.w	r0, #1
 801df62:	e7f8      	b.n	801df56 <__ascii_mbtowc+0x16>

0801df64 <__ascii_wctomb>:
 801df64:	4603      	mov	r3, r0
 801df66:	4608      	mov	r0, r1
 801df68:	b141      	cbz	r1, 801df7c <__ascii_wctomb+0x18>
 801df6a:	2aff      	cmp	r2, #255	@ 0xff
 801df6c:	d904      	bls.n	801df78 <__ascii_wctomb+0x14>
 801df6e:	228a      	movs	r2, #138	@ 0x8a
 801df70:	601a      	str	r2, [r3, #0]
 801df72:	f04f 30ff 	mov.w	r0, #4294967295
 801df76:	4770      	bx	lr
 801df78:	700a      	strb	r2, [r1, #0]
 801df7a:	2001      	movs	r0, #1
 801df7c:	4770      	bx	lr
	...

0801df80 <fiprintf>:
 801df80:	b40e      	push	{r1, r2, r3}
 801df82:	b503      	push	{r0, r1, lr}
 801df84:	4601      	mov	r1, r0
 801df86:	ab03      	add	r3, sp, #12
 801df88:	4805      	ldr	r0, [pc, #20]	@ (801dfa0 <fiprintf+0x20>)
 801df8a:	f853 2b04 	ldr.w	r2, [r3], #4
 801df8e:	6800      	ldr	r0, [r0, #0]
 801df90:	9301      	str	r3, [sp, #4]
 801df92:	f000 f835 	bl	801e000 <_vfiprintf_r>
 801df96:	b002      	add	sp, #8
 801df98:	f85d eb04 	ldr.w	lr, [sp], #4
 801df9c:	b003      	add	sp, #12
 801df9e:	4770      	bx	lr
 801dfa0:	2000014c 	.word	0x2000014c

0801dfa4 <abort>:
 801dfa4:	b508      	push	{r3, lr}
 801dfa6:	2006      	movs	r0, #6
 801dfa8:	f000 f9fe 	bl	801e3a8 <raise>
 801dfac:	2001      	movs	r0, #1
 801dfae:	f7e4 f9e9 	bl	8002384 <_exit>

0801dfb2 <__sfputc_r>:
 801dfb2:	6893      	ldr	r3, [r2, #8]
 801dfb4:	3b01      	subs	r3, #1
 801dfb6:	2b00      	cmp	r3, #0
 801dfb8:	b410      	push	{r4}
 801dfba:	6093      	str	r3, [r2, #8]
 801dfbc:	da07      	bge.n	801dfce <__sfputc_r+0x1c>
 801dfbe:	6994      	ldr	r4, [r2, #24]
 801dfc0:	42a3      	cmp	r3, r4
 801dfc2:	db01      	blt.n	801dfc8 <__sfputc_r+0x16>
 801dfc4:	290a      	cmp	r1, #10
 801dfc6:	d102      	bne.n	801dfce <__sfputc_r+0x1c>
 801dfc8:	bc10      	pop	{r4}
 801dfca:	f000 b931 	b.w	801e230 <__swbuf_r>
 801dfce:	6813      	ldr	r3, [r2, #0]
 801dfd0:	1c58      	adds	r0, r3, #1
 801dfd2:	6010      	str	r0, [r2, #0]
 801dfd4:	7019      	strb	r1, [r3, #0]
 801dfd6:	4608      	mov	r0, r1
 801dfd8:	bc10      	pop	{r4}
 801dfda:	4770      	bx	lr

0801dfdc <__sfputs_r>:
 801dfdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dfde:	4606      	mov	r6, r0
 801dfe0:	460f      	mov	r7, r1
 801dfe2:	4614      	mov	r4, r2
 801dfe4:	18d5      	adds	r5, r2, r3
 801dfe6:	42ac      	cmp	r4, r5
 801dfe8:	d101      	bne.n	801dfee <__sfputs_r+0x12>
 801dfea:	2000      	movs	r0, #0
 801dfec:	e007      	b.n	801dffe <__sfputs_r+0x22>
 801dfee:	f814 1b01 	ldrb.w	r1, [r4], #1
 801dff2:	463a      	mov	r2, r7
 801dff4:	4630      	mov	r0, r6
 801dff6:	f7ff ffdc 	bl	801dfb2 <__sfputc_r>
 801dffa:	1c43      	adds	r3, r0, #1
 801dffc:	d1f3      	bne.n	801dfe6 <__sfputs_r+0xa>
 801dffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801e000 <_vfiprintf_r>:
 801e000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e004:	460d      	mov	r5, r1
 801e006:	b09d      	sub	sp, #116	@ 0x74
 801e008:	4614      	mov	r4, r2
 801e00a:	4698      	mov	r8, r3
 801e00c:	4606      	mov	r6, r0
 801e00e:	b118      	cbz	r0, 801e018 <_vfiprintf_r+0x18>
 801e010:	6a03      	ldr	r3, [r0, #32]
 801e012:	b90b      	cbnz	r3, 801e018 <_vfiprintf_r+0x18>
 801e014:	f7fe fad2 	bl	801c5bc <__sinit>
 801e018:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e01a:	07d9      	lsls	r1, r3, #31
 801e01c:	d405      	bmi.n	801e02a <_vfiprintf_r+0x2a>
 801e01e:	89ab      	ldrh	r3, [r5, #12]
 801e020:	059a      	lsls	r2, r3, #22
 801e022:	d402      	bmi.n	801e02a <_vfiprintf_r+0x2a>
 801e024:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e026:	f7fe fbc0 	bl	801c7aa <__retarget_lock_acquire_recursive>
 801e02a:	89ab      	ldrh	r3, [r5, #12]
 801e02c:	071b      	lsls	r3, r3, #28
 801e02e:	d501      	bpl.n	801e034 <_vfiprintf_r+0x34>
 801e030:	692b      	ldr	r3, [r5, #16]
 801e032:	b99b      	cbnz	r3, 801e05c <_vfiprintf_r+0x5c>
 801e034:	4629      	mov	r1, r5
 801e036:	4630      	mov	r0, r6
 801e038:	f000 f938 	bl	801e2ac <__swsetup_r>
 801e03c:	b170      	cbz	r0, 801e05c <_vfiprintf_r+0x5c>
 801e03e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e040:	07dc      	lsls	r4, r3, #31
 801e042:	d504      	bpl.n	801e04e <_vfiprintf_r+0x4e>
 801e044:	f04f 30ff 	mov.w	r0, #4294967295
 801e048:	b01d      	add	sp, #116	@ 0x74
 801e04a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e04e:	89ab      	ldrh	r3, [r5, #12]
 801e050:	0598      	lsls	r0, r3, #22
 801e052:	d4f7      	bmi.n	801e044 <_vfiprintf_r+0x44>
 801e054:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e056:	f7fe fba9 	bl	801c7ac <__retarget_lock_release_recursive>
 801e05a:	e7f3      	b.n	801e044 <_vfiprintf_r+0x44>
 801e05c:	2300      	movs	r3, #0
 801e05e:	9309      	str	r3, [sp, #36]	@ 0x24
 801e060:	2320      	movs	r3, #32
 801e062:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801e066:	f8cd 800c 	str.w	r8, [sp, #12]
 801e06a:	2330      	movs	r3, #48	@ 0x30
 801e06c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801e21c <_vfiprintf_r+0x21c>
 801e070:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801e074:	f04f 0901 	mov.w	r9, #1
 801e078:	4623      	mov	r3, r4
 801e07a:	469a      	mov	sl, r3
 801e07c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e080:	b10a      	cbz	r2, 801e086 <_vfiprintf_r+0x86>
 801e082:	2a25      	cmp	r2, #37	@ 0x25
 801e084:	d1f9      	bne.n	801e07a <_vfiprintf_r+0x7a>
 801e086:	ebba 0b04 	subs.w	fp, sl, r4
 801e08a:	d00b      	beq.n	801e0a4 <_vfiprintf_r+0xa4>
 801e08c:	465b      	mov	r3, fp
 801e08e:	4622      	mov	r2, r4
 801e090:	4629      	mov	r1, r5
 801e092:	4630      	mov	r0, r6
 801e094:	f7ff ffa2 	bl	801dfdc <__sfputs_r>
 801e098:	3001      	adds	r0, #1
 801e09a:	f000 80a7 	beq.w	801e1ec <_vfiprintf_r+0x1ec>
 801e09e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801e0a0:	445a      	add	r2, fp
 801e0a2:	9209      	str	r2, [sp, #36]	@ 0x24
 801e0a4:	f89a 3000 	ldrb.w	r3, [sl]
 801e0a8:	2b00      	cmp	r3, #0
 801e0aa:	f000 809f 	beq.w	801e1ec <_vfiprintf_r+0x1ec>
 801e0ae:	2300      	movs	r3, #0
 801e0b0:	f04f 32ff 	mov.w	r2, #4294967295
 801e0b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801e0b8:	f10a 0a01 	add.w	sl, sl, #1
 801e0bc:	9304      	str	r3, [sp, #16]
 801e0be:	9307      	str	r3, [sp, #28]
 801e0c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801e0c4:	931a      	str	r3, [sp, #104]	@ 0x68
 801e0c6:	4654      	mov	r4, sl
 801e0c8:	2205      	movs	r2, #5
 801e0ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e0ce:	4853      	ldr	r0, [pc, #332]	@ (801e21c <_vfiprintf_r+0x21c>)
 801e0d0:	f7e2 f856 	bl	8000180 <memchr>
 801e0d4:	9a04      	ldr	r2, [sp, #16]
 801e0d6:	b9d8      	cbnz	r0, 801e110 <_vfiprintf_r+0x110>
 801e0d8:	06d1      	lsls	r1, r2, #27
 801e0da:	bf44      	itt	mi
 801e0dc:	2320      	movmi	r3, #32
 801e0de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801e0e2:	0713      	lsls	r3, r2, #28
 801e0e4:	bf44      	itt	mi
 801e0e6:	232b      	movmi	r3, #43	@ 0x2b
 801e0e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801e0ec:	f89a 3000 	ldrb.w	r3, [sl]
 801e0f0:	2b2a      	cmp	r3, #42	@ 0x2a
 801e0f2:	d015      	beq.n	801e120 <_vfiprintf_r+0x120>
 801e0f4:	9a07      	ldr	r2, [sp, #28]
 801e0f6:	4654      	mov	r4, sl
 801e0f8:	2000      	movs	r0, #0
 801e0fa:	f04f 0c0a 	mov.w	ip, #10
 801e0fe:	4621      	mov	r1, r4
 801e100:	f811 3b01 	ldrb.w	r3, [r1], #1
 801e104:	3b30      	subs	r3, #48	@ 0x30
 801e106:	2b09      	cmp	r3, #9
 801e108:	d94b      	bls.n	801e1a2 <_vfiprintf_r+0x1a2>
 801e10a:	b1b0      	cbz	r0, 801e13a <_vfiprintf_r+0x13a>
 801e10c:	9207      	str	r2, [sp, #28]
 801e10e:	e014      	b.n	801e13a <_vfiprintf_r+0x13a>
 801e110:	eba0 0308 	sub.w	r3, r0, r8
 801e114:	fa09 f303 	lsl.w	r3, r9, r3
 801e118:	4313      	orrs	r3, r2
 801e11a:	9304      	str	r3, [sp, #16]
 801e11c:	46a2      	mov	sl, r4
 801e11e:	e7d2      	b.n	801e0c6 <_vfiprintf_r+0xc6>
 801e120:	9b03      	ldr	r3, [sp, #12]
 801e122:	1d19      	adds	r1, r3, #4
 801e124:	681b      	ldr	r3, [r3, #0]
 801e126:	9103      	str	r1, [sp, #12]
 801e128:	2b00      	cmp	r3, #0
 801e12a:	bfbb      	ittet	lt
 801e12c:	425b      	neglt	r3, r3
 801e12e:	f042 0202 	orrlt.w	r2, r2, #2
 801e132:	9307      	strge	r3, [sp, #28]
 801e134:	9307      	strlt	r3, [sp, #28]
 801e136:	bfb8      	it	lt
 801e138:	9204      	strlt	r2, [sp, #16]
 801e13a:	7823      	ldrb	r3, [r4, #0]
 801e13c:	2b2e      	cmp	r3, #46	@ 0x2e
 801e13e:	d10a      	bne.n	801e156 <_vfiprintf_r+0x156>
 801e140:	7863      	ldrb	r3, [r4, #1]
 801e142:	2b2a      	cmp	r3, #42	@ 0x2a
 801e144:	d132      	bne.n	801e1ac <_vfiprintf_r+0x1ac>
 801e146:	9b03      	ldr	r3, [sp, #12]
 801e148:	1d1a      	adds	r2, r3, #4
 801e14a:	681b      	ldr	r3, [r3, #0]
 801e14c:	9203      	str	r2, [sp, #12]
 801e14e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801e152:	3402      	adds	r4, #2
 801e154:	9305      	str	r3, [sp, #20]
 801e156:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 801e220 <_vfiprintf_r+0x220>
 801e15a:	7821      	ldrb	r1, [r4, #0]
 801e15c:	2203      	movs	r2, #3
 801e15e:	4650      	mov	r0, sl
 801e160:	f7e2 f80e 	bl	8000180 <memchr>
 801e164:	b138      	cbz	r0, 801e176 <_vfiprintf_r+0x176>
 801e166:	9b04      	ldr	r3, [sp, #16]
 801e168:	eba0 000a 	sub.w	r0, r0, sl
 801e16c:	2240      	movs	r2, #64	@ 0x40
 801e16e:	4082      	lsls	r2, r0
 801e170:	4313      	orrs	r3, r2
 801e172:	3401      	adds	r4, #1
 801e174:	9304      	str	r3, [sp, #16]
 801e176:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e17a:	482a      	ldr	r0, [pc, #168]	@ (801e224 <_vfiprintf_r+0x224>)
 801e17c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801e180:	2206      	movs	r2, #6
 801e182:	f7e1 fffd 	bl	8000180 <memchr>
 801e186:	2800      	cmp	r0, #0
 801e188:	d03f      	beq.n	801e20a <_vfiprintf_r+0x20a>
 801e18a:	4b27      	ldr	r3, [pc, #156]	@ (801e228 <_vfiprintf_r+0x228>)
 801e18c:	bb1b      	cbnz	r3, 801e1d6 <_vfiprintf_r+0x1d6>
 801e18e:	9b03      	ldr	r3, [sp, #12]
 801e190:	3307      	adds	r3, #7
 801e192:	f023 0307 	bic.w	r3, r3, #7
 801e196:	3308      	adds	r3, #8
 801e198:	9303      	str	r3, [sp, #12]
 801e19a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e19c:	443b      	add	r3, r7
 801e19e:	9309      	str	r3, [sp, #36]	@ 0x24
 801e1a0:	e76a      	b.n	801e078 <_vfiprintf_r+0x78>
 801e1a2:	fb0c 3202 	mla	r2, ip, r2, r3
 801e1a6:	460c      	mov	r4, r1
 801e1a8:	2001      	movs	r0, #1
 801e1aa:	e7a8      	b.n	801e0fe <_vfiprintf_r+0xfe>
 801e1ac:	2300      	movs	r3, #0
 801e1ae:	3401      	adds	r4, #1
 801e1b0:	9305      	str	r3, [sp, #20]
 801e1b2:	4619      	mov	r1, r3
 801e1b4:	f04f 0c0a 	mov.w	ip, #10
 801e1b8:	4620      	mov	r0, r4
 801e1ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e1be:	3a30      	subs	r2, #48	@ 0x30
 801e1c0:	2a09      	cmp	r2, #9
 801e1c2:	d903      	bls.n	801e1cc <_vfiprintf_r+0x1cc>
 801e1c4:	2b00      	cmp	r3, #0
 801e1c6:	d0c6      	beq.n	801e156 <_vfiprintf_r+0x156>
 801e1c8:	9105      	str	r1, [sp, #20]
 801e1ca:	e7c4      	b.n	801e156 <_vfiprintf_r+0x156>
 801e1cc:	fb0c 2101 	mla	r1, ip, r1, r2
 801e1d0:	4604      	mov	r4, r0
 801e1d2:	2301      	movs	r3, #1
 801e1d4:	e7f0      	b.n	801e1b8 <_vfiprintf_r+0x1b8>
 801e1d6:	ab03      	add	r3, sp, #12
 801e1d8:	9300      	str	r3, [sp, #0]
 801e1da:	462a      	mov	r2, r5
 801e1dc:	4b13      	ldr	r3, [pc, #76]	@ (801e22c <_vfiprintf_r+0x22c>)
 801e1de:	a904      	add	r1, sp, #16
 801e1e0:	4630      	mov	r0, r6
 801e1e2:	f7fd fda7 	bl	801bd34 <_printf_float>
 801e1e6:	4607      	mov	r7, r0
 801e1e8:	1c78      	adds	r0, r7, #1
 801e1ea:	d1d6      	bne.n	801e19a <_vfiprintf_r+0x19a>
 801e1ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e1ee:	07d9      	lsls	r1, r3, #31
 801e1f0:	d405      	bmi.n	801e1fe <_vfiprintf_r+0x1fe>
 801e1f2:	89ab      	ldrh	r3, [r5, #12]
 801e1f4:	059a      	lsls	r2, r3, #22
 801e1f6:	d402      	bmi.n	801e1fe <_vfiprintf_r+0x1fe>
 801e1f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e1fa:	f7fe fad7 	bl	801c7ac <__retarget_lock_release_recursive>
 801e1fe:	89ab      	ldrh	r3, [r5, #12]
 801e200:	065b      	lsls	r3, r3, #25
 801e202:	f53f af1f 	bmi.w	801e044 <_vfiprintf_r+0x44>
 801e206:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801e208:	e71e      	b.n	801e048 <_vfiprintf_r+0x48>
 801e20a:	ab03      	add	r3, sp, #12
 801e20c:	9300      	str	r3, [sp, #0]
 801e20e:	462a      	mov	r2, r5
 801e210:	4b06      	ldr	r3, [pc, #24]	@ (801e22c <_vfiprintf_r+0x22c>)
 801e212:	a904      	add	r1, sp, #16
 801e214:	4630      	mov	r0, r6
 801e216:	f7fe f827 	bl	801c268 <_printf_i>
 801e21a:	e7e4      	b.n	801e1e6 <_vfiprintf_r+0x1e6>
 801e21c:	0801f7c4 	.word	0x0801f7c4
 801e220:	0801f7ca 	.word	0x0801f7ca
 801e224:	0801f7ce 	.word	0x0801f7ce
 801e228:	0801bd35 	.word	0x0801bd35
 801e22c:	0801dfdd 	.word	0x0801dfdd

0801e230 <__swbuf_r>:
 801e230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e232:	460e      	mov	r6, r1
 801e234:	4614      	mov	r4, r2
 801e236:	4605      	mov	r5, r0
 801e238:	b118      	cbz	r0, 801e242 <__swbuf_r+0x12>
 801e23a:	6a03      	ldr	r3, [r0, #32]
 801e23c:	b90b      	cbnz	r3, 801e242 <__swbuf_r+0x12>
 801e23e:	f7fe f9bd 	bl	801c5bc <__sinit>
 801e242:	69a3      	ldr	r3, [r4, #24]
 801e244:	60a3      	str	r3, [r4, #8]
 801e246:	89a3      	ldrh	r3, [r4, #12]
 801e248:	071a      	lsls	r2, r3, #28
 801e24a:	d501      	bpl.n	801e250 <__swbuf_r+0x20>
 801e24c:	6923      	ldr	r3, [r4, #16]
 801e24e:	b943      	cbnz	r3, 801e262 <__swbuf_r+0x32>
 801e250:	4621      	mov	r1, r4
 801e252:	4628      	mov	r0, r5
 801e254:	f000 f82a 	bl	801e2ac <__swsetup_r>
 801e258:	b118      	cbz	r0, 801e262 <__swbuf_r+0x32>
 801e25a:	f04f 37ff 	mov.w	r7, #4294967295
 801e25e:	4638      	mov	r0, r7
 801e260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e262:	6823      	ldr	r3, [r4, #0]
 801e264:	6922      	ldr	r2, [r4, #16]
 801e266:	1a98      	subs	r0, r3, r2
 801e268:	6963      	ldr	r3, [r4, #20]
 801e26a:	b2f6      	uxtb	r6, r6
 801e26c:	4283      	cmp	r3, r0
 801e26e:	4637      	mov	r7, r6
 801e270:	dc05      	bgt.n	801e27e <__swbuf_r+0x4e>
 801e272:	4621      	mov	r1, r4
 801e274:	4628      	mov	r0, r5
 801e276:	f7ff fdeb 	bl	801de50 <_fflush_r>
 801e27a:	2800      	cmp	r0, #0
 801e27c:	d1ed      	bne.n	801e25a <__swbuf_r+0x2a>
 801e27e:	68a3      	ldr	r3, [r4, #8]
 801e280:	3b01      	subs	r3, #1
 801e282:	60a3      	str	r3, [r4, #8]
 801e284:	6823      	ldr	r3, [r4, #0]
 801e286:	1c5a      	adds	r2, r3, #1
 801e288:	6022      	str	r2, [r4, #0]
 801e28a:	701e      	strb	r6, [r3, #0]
 801e28c:	6962      	ldr	r2, [r4, #20]
 801e28e:	1c43      	adds	r3, r0, #1
 801e290:	429a      	cmp	r2, r3
 801e292:	d004      	beq.n	801e29e <__swbuf_r+0x6e>
 801e294:	89a3      	ldrh	r3, [r4, #12]
 801e296:	07db      	lsls	r3, r3, #31
 801e298:	d5e1      	bpl.n	801e25e <__swbuf_r+0x2e>
 801e29a:	2e0a      	cmp	r6, #10
 801e29c:	d1df      	bne.n	801e25e <__swbuf_r+0x2e>
 801e29e:	4621      	mov	r1, r4
 801e2a0:	4628      	mov	r0, r5
 801e2a2:	f7ff fdd5 	bl	801de50 <_fflush_r>
 801e2a6:	2800      	cmp	r0, #0
 801e2a8:	d0d9      	beq.n	801e25e <__swbuf_r+0x2e>
 801e2aa:	e7d6      	b.n	801e25a <__swbuf_r+0x2a>

0801e2ac <__swsetup_r>:
 801e2ac:	b538      	push	{r3, r4, r5, lr}
 801e2ae:	4b29      	ldr	r3, [pc, #164]	@ (801e354 <__swsetup_r+0xa8>)
 801e2b0:	4605      	mov	r5, r0
 801e2b2:	6818      	ldr	r0, [r3, #0]
 801e2b4:	460c      	mov	r4, r1
 801e2b6:	b118      	cbz	r0, 801e2c0 <__swsetup_r+0x14>
 801e2b8:	6a03      	ldr	r3, [r0, #32]
 801e2ba:	b90b      	cbnz	r3, 801e2c0 <__swsetup_r+0x14>
 801e2bc:	f7fe f97e 	bl	801c5bc <__sinit>
 801e2c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e2c4:	0719      	lsls	r1, r3, #28
 801e2c6:	d422      	bmi.n	801e30e <__swsetup_r+0x62>
 801e2c8:	06da      	lsls	r2, r3, #27
 801e2ca:	d407      	bmi.n	801e2dc <__swsetup_r+0x30>
 801e2cc:	2209      	movs	r2, #9
 801e2ce:	602a      	str	r2, [r5, #0]
 801e2d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e2d4:	81a3      	strh	r3, [r4, #12]
 801e2d6:	f04f 30ff 	mov.w	r0, #4294967295
 801e2da:	e033      	b.n	801e344 <__swsetup_r+0x98>
 801e2dc:	0758      	lsls	r0, r3, #29
 801e2de:	d512      	bpl.n	801e306 <__swsetup_r+0x5a>
 801e2e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801e2e2:	b141      	cbz	r1, 801e2f6 <__swsetup_r+0x4a>
 801e2e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801e2e8:	4299      	cmp	r1, r3
 801e2ea:	d002      	beq.n	801e2f2 <__swsetup_r+0x46>
 801e2ec:	4628      	mov	r0, r5
 801e2ee:	f7ff f8b7 	bl	801d460 <_free_r>
 801e2f2:	2300      	movs	r3, #0
 801e2f4:	6363      	str	r3, [r4, #52]	@ 0x34
 801e2f6:	89a3      	ldrh	r3, [r4, #12]
 801e2f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801e2fc:	81a3      	strh	r3, [r4, #12]
 801e2fe:	2300      	movs	r3, #0
 801e300:	6063      	str	r3, [r4, #4]
 801e302:	6923      	ldr	r3, [r4, #16]
 801e304:	6023      	str	r3, [r4, #0]
 801e306:	89a3      	ldrh	r3, [r4, #12]
 801e308:	f043 0308 	orr.w	r3, r3, #8
 801e30c:	81a3      	strh	r3, [r4, #12]
 801e30e:	6923      	ldr	r3, [r4, #16]
 801e310:	b94b      	cbnz	r3, 801e326 <__swsetup_r+0x7a>
 801e312:	89a3      	ldrh	r3, [r4, #12]
 801e314:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801e318:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801e31c:	d003      	beq.n	801e326 <__swsetup_r+0x7a>
 801e31e:	4621      	mov	r1, r4
 801e320:	4628      	mov	r0, r5
 801e322:	f000 f883 	bl	801e42c <__smakebuf_r>
 801e326:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e32a:	f013 0201 	ands.w	r2, r3, #1
 801e32e:	d00a      	beq.n	801e346 <__swsetup_r+0x9a>
 801e330:	2200      	movs	r2, #0
 801e332:	60a2      	str	r2, [r4, #8]
 801e334:	6962      	ldr	r2, [r4, #20]
 801e336:	4252      	negs	r2, r2
 801e338:	61a2      	str	r2, [r4, #24]
 801e33a:	6922      	ldr	r2, [r4, #16]
 801e33c:	b942      	cbnz	r2, 801e350 <__swsetup_r+0xa4>
 801e33e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801e342:	d1c5      	bne.n	801e2d0 <__swsetup_r+0x24>
 801e344:	bd38      	pop	{r3, r4, r5, pc}
 801e346:	0799      	lsls	r1, r3, #30
 801e348:	bf58      	it	pl
 801e34a:	6962      	ldrpl	r2, [r4, #20]
 801e34c:	60a2      	str	r2, [r4, #8]
 801e34e:	e7f4      	b.n	801e33a <__swsetup_r+0x8e>
 801e350:	2000      	movs	r0, #0
 801e352:	e7f7      	b.n	801e344 <__swsetup_r+0x98>
 801e354:	2000014c 	.word	0x2000014c

0801e358 <_raise_r>:
 801e358:	291f      	cmp	r1, #31
 801e35a:	b538      	push	{r3, r4, r5, lr}
 801e35c:	4605      	mov	r5, r0
 801e35e:	460c      	mov	r4, r1
 801e360:	d904      	bls.n	801e36c <_raise_r+0x14>
 801e362:	2316      	movs	r3, #22
 801e364:	6003      	str	r3, [r0, #0]
 801e366:	f04f 30ff 	mov.w	r0, #4294967295
 801e36a:	bd38      	pop	{r3, r4, r5, pc}
 801e36c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801e36e:	b112      	cbz	r2, 801e376 <_raise_r+0x1e>
 801e370:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801e374:	b94b      	cbnz	r3, 801e38a <_raise_r+0x32>
 801e376:	4628      	mov	r0, r5
 801e378:	f000 f830 	bl	801e3dc <_getpid_r>
 801e37c:	4622      	mov	r2, r4
 801e37e:	4601      	mov	r1, r0
 801e380:	4628      	mov	r0, r5
 801e382:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e386:	f000 b817 	b.w	801e3b8 <_kill_r>
 801e38a:	2b01      	cmp	r3, #1
 801e38c:	d00a      	beq.n	801e3a4 <_raise_r+0x4c>
 801e38e:	1c59      	adds	r1, r3, #1
 801e390:	d103      	bne.n	801e39a <_raise_r+0x42>
 801e392:	2316      	movs	r3, #22
 801e394:	6003      	str	r3, [r0, #0]
 801e396:	2001      	movs	r0, #1
 801e398:	e7e7      	b.n	801e36a <_raise_r+0x12>
 801e39a:	2100      	movs	r1, #0
 801e39c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801e3a0:	4620      	mov	r0, r4
 801e3a2:	4798      	blx	r3
 801e3a4:	2000      	movs	r0, #0
 801e3a6:	e7e0      	b.n	801e36a <_raise_r+0x12>

0801e3a8 <raise>:
 801e3a8:	4b02      	ldr	r3, [pc, #8]	@ (801e3b4 <raise+0xc>)
 801e3aa:	4601      	mov	r1, r0
 801e3ac:	6818      	ldr	r0, [r3, #0]
 801e3ae:	f7ff bfd3 	b.w	801e358 <_raise_r>
 801e3b2:	bf00      	nop
 801e3b4:	2000014c 	.word	0x2000014c

0801e3b8 <_kill_r>:
 801e3b8:	b538      	push	{r3, r4, r5, lr}
 801e3ba:	4d07      	ldr	r5, [pc, #28]	@ (801e3d8 <_kill_r+0x20>)
 801e3bc:	2300      	movs	r3, #0
 801e3be:	4604      	mov	r4, r0
 801e3c0:	4608      	mov	r0, r1
 801e3c2:	4611      	mov	r1, r2
 801e3c4:	602b      	str	r3, [r5, #0]
 801e3c6:	f7e3 ffcd 	bl	8002364 <_kill>
 801e3ca:	1c43      	adds	r3, r0, #1
 801e3cc:	d102      	bne.n	801e3d4 <_kill_r+0x1c>
 801e3ce:	682b      	ldr	r3, [r5, #0]
 801e3d0:	b103      	cbz	r3, 801e3d4 <_kill_r+0x1c>
 801e3d2:	6023      	str	r3, [r4, #0]
 801e3d4:	bd38      	pop	{r3, r4, r5, pc}
 801e3d6:	bf00      	nop
 801e3d8:	20002518 	.word	0x20002518

0801e3dc <_getpid_r>:
 801e3dc:	f7e3 bfbb 	b.w	8002356 <_getpid>

0801e3e0 <__swhatbuf_r>:
 801e3e0:	b570      	push	{r4, r5, r6, lr}
 801e3e2:	460c      	mov	r4, r1
 801e3e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e3e8:	2900      	cmp	r1, #0
 801e3ea:	b096      	sub	sp, #88	@ 0x58
 801e3ec:	4615      	mov	r5, r2
 801e3ee:	461e      	mov	r6, r3
 801e3f0:	da0d      	bge.n	801e40e <__swhatbuf_r+0x2e>
 801e3f2:	89a3      	ldrh	r3, [r4, #12]
 801e3f4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801e3f8:	f04f 0100 	mov.w	r1, #0
 801e3fc:	bf14      	ite	ne
 801e3fe:	2340      	movne	r3, #64	@ 0x40
 801e400:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801e404:	2000      	movs	r0, #0
 801e406:	6031      	str	r1, [r6, #0]
 801e408:	602b      	str	r3, [r5, #0]
 801e40a:	b016      	add	sp, #88	@ 0x58
 801e40c:	bd70      	pop	{r4, r5, r6, pc}
 801e40e:	466a      	mov	r2, sp
 801e410:	f000 f848 	bl	801e4a4 <_fstat_r>
 801e414:	2800      	cmp	r0, #0
 801e416:	dbec      	blt.n	801e3f2 <__swhatbuf_r+0x12>
 801e418:	9901      	ldr	r1, [sp, #4]
 801e41a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801e41e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801e422:	4259      	negs	r1, r3
 801e424:	4159      	adcs	r1, r3
 801e426:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801e42a:	e7eb      	b.n	801e404 <__swhatbuf_r+0x24>

0801e42c <__smakebuf_r>:
 801e42c:	898b      	ldrh	r3, [r1, #12]
 801e42e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801e430:	079d      	lsls	r5, r3, #30
 801e432:	4606      	mov	r6, r0
 801e434:	460c      	mov	r4, r1
 801e436:	d507      	bpl.n	801e448 <__smakebuf_r+0x1c>
 801e438:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801e43c:	6023      	str	r3, [r4, #0]
 801e43e:	6123      	str	r3, [r4, #16]
 801e440:	2301      	movs	r3, #1
 801e442:	6163      	str	r3, [r4, #20]
 801e444:	b003      	add	sp, #12
 801e446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801e448:	ab01      	add	r3, sp, #4
 801e44a:	466a      	mov	r2, sp
 801e44c:	f7ff ffc8 	bl	801e3e0 <__swhatbuf_r>
 801e450:	9f00      	ldr	r7, [sp, #0]
 801e452:	4605      	mov	r5, r0
 801e454:	4639      	mov	r1, r7
 801e456:	4630      	mov	r0, r6
 801e458:	f7ff f876 	bl	801d548 <_malloc_r>
 801e45c:	b948      	cbnz	r0, 801e472 <__smakebuf_r+0x46>
 801e45e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e462:	059a      	lsls	r2, r3, #22
 801e464:	d4ee      	bmi.n	801e444 <__smakebuf_r+0x18>
 801e466:	f023 0303 	bic.w	r3, r3, #3
 801e46a:	f043 0302 	orr.w	r3, r3, #2
 801e46e:	81a3      	strh	r3, [r4, #12]
 801e470:	e7e2      	b.n	801e438 <__smakebuf_r+0xc>
 801e472:	89a3      	ldrh	r3, [r4, #12]
 801e474:	6020      	str	r0, [r4, #0]
 801e476:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801e47a:	81a3      	strh	r3, [r4, #12]
 801e47c:	9b01      	ldr	r3, [sp, #4]
 801e47e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801e482:	b15b      	cbz	r3, 801e49c <__smakebuf_r+0x70>
 801e484:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e488:	4630      	mov	r0, r6
 801e48a:	f000 f81d 	bl	801e4c8 <_isatty_r>
 801e48e:	b128      	cbz	r0, 801e49c <__smakebuf_r+0x70>
 801e490:	89a3      	ldrh	r3, [r4, #12]
 801e492:	f023 0303 	bic.w	r3, r3, #3
 801e496:	f043 0301 	orr.w	r3, r3, #1
 801e49a:	81a3      	strh	r3, [r4, #12]
 801e49c:	89a3      	ldrh	r3, [r4, #12]
 801e49e:	431d      	orrs	r5, r3
 801e4a0:	81a5      	strh	r5, [r4, #12]
 801e4a2:	e7cf      	b.n	801e444 <__smakebuf_r+0x18>

0801e4a4 <_fstat_r>:
 801e4a4:	b538      	push	{r3, r4, r5, lr}
 801e4a6:	4d07      	ldr	r5, [pc, #28]	@ (801e4c4 <_fstat_r+0x20>)
 801e4a8:	2300      	movs	r3, #0
 801e4aa:	4604      	mov	r4, r0
 801e4ac:	4608      	mov	r0, r1
 801e4ae:	4611      	mov	r1, r2
 801e4b0:	602b      	str	r3, [r5, #0]
 801e4b2:	f7e3 ffb6 	bl	8002422 <_fstat>
 801e4b6:	1c43      	adds	r3, r0, #1
 801e4b8:	d102      	bne.n	801e4c0 <_fstat_r+0x1c>
 801e4ba:	682b      	ldr	r3, [r5, #0]
 801e4bc:	b103      	cbz	r3, 801e4c0 <_fstat_r+0x1c>
 801e4be:	6023      	str	r3, [r4, #0]
 801e4c0:	bd38      	pop	{r3, r4, r5, pc}
 801e4c2:	bf00      	nop
 801e4c4:	20002518 	.word	0x20002518

0801e4c8 <_isatty_r>:
 801e4c8:	b538      	push	{r3, r4, r5, lr}
 801e4ca:	4d06      	ldr	r5, [pc, #24]	@ (801e4e4 <_isatty_r+0x1c>)
 801e4cc:	2300      	movs	r3, #0
 801e4ce:	4604      	mov	r4, r0
 801e4d0:	4608      	mov	r0, r1
 801e4d2:	602b      	str	r3, [r5, #0]
 801e4d4:	f7e3 ffb4 	bl	8002440 <_isatty>
 801e4d8:	1c43      	adds	r3, r0, #1
 801e4da:	d102      	bne.n	801e4e2 <_isatty_r+0x1a>
 801e4dc:	682b      	ldr	r3, [r5, #0]
 801e4de:	b103      	cbz	r3, 801e4e2 <_isatty_r+0x1a>
 801e4e0:	6023      	str	r3, [r4, #0]
 801e4e2:	bd38      	pop	{r3, r4, r5, pc}
 801e4e4:	20002518 	.word	0x20002518

0801e4e8 <floor>:
 801e4e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e4ec:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801e4f0:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 801e4f4:	2e13      	cmp	r6, #19
 801e4f6:	4602      	mov	r2, r0
 801e4f8:	460b      	mov	r3, r1
 801e4fa:	460c      	mov	r4, r1
 801e4fc:	4605      	mov	r5, r0
 801e4fe:	4680      	mov	r8, r0
 801e500:	dc35      	bgt.n	801e56e <floor+0x86>
 801e502:	2e00      	cmp	r6, #0
 801e504:	da17      	bge.n	801e536 <floor+0x4e>
 801e506:	a334      	add	r3, pc, #208	@ (adr r3, 801e5d8 <floor+0xf0>)
 801e508:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e50c:	f7e1 fe96 	bl	800023c <__adddf3>
 801e510:	2200      	movs	r2, #0
 801e512:	2300      	movs	r3, #0
 801e514:	f7e2 fad8 	bl	8000ac8 <__aeabi_dcmpgt>
 801e518:	b150      	cbz	r0, 801e530 <floor+0x48>
 801e51a:	2c00      	cmp	r4, #0
 801e51c:	da57      	bge.n	801e5ce <floor+0xe6>
 801e51e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801e522:	432c      	orrs	r4, r5
 801e524:	2500      	movs	r5, #0
 801e526:	42ac      	cmp	r4, r5
 801e528:	4c2d      	ldr	r4, [pc, #180]	@ (801e5e0 <floor+0xf8>)
 801e52a:	bf08      	it	eq
 801e52c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801e530:	4623      	mov	r3, r4
 801e532:	462a      	mov	r2, r5
 801e534:	e024      	b.n	801e580 <floor+0x98>
 801e536:	4f2b      	ldr	r7, [pc, #172]	@ (801e5e4 <floor+0xfc>)
 801e538:	4137      	asrs	r7, r6
 801e53a:	ea01 0c07 	and.w	ip, r1, r7
 801e53e:	ea5c 0c00 	orrs.w	ip, ip, r0
 801e542:	d01d      	beq.n	801e580 <floor+0x98>
 801e544:	a324      	add	r3, pc, #144	@ (adr r3, 801e5d8 <floor+0xf0>)
 801e546:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e54a:	f7e1 fe77 	bl	800023c <__adddf3>
 801e54e:	2200      	movs	r2, #0
 801e550:	2300      	movs	r3, #0
 801e552:	f7e2 fab9 	bl	8000ac8 <__aeabi_dcmpgt>
 801e556:	2800      	cmp	r0, #0
 801e558:	d0ea      	beq.n	801e530 <floor+0x48>
 801e55a:	2c00      	cmp	r4, #0
 801e55c:	bfbe      	ittt	lt
 801e55e:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801e562:	4133      	asrlt	r3, r6
 801e564:	18e4      	addlt	r4, r4, r3
 801e566:	ea24 0407 	bic.w	r4, r4, r7
 801e56a:	2500      	movs	r5, #0
 801e56c:	e7e0      	b.n	801e530 <floor+0x48>
 801e56e:	2e33      	cmp	r6, #51	@ 0x33
 801e570:	dd0a      	ble.n	801e588 <floor+0xa0>
 801e572:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801e576:	d103      	bne.n	801e580 <floor+0x98>
 801e578:	f7e1 fe60 	bl	800023c <__adddf3>
 801e57c:	4602      	mov	r2, r0
 801e57e:	460b      	mov	r3, r1
 801e580:	4610      	mov	r0, r2
 801e582:	4619      	mov	r1, r3
 801e584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e588:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 801e58c:	f04f 3cff 	mov.w	ip, #4294967295
 801e590:	fa2c f707 	lsr.w	r7, ip, r7
 801e594:	4207      	tst	r7, r0
 801e596:	d0f3      	beq.n	801e580 <floor+0x98>
 801e598:	a30f      	add	r3, pc, #60	@ (adr r3, 801e5d8 <floor+0xf0>)
 801e59a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e59e:	f7e1 fe4d 	bl	800023c <__adddf3>
 801e5a2:	2200      	movs	r2, #0
 801e5a4:	2300      	movs	r3, #0
 801e5a6:	f7e2 fa8f 	bl	8000ac8 <__aeabi_dcmpgt>
 801e5aa:	2800      	cmp	r0, #0
 801e5ac:	d0c0      	beq.n	801e530 <floor+0x48>
 801e5ae:	2c00      	cmp	r4, #0
 801e5b0:	da0a      	bge.n	801e5c8 <floor+0xe0>
 801e5b2:	2e14      	cmp	r6, #20
 801e5b4:	d101      	bne.n	801e5ba <floor+0xd2>
 801e5b6:	3401      	adds	r4, #1
 801e5b8:	e006      	b.n	801e5c8 <floor+0xe0>
 801e5ba:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801e5be:	2301      	movs	r3, #1
 801e5c0:	40b3      	lsls	r3, r6
 801e5c2:	441d      	add	r5, r3
 801e5c4:	4545      	cmp	r5, r8
 801e5c6:	d3f6      	bcc.n	801e5b6 <floor+0xce>
 801e5c8:	ea25 0507 	bic.w	r5, r5, r7
 801e5cc:	e7b0      	b.n	801e530 <floor+0x48>
 801e5ce:	2500      	movs	r5, #0
 801e5d0:	462c      	mov	r4, r5
 801e5d2:	e7ad      	b.n	801e530 <floor+0x48>
 801e5d4:	f3af 8000 	nop.w
 801e5d8:	8800759c 	.word	0x8800759c
 801e5dc:	7e37e43c 	.word	0x7e37e43c
 801e5e0:	bff00000 	.word	0xbff00000
 801e5e4:	000fffff 	.word	0x000fffff

0801e5e8 <_init>:
 801e5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e5ea:	bf00      	nop
 801e5ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e5ee:	bc08      	pop	{r3}
 801e5f0:	469e      	mov	lr, r3
 801e5f2:	4770      	bx	lr

0801e5f4 <_fini>:
 801e5f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e5f6:	bf00      	nop
 801e5f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e5fa:	bc08      	pop	{r3}
 801e5fc:	469e      	mov	lr, r3
 801e5fe:	4770      	bx	lr
