Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jun 24 19:19:18 2022
| Host         : DESKTOP-QFVTB2Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_FFT_Control_timing_summary_routed.rpt -pb UART_FFT_Control_timing_summary_routed.pb -rpx UART_FFT_Control_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_FFT_Control
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.059        0.000                      0                 4013        0.032        0.000                      0                 4013        4.020        0.000                       0                  1751  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.059        0.000                      0                 4013        0.032        0.000                      0                 4013        4.020        0.000                       0                  1751  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 0.668ns (12.441%)  route 4.701ns (87.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.725     5.328    FFT/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y54          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=983, routed)         3.088     8.934    FFT/U0/i_synth/axi_wrapper/ce_w2c
    SLICE_X15Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.084 r  FFT/U0/i_synth/axi_wrapper/pr_i[27]_i_1/O
                         net (fo=56, routed)          1.613    10.697    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i
    SLICE_X9Y66          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.517    14.940    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/aclk
    SLICE_X9Y66          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[10]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X9Y66          FDRE (Setup_fdre_C_CE)      -0.407    14.756    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[10]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 0.668ns (12.441%)  route 4.701ns (87.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.725     5.328    FFT/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y54          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=983, routed)         3.088     8.934    FFT/U0/i_synth/axi_wrapper/ce_w2c
    SLICE_X15Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.084 r  FFT/U0/i_synth/axi_wrapper/pr_i[27]_i_1/O
                         net (fo=56, routed)          1.613    10.697    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i
    SLICE_X9Y66          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.517    14.940    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/aclk
    SLICE_X9Y66          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[12]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X9Y66          FDRE (Setup_fdre_C_CE)      -0.407    14.756    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[12]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 0.668ns (12.441%)  route 4.701ns (87.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.725     5.328    FFT/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y54          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=983, routed)         3.088     8.934    FFT/U0/i_synth/axi_wrapper/ce_w2c
    SLICE_X15Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.084 r  FFT/U0/i_synth/axi_wrapper/pr_i[27]_i_1/O
                         net (fo=56, routed)          1.613    10.697    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i
    SLICE_X9Y66          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.517    14.940    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/aclk
    SLICE_X9Y66          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[13]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X9Y66          FDRE (Setup_fdre_C_CE)      -0.407    14.756    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[13]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 0.668ns (12.441%)  route 4.701ns (87.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.725     5.328    FFT/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y54          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=983, routed)         3.088     8.934    FFT/U0/i_synth/axi_wrapper/ce_w2c
    SLICE_X15Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.084 r  FFT/U0/i_synth/axi_wrapper/pr_i[27]_i_1/O
                         net (fo=56, routed)          1.613    10.697    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i
    SLICE_X9Y66          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.517    14.940    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/aclk
    SLICE_X9Y66          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[19]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X9Y66          FDRE (Setup_fdre_C_CE)      -0.407    14.756    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[19]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 0.668ns (12.441%)  route 4.701ns (87.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.725     5.328    FFT/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y54          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=983, routed)         3.088     8.934    FFT/U0/i_synth/axi_wrapper/ce_w2c
    SLICE_X15Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.084 r  FFT/U0/i_synth/axi_wrapper/pr_i[27]_i_1/O
                         net (fo=56, routed)          1.613    10.697    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i
    SLICE_X9Y66          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.517    14.940    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/aclk
    SLICE_X9Y66          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[21]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X9Y66          FDRE (Setup_fdre_C_CE)      -0.407    14.756    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[21]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 0.668ns (12.441%)  route 4.701ns (87.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.725     5.328    FFT/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y54          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=983, routed)         3.088     8.934    FFT/U0/i_synth/axi_wrapper/ce_w2c
    SLICE_X15Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.084 r  FFT/U0/i_synth/axi_wrapper/pr_i[27]_i_1/O
                         net (fo=56, routed)          1.613    10.697    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i
    SLICE_X9Y66          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.517    14.940    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/aclk
    SLICE_X9Y66          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[24]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X9Y66          FDRE (Setup_fdre_C_CE)      -0.407    14.756    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[24]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 0.668ns (12.441%)  route 4.701ns (87.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.725     5.328    FFT/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y54          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=983, routed)         3.088     8.934    FFT/U0/i_synth/axi_wrapper/ce_w2c
    SLICE_X15Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.084 r  FFT/U0/i_synth/axi_wrapper/pr_i[27]_i_1/O
                         net (fo=56, routed)          1.613    10.697    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i
    SLICE_X9Y66          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.517    14.940    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/aclk
    SLICE_X9Y66          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[25]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X9Y66          FDRE (Setup_fdre_C_CE)      -0.407    14.756    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[25]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 0.668ns (12.441%)  route 4.701ns (87.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.725     5.328    FFT/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y54          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=983, routed)         3.088     8.934    FFT/U0/i_synth/axi_wrapper/ce_w2c
    SLICE_X15Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.084 r  FFT/U0/i_synth/axi_wrapper/pr_i[27]_i_1/O
                         net (fo=56, routed)          1.613    10.697    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i
    SLICE_X9Y66          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.517    14.940    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/aclk
    SLICE_X9Y66          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[26]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X9Y66          FDRE (Setup_fdre_C_CE)      -0.407    14.756    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[26]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.668ns (12.495%)  route 4.678ns (87.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.725     5.328    FFT/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y54          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=983, routed)         3.088     8.934    FFT/U0/i_synth/axi_wrapper/ce_w2c
    SLICE_X15Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.084 r  FFT/U0/i_synth/axi_wrapper/pr_i[27]_i_1/O
                         net (fo=56, routed)          1.590    10.674    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i
    SLICE_X10Y67         FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.519    14.942    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/aclk
    SLICE_X10Y67         FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[20]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X10Y67         FDRE (Setup_fdre_C_CE)      -0.371    14.794    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[20]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.668ns (12.495%)  route 4.678ns (87.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.725     5.328    FFT/U0/i_synth/axi_wrapper/aclk
    SLICE_X2Y54          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=983, routed)         3.088     8.934    FFT/U0/i_synth/axi_wrapper/ce_w2c
    SLICE_X15Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.084 r  FFT/U0/i_synth/axi_wrapper/pr_i[27]_i_1/O
                         net (fo=56, routed)          1.590    10.674    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i
    SLICE_X10Y67         FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  ipClk (IN)
                         net (fo=0)                   0.000    10.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.519    14.942    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/aclk
    SLICE_X10Y67         FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[27]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X10Y67         FDRE (Setup_fdre_C_CE)      -0.371    14.794    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/drive_single_outputs.resync_logic/pr_i_reg[27]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  4.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ipBuff_dat_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.683%)  route 0.220ns (57.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.568     1.487    ipClk_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  ipBuff_dat_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164     1.651 r  ipBuff_dat_reg[5]/Q
                         net (fo=1, routed)           0.220     1.872    input_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X0Y26         RAMB18E1                                     r  input_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.879     2.044    input_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  input_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.544    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.840    input_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.106%)  route 0.225ns (57.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.575     1.494    FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X8Y54          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[12]/Q
                         net (fo=1, routed)           0.225     1.884    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB36_X0Y10         RAMB36E1                                     r  output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.888     2.053    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.849    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][16]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.598     1.517    FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X4Y66          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[16]/Q
                         net (fo=1, routed)           0.119     1.778    FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_data[16]
    SLICE_X2Y66          SRL16E                                       r  FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][16]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.870     2.035    FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X2Y66          SRL16E                                       r  FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][16]_srl16/CLK
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y66          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.738    FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][16]_srl16
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 opBuff_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.227%)  route 0.282ns (68.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.642     1.562    ipClk_IBUF_BUFG
    SLICE_X9Y47          FDRE                                         r  opBuff_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.128     1.690 r  opBuff_wr_addr_reg[4]/Q
                         net (fo=5, routed)           0.282     1.972    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y10         RAMB36E1                                     r  output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.888     2.053    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     1.803    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129     1.932    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/io_addr_gen/same_input_output_order.inon.fixed_pt_size.LOAD_ADDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.322%)  route 0.115ns (33.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.642     1.562    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/io_addr_gen/aclk
    SLICE_X11Y49         FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/io_addr_gen/same_input_output_order.inon.fixed_pt_size.LOAD_ADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.128     1.690 r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/io_addr_gen/same_input_output_order.inon.fixed_pt_size.LOAD_ADDR_reg[2]/Q
                         net (fo=1, routed)           0.115     1.805    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/io_addr_gen/LOAD_ADDR[2]
    SLICE_X11Y51         LUT4 (Prop_lut4_I0_O)        0.099     1.904 r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/addr_gen/io_addr_gen/write_addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.904    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_addr_reg_reg[7]_0[2]
    SLICE_X11Y51         FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.847     2.012    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X11Y51         FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_addr_reg_reg[2]/C
                         clock pessimism             -0.250     1.761    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.092     1.853    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/write_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/xk_im_mux/use_lut6_2.latency1.Q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][48]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.576     1.495    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/xk_im_mux/aclk
    SLICE_X9Y51          FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/xk_im_mux/use_lut6_2.latency1.Q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/xk_im_mux/use_lut6_2.latency1.Q_reg[22]/Q
                         net (fo=1, routed)           0.116     1.752    FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[48]
    SLICE_X8Y50          SRL16E                                       r  FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][48]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.847     2.012    FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X8Y50          SRL16E                                       r  FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][48]_srl16/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X8Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.694    FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][48]_srl16
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/extra_reg.COSINE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.574     1.493    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/aclk
    SLICE_X15Y59         FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/extra_reg.COSINE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/extra_reg.COSINE_reg[2]/Q
                         net (fo=1, routed)           0.056     1.690    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_re_delay/D[2]
    SLICE_X14Y59         SRL16E                                       r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.845     2.010    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_re_delay/aclk
    SLICE_X14Y59         SRL16E                                       r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism             -0.503     1.506    
    SLICE_X14Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.623    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/extra_reg.COSINE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.571     1.490    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/aclk
    SLICE_X15Y63         FDRE                                         r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/extra_reg.COSINE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/extra_reg.COSINE_reg[10]/Q
                         net (fo=1, routed)           0.056     1.687    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_re_delay/D[10]
    SLICE_X14Y63         SRL16E                                       r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.841     2.006    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_re_delay/aclk
    SLICE_X14Y63         SRL16E                                       r  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0/CLK
                         clock pessimism             -0.502     1.503    
    SLICE_X14Y63         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.620    FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.895%)  route 0.258ns (61.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.575     1.494    FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X8Y53          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[2]/Q
                         net (fo=1, routed)           0.258     1.916    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y10         RAMB36E1                                     r  output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.888     2.053    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.849    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_smpl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.249ns (50.651%)  route 0.243ns (49.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.612     1.532    output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.204     1.736 r  output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           0.243     1.978    packetiser/doutb[8]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.045     2.023 r  packetiser/tx_smpl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.023    packetiser_n_69
    SLICE_X8Y49          FDRE                                         r  tx_smpl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.917     2.082    ipClk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  tx_smpl_reg[0]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.121     1.952    tx_smpl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ipClk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y22  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_no_split.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y22  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_no_split.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y23  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_no_split.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y23  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_no_split.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10  output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9   output_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24  FFT/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26  input_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26  input_buff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][11]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][11]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][12]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][12]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][13]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][13]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][14]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][14]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][11]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][11]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][12]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][12]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][13]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][13]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][14]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y66   FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][14]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 packetiser/UART_Inst/opTx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opUART_Tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.479ns  (logic 4.011ns (38.278%)  route 6.468ns (61.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.900     5.503    packetiser/UART_Inst/ipClk_IBUF_BUFG
    SLICE_X3Y47          FDSE                                         r  packetiser/UART_Inst/opTx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDSE (Prop_fdse_C_Q)         0.456     5.959 r  packetiser/UART_Inst/opTx_reg/Q
                         net (fo=1, routed)           6.468    12.427    opUART_Tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    15.982 r  opUART_Tx_OBUF_inst/O
                         net (fo=0)                   0.000    15.982    opUART_Tx
    D4                                                                r  opUART_Tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.528ns  (logic 4.009ns (53.250%)  route 3.519ns (46.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.725     5.328    ipClk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  opLED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  opLED_reg[2]/Q
                         net (fo=1, routed)           3.519     9.303    opLED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.856 r  opLED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.856    opLED[2]
    J13                                                               r  opLED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.473ns  (logic 4.038ns (54.039%)  route 3.435ns (45.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.726     5.329    ipClk_IBUF_BUFG
    SLICE_X2Y52          FDRE                                         r  opLED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  opLED_reg[0]/Q
                         net (fo=1, routed)           3.435     9.281    opLED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.802 r  opLED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.802    opLED[0]
    H17                                                               r  opLED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.968ns  (logic 3.991ns (57.279%)  route 2.977ns (42.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.724     5.327    ipClk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  opLED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  opLED_reg[1]/Q
                         net (fo=1, routed)           2.977     8.760    opLED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.295 r  opLED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.295    opLED[1]
    K15                                                               r  opLED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.672ns  (logic 4.007ns (60.052%)  route 2.665ns (39.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.725     5.328    ipClk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  opLED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  opLED_reg[3]/Q
                         net (fo=1, routed)           2.665     8.449    opLED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    12.000 r  opLED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.000    opLED[3]
    N14                                                               r  opLED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.313ns  (logic 4.010ns (63.519%)  route 2.303ns (36.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.900     5.503    ipClk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  opLED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     5.959 r  opLED_reg[9]/Q
                         net (fo=1, routed)           2.303     8.262    opLED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    11.816 r  opLED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.816    opLED[9]
    T15                                                               r  opLED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.444ns  (logic 4.008ns (62.191%)  route 2.437ns (37.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.725     5.328    ipClk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  opLED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  opLED_reg[4]/Q
                         net (fo=1, routed)           2.437     8.220    opLED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.772 r  opLED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.772    opLED[4]
    R18                                                               r  opLED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.163ns  (logic 4.149ns (67.318%)  route 2.014ns (32.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.724     5.327    ipClk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  opLED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.419     5.746 r  opLED_reg[6]/Q
                         net (fo=1, routed)           2.014     7.760    opLED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.730    11.490 r  opLED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.490    opLED[6]
    U17                                                               r  opLED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 4.008ns (68.151%)  route 1.873ns (31.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.900     5.503    ipClk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  opLED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     5.959 r  opLED_reg[10]/Q
                         net (fo=1, routed)           1.873     7.832    opLED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.384 r  opLED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.384    opLED[10]
    U14                                                               r  opLED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.056ns  (logic 4.004ns (66.111%)  route 2.052ns (33.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.725     5.328    ipClk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  opLED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  opLED_reg[8]/Q
                         net (fo=1, routed)           2.052     7.836    opLED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    11.384 r  opLED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.384    opLED[8]
    V16                                                               r  opLED[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 opLED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 1.410ns (83.136%)  route 0.286ns (16.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.603     1.522    ipClk_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  opLED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  opLED_reg[15]/Q
                         net (fo=1, routed)           0.286     1.949    opLED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.219 r  opLED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.219    opLED[15]
    V11                                                               r  opLED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.397ns (79.191%)  route 0.367ns (20.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.603     1.522    ipClk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  opLED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  opLED_reg[7]/Q
                         net (fo=1, routed)           0.367     2.030    opLED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.286 r  opLED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.286    opLED[7]
    U16                                                               r  opLED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.393ns (76.436%)  route 0.430ns (23.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.604     1.523    ipClk_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  opLED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  opLED_reg[5]/Q
                         net (fo=1, routed)           0.430     2.094    opLED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.346 r  opLED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.346    opLED[5]
    V17                                                               r  opLED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.389ns (73.720%)  route 0.495ns (26.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.604     1.523    ipClk_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  opLED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  opLED_reg[8]/Q
                         net (fo=1, routed)           0.495     2.160    opLED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.408 r  opLED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.408    opLED[8]
    V16                                                               r  opLED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.394ns (76.375%)  route 0.431ns (23.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.671     1.591    ipClk_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  opLED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  opLED_reg[10]/Q
                         net (fo=1, routed)           0.431     2.163    opLED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.416 r  opLED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.416    opLED[10]
    U14                                                               r  opLED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.438ns (74.998%)  route 0.479ns (25.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.603     1.522    ipClk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  opLED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.128     1.650 r  opLED_reg[6]/Q
                         net (fo=1, routed)           0.479     2.130    opLED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.310     3.439 r  opLED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.439    opLED[6]
    U17                                                               r  opLED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.393ns (68.575%)  route 0.639ns (31.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.604     1.523    ipClk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  opLED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  opLED_reg[4]/Q
                         net (fo=1, routed)           0.639     2.303    opLED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.555 r  opLED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.555    opLED[4]
    R18                                                               r  opLED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.396ns (69.722%)  route 0.606ns (30.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.671     1.591    ipClk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  opLED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  opLED_reg[9]/Q
                         net (fo=1, routed)           0.606     2.338    opLED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.593 r  opLED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.593    opLED[9]
    T15                                                               r  opLED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.392ns (64.410%)  route 0.769ns (35.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.604     1.523    ipClk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  opLED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  opLED_reg[3]/Q
                         net (fo=1, routed)           0.769     2.434    opLED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.685 r  opLED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.685    opLED[3]
    N14                                                               r  opLED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opLED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.377ns (61.286%)  route 0.870ns (38.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.603     1.522    ipClk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  opLED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  opLED_reg[1]/Q
                         net (fo=1, routed)           0.870     2.533    opLED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.769 r  opLED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.769    opLED[1]
    K15                                                               r  opLED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           246 Endpoints
Min Delay           246 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/tx_byte_length_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.083ns  (logic 2.115ns (23.286%)  route 6.968ns (76.714%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          5.000     6.507    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.152     6.659 r  packetiser/UART_Inst/tx_byte_length[5]_i_6/O
                         net (fo=1, routed)           0.718     7.376    packetiser/UART_Inst/tx_byte_length[5]_i_6_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.332     7.708 r  packetiser/UART_Inst/tx_byte_length[5]_i_2/O
                         net (fo=9, routed)           0.618     8.326    packetiser/UART_Inst/FSM_sequential_tx_packet_reg[0]
    SLICE_X4Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.450 r  packetiser/UART_Inst/tx_byte_length[5]_i_1/O
                         net (fo=1, routed)           0.632     9.083    packetiser/UART_Inst_n_26
    SLICE_X5Y45          FDRE                                         r  packetiser/tx_byte_length_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.770     5.192    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  packetiser/tx_byte_length_reg[5]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/tx_byte_length_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.822ns  (logic 2.141ns (24.268%)  route 6.681ns (75.732%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          5.000     6.507    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.152     6.659 r  packetiser/UART_Inst/tx_byte_length[5]_i_6/O
                         net (fo=1, routed)           0.718     7.376    packetiser/UART_Inst/tx_byte_length[5]_i_6_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.332     7.708 r  packetiser/UART_Inst/tx_byte_length[5]_i_2/O
                         net (fo=9, routed)           0.618     8.326    packetiser/UART_Inst/FSM_sequential_tx_packet_reg[0]
    SLICE_X4Y45          LUT5 (Prop_lut5_I3_O)        0.150     8.476 r  packetiser/UART_Inst/tx_byte_length[7]_i_1/O
                         net (fo=1, routed)           0.346     8.822    packetiser/UART_Inst_n_33
    SLICE_X4Y45          FDRE                                         r  packetiser/tx_byte_length_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.770     5.192    packetiser/ipClk_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  packetiser/tx_byte_length_reg[7]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/tx_byte_length_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.450ns  (logic 2.115ns (25.030%)  route 6.335ns (74.970%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          5.000     6.507    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.152     6.659 r  packetiser/UART_Inst/tx_byte_length[5]_i_6/O
                         net (fo=1, routed)           0.718     7.376    packetiser/UART_Inst/tx_byte_length[5]_i_6_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.332     7.708 r  packetiser/UART_Inst/tx_byte_length[5]_i_2/O
                         net (fo=9, routed)           0.618     8.326    packetiser/UART_Inst/FSM_sequential_tx_packet_reg[0]
    SLICE_X4Y46          LUT6 (Prop_lut6_I4_O)        0.124     8.450 r  packetiser/UART_Inst/tx_byte_length[6]_i_1/O
                         net (fo=1, routed)           0.000     8.450    packetiser/UART_Inst_n_34
    SLICE_X4Y46          FDRE                                         r  packetiser/tx_byte_length_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.770     5.192    packetiser/ipClk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  packetiser/tx_byte_length_reg[6]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/tx_byte_length_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.301ns  (logic 1.991ns (23.986%)  route 6.310ns (76.014%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          5.000     6.507    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.152     6.659 r  packetiser/UART_Inst/tx_byte_length[5]_i_6/O
                         net (fo=1, routed)           0.718     7.376    packetiser/UART_Inst/tx_byte_length[5]_i_6_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.332     7.708 r  packetiser/UART_Inst/tx_byte_length[5]_i_2/O
                         net (fo=9, routed)           0.592     8.301    packetiser/UART_Inst_n_2
    SLICE_X4Y47          FDRE                                         r  packetiser/tx_byte_length_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.771     5.193    packetiser/ipClk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  packetiser/tx_byte_length_reg[0]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            FFT/U0/i_synth/axi_wrapper/reset_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.240ns  (logic 1.755ns (21.299%)  route 6.485ns (78.701%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          5.000     6.507    ipnReset_IBUF
    SLICE_X3Y49          LUT2 (Prop_lut2_I0_O)        0.124     6.631 r  FFT_i_1/O
                         net (fo=4, routed)           0.966     7.597    FFT/U0/i_synth/axi_wrapper/reset_pipe[0]_i_1_n_0
    SLICE_X0Y52          LUT2 (Prop_lut2_I1_O)        0.124     7.721 r  FFT/U0/i_synth/axi_wrapper/reset_pipe[1]_i_1/O
                         net (fo=1, routed)           0.519     8.240    FFT/U0/i_synth/axi_wrapper/reset_pipe[1]_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/reset_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.606     5.029    FFT/U0/i_synth/axi_wrapper/aclk
    SLICE_X0Y52          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/reset_pipe_reg[1]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.225ns  (logic 1.755ns (21.339%)  route 6.470ns (78.661%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          5.000     6.507    ipnReset_IBUF
    SLICE_X3Y49          LUT2 (Prop_lut2_I0_O)        0.124     6.631 f  FFT_i_1/O
                         net (fo=4, routed)           1.470     8.101    FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aresetn
    SLICE_X4Y61          LUT2 (Prop_lut2_I1_O)        0.124     8.225 r  FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_i_1__0/O
                         net (fo=1, routed)           0.000     8.225    FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/mod_ready
    SLICE_X4Y61          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.600     5.023    FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X4Y61          FDRE                                         r  FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/ifx_ready_1_reg/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/tx_byte_length_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.215ns  (logic 1.991ns (24.236%)  route 6.224ns (75.764%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          5.000     6.507    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.152     6.659 r  packetiser/UART_Inst/tx_byte_length[5]_i_6/O
                         net (fo=1, routed)           0.718     7.376    packetiser/UART_Inst/tx_byte_length[5]_i_6_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.332     7.708 r  packetiser/UART_Inst/tx_byte_length[5]_i_2/O
                         net (fo=9, routed)           0.507     8.215    packetiser/UART_Inst_n_2
    SLICE_X4Y44          FDRE                                         r  packetiser/tx_byte_length_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.770     5.192    packetiser/ipClk_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  packetiser/tx_byte_length_reg[1]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/tx_byte_length_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.215ns  (logic 1.991ns (24.236%)  route 6.224ns (75.764%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          5.000     6.507    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.152     6.659 r  packetiser/UART_Inst/tx_byte_length[5]_i_6/O
                         net (fo=1, routed)           0.718     7.376    packetiser/UART_Inst/tx_byte_length[5]_i_6_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.332     7.708 r  packetiser/UART_Inst/tx_byte_length[5]_i_2/O
                         net (fo=9, routed)           0.507     8.215    packetiser/UART_Inst_n_2
    SLICE_X4Y44          FDRE                                         r  packetiser/tx_byte_length_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.770     5.192    packetiser/ipClk_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  packetiser/tx_byte_length_reg[2]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/tx_byte_length_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.215ns  (logic 1.991ns (24.236%)  route 6.224ns (75.764%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          5.000     6.507    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.152     6.659 r  packetiser/UART_Inst/tx_byte_length[5]_i_6/O
                         net (fo=1, routed)           0.718     7.376    packetiser/UART_Inst/tx_byte_length[5]_i_6_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.332     7.708 r  packetiser/UART_Inst/tx_byte_length[5]_i_2/O
                         net (fo=9, routed)           0.507     8.215    packetiser/UART_Inst_n_2
    SLICE_X4Y44          FDRE                                         r  packetiser/tx_byte_length_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.770     5.192    packetiser/ipClk_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  packetiser/tx_byte_length_reg[4]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/tx_byte_length_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.179ns  (logic 2.115ns (25.859%)  route 6.064ns (74.141%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          5.000     6.507    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.152     6.659 r  packetiser/UART_Inst/tx_byte_length[5]_i_6/O
                         net (fo=1, routed)           0.718     7.376    packetiser/UART_Inst/tx_byte_length[5]_i_6_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I5_O)        0.332     7.708 r  packetiser/UART_Inst/tx_byte_length[5]_i_2/O
                         net (fo=9, routed)           0.347     8.055    packetiser/UART_Inst/FSM_sequential_tx_packet_reg[0]
    SLICE_X4Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.179 r  packetiser/UART_Inst/tx_byte_length[3]_i_1/O
                         net (fo=1, routed)           0.000     8.179    packetiser/UART_Inst_n_35
    SLICE_X4Y45          FDRE                                         r  packetiser/tx_byte_length_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        1.770     5.192    packetiser/ipClk_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  packetiser/tx_byte_length_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/opRxStream_reg[Valid]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.320ns (20.111%)  route 1.269ns (79.889%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.269     1.544    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.045     1.589 r  packetiser/UART_Inst/opRxStream[Valid]_i_1/O
                         net (fo=1, routed)           0.000     1.589    packetiser/UART_Inst_n_25
    SLICE_X2Y67          FDRE                                         r  packetiser/opRxStream_reg[Valid]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.869     2.034    packetiser/ipClk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  packetiser/opRxStream_reg[Valid]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/opRxStream_reg[Data][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.320ns (19.680%)  route 1.304ns (80.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.188     1.463    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.045     1.508 r  packetiser/UART_Inst/opRxStream[Data][7]_i_1/O
                         net (fo=8, routed)           0.116     1.624    packetiser/UART_Inst_n_21
    SLICE_X5Y67          FDRE                                         r  packetiser/opRxStream_reg[Data][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.866     2.031    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  packetiser/opRxStream_reg[Data][0]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/opRxStream_reg[Data][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.320ns (19.680%)  route 1.304ns (80.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.188     1.463    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.045     1.508 r  packetiser/UART_Inst/opRxStream[Data][7]_i_1/O
                         net (fo=8, routed)           0.116     1.624    packetiser/UART_Inst_n_21
    SLICE_X5Y67          FDRE                                         r  packetiser/opRxStream_reg[Data][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.866     2.031    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  packetiser/opRxStream_reg[Data][1]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/opRxStream_reg[Data][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.320ns (19.680%)  route 1.304ns (80.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.188     1.463    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.045     1.508 r  packetiser/UART_Inst/opRxStream[Data][7]_i_1/O
                         net (fo=8, routed)           0.116     1.624    packetiser/UART_Inst_n_21
    SLICE_X5Y67          FDRE                                         r  packetiser/opRxStream_reg[Data][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.866     2.031    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  packetiser/opRxStream_reg[Data][2]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/opRxStream_reg[Data][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.320ns (19.680%)  route 1.304ns (80.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.188     1.463    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.045     1.508 r  packetiser/UART_Inst/opRxStream[Data][7]_i_1/O
                         net (fo=8, routed)           0.116     1.624    packetiser/UART_Inst_n_21
    SLICE_X5Y67          FDRE                                         r  packetiser/opRxStream_reg[Data][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.866     2.031    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  packetiser/opRxStream_reg[Data][3]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/opRxStream_reg[Data][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.320ns (19.680%)  route 1.304ns (80.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.188     1.463    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.045     1.508 r  packetiser/UART_Inst/opRxStream[Data][7]_i_1/O
                         net (fo=8, routed)           0.116     1.624    packetiser/UART_Inst_n_21
    SLICE_X5Y67          FDRE                                         r  packetiser/opRxStream_reg[Data][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.866     2.031    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  packetiser/opRxStream_reg[Data][4]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/opRxStream_reg[Data][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.320ns (19.680%)  route 1.304ns (80.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.188     1.463    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.045     1.508 r  packetiser/UART_Inst/opRxStream[Data][7]_i_1/O
                         net (fo=8, routed)           0.116     1.624    packetiser/UART_Inst_n_21
    SLICE_X5Y67          FDRE                                         r  packetiser/opRxStream_reg[Data][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.866     2.031    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  packetiser/opRxStream_reg[Data][5]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/opRxStream_reg[Data][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.320ns (19.680%)  route 1.304ns (80.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.188     1.463    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.045     1.508 r  packetiser/UART_Inst/opRxStream[Data][7]_i_1/O
                         net (fo=8, routed)           0.116     1.624    packetiser/UART_Inst_n_21
    SLICE_X5Y67          FDRE                                         r  packetiser/opRxStream_reg[Data][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.866     2.031    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  packetiser/opRxStream_reg[Data][6]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/opRxStream_reg[Data][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.320ns (19.680%)  route 1.304ns (80.320%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.188     1.463    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X3Y67          LUT5 (Prop_lut5_I0_O)        0.045     1.508 r  packetiser/UART_Inst/opRxStream[Data][7]_i_1/O
                         net (fo=8, routed)           0.116     1.624    packetiser/UART_Inst_n_21
    SLICE_X5Y67          FDRE                                         r  packetiser/opRxStream_reg[Data][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.866     2.031    packetiser/ipClk_IBUF_BUFG
    SLICE_X5Y67          FDRE                                         r  packetiser/opRxStream_reg[Data][7]/C

Slack:                    inf
  Source:                 ipnReset
                            (input port)
  Destination:            packetiser/opRxStream_reg[SoP]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.637ns  (logic 0.320ns (19.526%)  route 1.317ns (80.474%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  ipnReset (IN)
                         net (fo=0)                   0.000     0.000    ipnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  ipnReset_IBUF_inst/O
                         net (fo=12, routed)          1.317     1.592    packetiser/UART_Inst/ipnReset_IBUF
    SLICE_X2Y67          LUT6 (Prop_lut6_I2_O)        0.045     1.637 r  packetiser/UART_Inst/opRxStream[SoP]_i_1/O
                         net (fo=1, routed)           0.000     1.637    packetiser/UART_Inst_n_24
    SLICE_X2Y67          FDRE                                         r  packetiser/opRxStream_reg[SoP]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  ipClk (IN)
                         net (fo=0)                   0.000     0.000    ipClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ipClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ipClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ipClk_IBUF_BUFG_inst/O
                         net (fo=1750, routed)        0.869     2.034    packetiser/ipClk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  packetiser/opRxStream_reg[SoP]/C





