
Loading design for application trce from file lab1_impl1.ncd.
Design name: lab1_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Mon Dec 19 16:10:43 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o lab1_impl1.twr -gui lab1_impl1.ncd lab1_impl1.prf 
Design file:     lab1_impl1.ncd
Preference file: lab1_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_c" 125.047000 MHz ;
            3609 items scored, 1979 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.029ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              btn_num_i3  (from clk_c +)
   Destination:    SP8KC      Port           U2/btn_num_4__I_0_13(ASIC)  (to clk_c +)

   Delay:              12.225ns  (35.7% logic, 64.3% route), 8 logic levels.

 Constraint Details:

     12.225ns physical path delay SLICE_13 to U2/btn_num_4__I_0_13 exceeds
      7.997ns delay constraint less
     -0.173ns skew and
     -0.026ns ADDR_SET requirement (totaling 8.196ns) by 4.029ns

 Physical Path Details:

      Data path SLICE_13 to U2/btn_num_4__I_0_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20D.CLK to     R17C20D.Q0 SLICE_13 (from clk_c)
ROUTE         7     1.437     R17C20D.Q0 to     R17C22C.A1 btn_num_3
CTOF_DEL    ---     0.495     R17C22C.A1 to     R17C22C.F1 SLICE_40
ROUTE         1     0.986     R17C22C.F1 to     R18C22A.A0 n2067
CTOOFX_DEL  ---     0.721     R18C22A.A0 to   R18C22A.OFX0 i60/SLICE_24
ROUTE         1     0.626   R18C22A.OFX0 to     R18C22D.D1 n29
CTOF_DEL    ---     0.495     R18C22D.D1 to     R18C22D.F1 SLICE_45
ROUTE         1     1.383     R18C22D.F1 to     R18C21A.A1 n1785
CTOF_DEL    ---     0.495     R18C21A.A1 to     R18C21A.F1 SLICE_36
ROUTE         5     0.658     R18C21A.F1 to     R18C21A.D0 n1616
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 SLICE_36
ROUTE         1     0.693     R18C21A.F0 to     R18C20D.B0 n332
CTOOFX_DEL  ---     0.721     R18C20D.B0 to   R18C20D.OFX0 mux_216_i4/SLICE_21
ROUTE         1     0.744   R18C20D.OFX0 to     R17C20D.C0 n481
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 SLICE_13
ROUTE         3     1.329     R17C20D.F0 to EBR_R11C18.AD6 n249 (to clk_c)
                  --------
                   12.225   (35.7% logic, 64.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.044       C1.PADDI to    R17C20D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U2/btn_num_4__I_0_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.217       C1.PADDI to EBR_R11C18.CLK clk_c
                  --------
                    3.217   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.029ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              btn_num_i3  (from clk_c +)
   Destination:    SP8KC      Port           U2/btn_num_4__I_0(ASIC)  (to clk_c +)

   Delay:              12.225ns  (35.7% logic, 64.3% route), 8 logic levels.

 Constraint Details:

     12.225ns physical path delay SLICE_13 to U2/btn_num_4__I_0 exceeds
      7.997ns delay constraint less
     -0.173ns skew and
     -0.026ns ADDR_SET requirement (totaling 8.196ns) by 4.029ns

 Physical Path Details:

      Data path SLICE_13 to U2/btn_num_4__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20D.CLK to     R17C20D.Q0 SLICE_13 (from clk_c)
ROUTE         7     1.437     R17C20D.Q0 to     R17C22C.A1 btn_num_3
CTOF_DEL    ---     0.495     R17C22C.A1 to     R17C22C.F1 SLICE_40
ROUTE         1     0.986     R17C22C.F1 to     R18C22A.A0 n2067
CTOOFX_DEL  ---     0.721     R18C22A.A0 to   R18C22A.OFX0 i60/SLICE_24
ROUTE         1     0.626   R18C22A.OFX0 to     R18C22D.D1 n29
CTOF_DEL    ---     0.495     R18C22D.D1 to     R18C22D.F1 SLICE_45
ROUTE         1     1.383     R18C22D.F1 to     R18C21A.A1 n1785
CTOF_DEL    ---     0.495     R18C21A.A1 to     R18C21A.F1 SLICE_36
ROUTE         5     0.658     R18C21A.F1 to     R18C21A.D0 n1616
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 SLICE_36
ROUTE         1     0.693     R18C21A.F0 to     R18C20D.B0 n332
CTOOFX_DEL  ---     0.721     R18C20D.B0 to   R18C20D.OFX0 mux_216_i4/SLICE_21
ROUTE         1     0.744   R18C20D.OFX0 to     R17C20D.C0 n481
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 SLICE_13
ROUTE         3     1.329     R17C20D.F0 to EBR_R11C21.AD6 n249 (to clk_c)
                  --------
                   12.225   (35.7% logic, 64.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.044       C1.PADDI to    R17C20D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U2/btn_num_4__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.217       C1.PADDI to EBR_R11C21.CLK clk_c
                  --------
                    3.217   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              btn_num_i4  (from clk_c +)
   Destination:    SP8KC      Port           U2/btn_num_4__I_0(ASIC)  (to clk_c +)

   Delay:              12.119ns  (37.9% logic, 62.1% route), 8 logic levels.

 Constraint Details:

     12.119ns physical path delay SLICE_13 to U2/btn_num_4__I_0 exceeds
      7.997ns delay constraint less
     -0.173ns skew and
     -0.026ns ADDR_SET requirement (totaling 8.196ns) by 3.923ns

 Physical Path Details:

      Data path SLICE_13 to U2/btn_num_4__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20D.CLK to     R17C20D.Q1 SLICE_13 (from clk_c)
ROUTE         6     1.454     R17C20D.Q1 to     R17C22D.B0 btn_num_4
CTOOFX_DEL  ---     0.721     R17C22D.B0 to   R17C22D.OFX0 i1793/SLICE_25
ROUTE         2     0.637   R17C22D.OFX0 to     R18C22A.D0 n91
CTOOFX_DEL  ---     0.721     R18C22A.D0 to   R18C22A.OFX0 i60/SLICE_24
ROUTE         1     0.626   R18C22A.OFX0 to     R18C22D.D1 n29
CTOF_DEL    ---     0.495     R18C22D.D1 to     R18C22D.F1 SLICE_45
ROUTE         1     1.383     R18C22D.F1 to     R18C21A.A1 n1785
CTOF_DEL    ---     0.495     R18C21A.A1 to     R18C21A.F1 SLICE_36
ROUTE         5     0.658     R18C21A.F1 to     R18C21A.D0 n1616
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 SLICE_36
ROUTE         1     0.693     R18C21A.F0 to     R18C20D.B0 n332
CTOOFX_DEL  ---     0.721     R18C20D.B0 to   R18C20D.OFX0 mux_216_i4/SLICE_21
ROUTE         1     0.744   R18C20D.OFX0 to     R17C20D.C0 n481
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 SLICE_13
ROUTE         3     1.329     R17C20D.F0 to EBR_R11C21.AD6 n249 (to clk_c)
                  --------
                   12.119   (37.9% logic, 62.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.044       C1.PADDI to    R17C20D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U2/btn_num_4__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.217       C1.PADDI to EBR_R11C21.CLK clk_c
                  --------
                    3.217   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              btn_num_i4  (from clk_c +)
   Destination:    SP8KC      Port           U2/btn_num_4__I_0_13(ASIC)  (to clk_c +)

   Delay:              12.119ns  (37.9% logic, 62.1% route), 8 logic levels.

 Constraint Details:

     12.119ns physical path delay SLICE_13 to U2/btn_num_4__I_0_13 exceeds
      7.997ns delay constraint less
     -0.173ns skew and
     -0.026ns ADDR_SET requirement (totaling 8.196ns) by 3.923ns

 Physical Path Details:

      Data path SLICE_13 to U2/btn_num_4__I_0_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20D.CLK to     R17C20D.Q1 SLICE_13 (from clk_c)
ROUTE         6     1.454     R17C20D.Q1 to     R17C22D.B0 btn_num_4
CTOOFX_DEL  ---     0.721     R17C22D.B0 to   R17C22D.OFX0 i1793/SLICE_25
ROUTE         2     0.637   R17C22D.OFX0 to     R18C22A.D0 n91
CTOOFX_DEL  ---     0.721     R18C22A.D0 to   R18C22A.OFX0 i60/SLICE_24
ROUTE         1     0.626   R18C22A.OFX0 to     R18C22D.D1 n29
CTOF_DEL    ---     0.495     R18C22D.D1 to     R18C22D.F1 SLICE_45
ROUTE         1     1.383     R18C22D.F1 to     R18C21A.A1 n1785
CTOF_DEL    ---     0.495     R18C21A.A1 to     R18C21A.F1 SLICE_36
ROUTE         5     0.658     R18C21A.F1 to     R18C21A.D0 n1616
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 SLICE_36
ROUTE         1     0.693     R18C21A.F0 to     R18C20D.B0 n332
CTOOFX_DEL  ---     0.721     R18C20D.B0 to   R18C20D.OFX0 mux_216_i4/SLICE_21
ROUTE         1     0.744   R18C20D.OFX0 to     R17C20D.C0 n481
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 SLICE_13
ROUTE         3     1.329     R17C20D.F0 to EBR_R11C18.AD6 n249 (to clk_c)
                  --------
                   12.119   (37.9% logic, 62.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.044       C1.PADDI to    R17C20D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U2/btn_num_4__I_0_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.217       C1.PADDI to EBR_R11C18.CLK clk_c
                  --------
                    3.217   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              btn_num_i4  (from clk_c +)
   Destination:    SP8KC      Port           U2/btn_num_4__I_0_13(ASIC)  (to clk_c +)

   Delay:              12.119ns  (37.9% logic, 62.1% route), 8 logic levels.

 Constraint Details:

     12.119ns physical path delay SLICE_13 to U2/btn_num_4__I_0_13 exceeds
      7.997ns delay constraint less
     -0.173ns skew and
     -0.026ns ADDR_SET requirement (totaling 8.196ns) by 3.923ns

 Physical Path Details:

      Data path SLICE_13 to U2/btn_num_4__I_0_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20D.CLK to     R17C20D.Q1 SLICE_13 (from clk_c)
ROUTE         6     1.454     R17C20D.Q1 to     R17C22D.B0 btn_num_4
CTOOFX_DEL  ---     0.721     R17C22D.B0 to   R17C22D.OFX0 i1793/SLICE_25
ROUTE         2     0.637   R17C22D.OFX0 to     R18C22A.D1 n91
CTOOFX_DEL  ---     0.721     R18C22A.D1 to   R18C22A.OFX0 i60/SLICE_24
ROUTE         1     0.626   R18C22A.OFX0 to     R18C22D.D1 n29
CTOF_DEL    ---     0.495     R18C22D.D1 to     R18C22D.F1 SLICE_45
ROUTE         1     1.383     R18C22D.F1 to     R18C21A.A1 n1785
CTOF_DEL    ---     0.495     R18C21A.A1 to     R18C21A.F1 SLICE_36
ROUTE         5     0.658     R18C21A.F1 to     R18C21A.D0 n1616
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 SLICE_36
ROUTE         1     0.693     R18C21A.F0 to     R18C20D.B0 n332
CTOOFX_DEL  ---     0.721     R18C20D.B0 to   R18C20D.OFX0 mux_216_i4/SLICE_21
ROUTE         1     0.744   R18C20D.OFX0 to     R17C20D.C0 n481
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 SLICE_13
ROUTE         3     1.329     R17C20D.F0 to EBR_R11C18.AD6 n249 (to clk_c)
                  --------
                   12.119   (37.9% logic, 62.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.044       C1.PADDI to    R17C20D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U2/btn_num_4__I_0_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.217       C1.PADDI to EBR_R11C18.CLK clk_c
                  --------
                    3.217   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              btn_num_i4  (from clk_c +)
   Destination:    SP8KC      Port           U2/btn_num_4__I_0(ASIC)  (to clk_c +)

   Delay:              12.119ns  (37.9% logic, 62.1% route), 8 logic levels.

 Constraint Details:

     12.119ns physical path delay SLICE_13 to U2/btn_num_4__I_0 exceeds
      7.997ns delay constraint less
     -0.173ns skew and
     -0.026ns ADDR_SET requirement (totaling 8.196ns) by 3.923ns

 Physical Path Details:

      Data path SLICE_13 to U2/btn_num_4__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20D.CLK to     R17C20D.Q1 SLICE_13 (from clk_c)
ROUTE         6     1.454     R17C20D.Q1 to     R17C22D.B0 btn_num_4
CTOOFX_DEL  ---     0.721     R17C22D.B0 to   R17C22D.OFX0 i1793/SLICE_25
ROUTE         2     0.637   R17C22D.OFX0 to     R18C22A.D1 n91
CTOOFX_DEL  ---     0.721     R18C22A.D1 to   R18C22A.OFX0 i60/SLICE_24
ROUTE         1     0.626   R18C22A.OFX0 to     R18C22D.D1 n29
CTOF_DEL    ---     0.495     R18C22D.D1 to     R18C22D.F1 SLICE_45
ROUTE         1     1.383     R18C22D.F1 to     R18C21A.A1 n1785
CTOF_DEL    ---     0.495     R18C21A.A1 to     R18C21A.F1 SLICE_36
ROUTE         5     0.658     R18C21A.F1 to     R18C21A.D0 n1616
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 SLICE_36
ROUTE         1     0.693     R18C21A.F0 to     R18C20D.B0 n332
CTOOFX_DEL  ---     0.721     R18C20D.B0 to   R18C20D.OFX0 mux_216_i4/SLICE_21
ROUTE         1     0.744   R18C20D.OFX0 to     R17C20D.C0 n481
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 SLICE_13
ROUTE         3     1.329     R17C20D.F0 to EBR_R11C21.AD6 n249 (to clk_c)
                  --------
                   12.119   (37.9% logic, 62.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.044       C1.PADDI to    R17C20D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U2/btn_num_4__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.217       C1.PADDI to EBR_R11C21.CLK clk_c
                  --------
                    3.217   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.921ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1/cnt1_647_648__i3  (from clk_c +)
   Destination:    SP8KC      Port           U2/btn_num_4__I_0(ASIC)  (to clk_c +)

   Delay:              12.117ns  (38.3% logic, 61.7% route), 9 logic levels.

 Constraint Details:

     12.117ns physical path delay U1/SLICE_6 to U2/btn_num_4__I_0 exceeds
      7.997ns delay constraint less
     -0.173ns skew and
     -0.026ns ADDR_SET requirement (totaling 8.196ns) by 3.921ns

 Physical Path Details:

      Data path U1/SLICE_6 to U2/btn_num_4__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C17B.CLK to     R20C17B.Q1 U1/SLICE_6 (from clk_c)
ROUTE         2     1.030     R20C17B.Q1 to     R20C19D.B0 U1/cnt1_2
CTOF_DEL    ---     0.495     R20C19D.B0 to     R20C19D.F0 U1/SLICE_46
ROUTE         1     0.436     R20C19D.F0 to     R20C19C.C1 U1/n16
CTOF_DEL    ---     0.495     R20C19C.C1 to     R20C19C.F1 U1/SLICE_14
ROUTE         3     0.981     R20C19C.F1 to     R20C21A.D0 U1/n2009
CTOF_DEL    ---     0.495     R20C21A.D0 to     R20C21A.F0 SLICE_30
ROUTE        14     0.643     R20C21A.F0 to     R20C21A.D1 n2137
CTOF_DEL    ---     0.495     R20C21A.D1 to     R20C21A.F1 SLICE_30
ROUTE         2     0.965     R20C21A.F1 to     R18C21A.D1 n2133
CTOF_DEL    ---     0.495     R18C21A.D1 to     R18C21A.F1 SLICE_36
ROUTE         5     0.658     R18C21A.F1 to     R18C21A.D0 n1616
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 SLICE_36
ROUTE         1     0.693     R18C21A.F0 to     R18C20D.B0 n332
CTOOFX_DEL  ---     0.721     R18C20D.B0 to   R18C20D.OFX0 mux_216_i4/SLICE_21
ROUTE         1     0.744   R18C20D.OFX0 to     R17C20D.C0 n481
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 SLICE_13
ROUTE         3     1.329     R17C20D.F0 to EBR_R11C21.AD6 n249 (to clk_c)
                  --------
                   12.117   (38.3% logic, 61.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to U1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.044       C1.PADDI to    R20C17B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U2/btn_num_4__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.217       C1.PADDI to EBR_R11C21.CLK clk_c
                  --------
                    3.217   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.921ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1/cnt1_647_648__i3  (from clk_c +)
   Destination:    SP8KC      Port           U2/btn_num_4__I_0_13(ASIC)  (to clk_c +)

   Delay:              12.117ns  (38.3% logic, 61.7% route), 9 logic levels.

 Constraint Details:

     12.117ns physical path delay U1/SLICE_6 to U2/btn_num_4__I_0_13 exceeds
      7.997ns delay constraint less
     -0.173ns skew and
     -0.026ns ADDR_SET requirement (totaling 8.196ns) by 3.921ns

 Physical Path Details:

      Data path U1/SLICE_6 to U2/btn_num_4__I_0_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C17B.CLK to     R20C17B.Q1 U1/SLICE_6 (from clk_c)
ROUTE         2     1.030     R20C17B.Q1 to     R20C19D.B0 U1/cnt1_2
CTOF_DEL    ---     0.495     R20C19D.B0 to     R20C19D.F0 U1/SLICE_46
ROUTE         1     0.436     R20C19D.F0 to     R20C19C.C1 U1/n16
CTOF_DEL    ---     0.495     R20C19C.C1 to     R20C19C.F1 U1/SLICE_14
ROUTE         3     0.981     R20C19C.F1 to     R20C21A.D0 U1/n2009
CTOF_DEL    ---     0.495     R20C21A.D0 to     R20C21A.F0 SLICE_30
ROUTE        14     0.643     R20C21A.F0 to     R20C21A.D1 n2137
CTOF_DEL    ---     0.495     R20C21A.D1 to     R20C21A.F1 SLICE_30
ROUTE         2     0.965     R20C21A.F1 to     R18C21A.D1 n2133
CTOF_DEL    ---     0.495     R18C21A.D1 to     R18C21A.F1 SLICE_36
ROUTE         5     0.658     R18C21A.F1 to     R18C21A.D0 n1616
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 SLICE_36
ROUTE         1     0.693     R18C21A.F0 to     R18C20D.B0 n332
CTOOFX_DEL  ---     0.721     R18C20D.B0 to   R18C20D.OFX0 mux_216_i4/SLICE_21
ROUTE         1     0.744   R18C20D.OFX0 to     R17C20D.C0 n481
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 SLICE_13
ROUTE         3     1.329     R17C20D.F0 to EBR_R11C18.AD6 n249 (to clk_c)
                  --------
                   12.117   (38.3% logic, 61.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to U1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.044       C1.PADDI to    R20C17B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U2/btn_num_4__I_0_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.217       C1.PADDI to EBR_R11C18.CLK clk_c
                  --------
                    3.217   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.906ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              btn_num_i3  (from clk_c +)
   Destination:    SP8KC      Port           U2/btn_num_4__I_0(ASIC)  (to clk_c +)

   Delay:              12.102ns  (38.0% logic, 62.0% route), 8 logic levels.

 Constraint Details:

     12.102ns physical path delay SLICE_13 to U2/btn_num_4__I_0 exceeds
      7.997ns delay constraint less
     -0.173ns skew and
     -0.026ns ADDR_SET requirement (totaling 8.196ns) by 3.906ns

 Physical Path Details:

      Data path SLICE_13 to U2/btn_num_4__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20D.CLK to     R17C20D.Q0 SLICE_13 (from clk_c)
ROUTE         7     1.437     R17C20D.Q0 to     R17C22D.A1 btn_num_3
CTOOFX_DEL  ---     0.721     R17C22D.A1 to   R17C22D.OFX0 i1793/SLICE_25
ROUTE         2     0.637   R17C22D.OFX0 to     R18C22A.D0 n91
CTOOFX_DEL  ---     0.721     R18C22A.D0 to   R18C22A.OFX0 i60/SLICE_24
ROUTE         1     0.626   R18C22A.OFX0 to     R18C22D.D1 n29
CTOF_DEL    ---     0.495     R18C22D.D1 to     R18C22D.F1 SLICE_45
ROUTE         1     1.383     R18C22D.F1 to     R18C21A.A1 n1785
CTOF_DEL    ---     0.495     R18C21A.A1 to     R18C21A.F1 SLICE_36
ROUTE         5     0.658     R18C21A.F1 to     R18C21A.D0 n1616
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 SLICE_36
ROUTE         1     0.693     R18C21A.F0 to     R18C20D.B0 n332
CTOOFX_DEL  ---     0.721     R18C20D.B0 to   R18C20D.OFX0 mux_216_i4/SLICE_21
ROUTE         1     0.744   R18C20D.OFX0 to     R17C20D.C0 n481
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 SLICE_13
ROUTE         3     1.329     R17C20D.F0 to EBR_R11C21.AD6 n249 (to clk_c)
                  --------
                   12.102   (38.0% logic, 62.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.044       C1.PADDI to    R17C20D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U2/btn_num_4__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.217       C1.PADDI to EBR_R11C21.CLK clk_c
                  --------
                    3.217   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.906ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              btn_num_i3  (from clk_c +)
   Destination:    SP8KC      Port           U2/btn_num_4__I_0(ASIC)  (to clk_c +)

   Delay:              12.102ns  (38.0% logic, 62.0% route), 8 logic levels.

 Constraint Details:

     12.102ns physical path delay SLICE_13 to U2/btn_num_4__I_0 exceeds
      7.997ns delay constraint less
     -0.173ns skew and
     -0.026ns ADDR_SET requirement (totaling 8.196ns) by 3.906ns

 Physical Path Details:

      Data path SLICE_13 to U2/btn_num_4__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20D.CLK to     R17C20D.Q0 SLICE_13 (from clk_c)
ROUTE         7     1.437     R17C20D.Q0 to     R17C22D.A1 btn_num_3
CTOOFX_DEL  ---     0.721     R17C22D.A1 to   R17C22D.OFX0 i1793/SLICE_25
ROUTE         2     0.637   R17C22D.OFX0 to     R18C22A.D1 n91
CTOOFX_DEL  ---     0.721     R18C22A.D1 to   R18C22A.OFX0 i60/SLICE_24
ROUTE         1     0.626   R18C22A.OFX0 to     R18C22D.D1 n29
CTOF_DEL    ---     0.495     R18C22D.D1 to     R18C22D.F1 SLICE_45
ROUTE         1     1.383     R18C22D.F1 to     R18C21A.A1 n1785
CTOF_DEL    ---     0.495     R18C21A.A1 to     R18C21A.F1 SLICE_36
ROUTE         5     0.658     R18C21A.F1 to     R18C21A.D0 n1616
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 SLICE_36
ROUTE         1     0.693     R18C21A.F0 to     R18C20D.B0 n332
CTOOFX_DEL  ---     0.721     R18C20D.B0 to   R18C20D.OFX0 mux_216_i4/SLICE_21
ROUTE         1     0.744   R18C20D.OFX0 to     R17C20D.C0 n481
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 SLICE_13
ROUTE         3     1.329     R17C20D.F0 to EBR_R11C21.AD6 n249 (to clk_c)
                  --------
                   12.102   (38.0% logic, 62.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.044       C1.PADDI to    R17C20D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U2/btn_num_4__I_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     3.217       C1.PADDI to EBR_R11C21.CLK clk_c
                  --------
                    3.217   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  83.153MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 125.047000 MHz ;  |  125.047 MHz|   83.153 MHz|   8 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n1616                                   |       5|     883|     44.62%
                                        |        |        |
n2137                                   |      14|     872|     44.06%
                                        |        |        |
U1/n2009                                |       3|     838|     42.34%
                                        |        |        |
clk_c_enable_6                          |      15|     461|     23.29%
                                        |        |        |
n1785                                   |       1|     438|     22.13%
                                        |        |        |
n251                                    |       3|     438|     22.13%
                                        |        |        |
n2133                                   |       2|     435|     21.98%
                                        |        |        |
n29                                     |       1|     428|     21.63%
                                        |        |        |
n252                                    |       3|     413|     20.87%
                                        |        |        |
n250                                    |       3|     383|     19.35%
                                        |        |        |
n481                                    |       1|     374|     18.90%
                                        |        |        |
n249                                    |       3|     374|     18.90%
                                        |        |        |
n248                                    |       3|     371|     18.75%
                                        |        |        |
U1/n16                                  |       1|     354|     17.89%
                                        |        |        |
U1/n17                                  |       1|     338|     17.08%
                                        |        |        |
n2131                                   |       2|     316|     15.97%
                                        |        |        |
n2076                                   |       1|     307|     15.51%
                                        |        |        |
n2094                                   |       1|     280|     14.15%
                                        |        |        |
n875                                    |       5|     266|     13.44%
                                        |        |        |
U1/n13                                  |       3|     266|     13.44%
                                        |        |        |
n2110                                   |       1|     259|     13.09%
                                        |        |        |
n91                                     |       2|     240|     12.13%
                                        |        |        |
n447                                    |       1|     234|     11.82%
                                        |        |        |
U1/n14                                  |       3|     229|     11.57%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 20
   Covered under: FREQUENCY NET "clk_c" 125.047000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 1979  Score: 3162193
Cumulative negative slack: 3162193

Constraints cover 3609 paths, 1 nets, and 305 connections (77.41% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Mon Dec 19 16:10:44 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o lab1_impl1.twr -gui lab1_impl1.ncd lab1_impl1.prf 
Design file:     lab1_impl1.ncd
Preference file: lab1_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_c" 125.047000 MHz ;
            3609 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              row_num__i1  (from clk_c +)
   Destination:    FF         Data in        row_num__i1  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_17 to SLICE_17 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C22D.CLK to     R19C22D.Q0 SLICE_17 (from clk_c)
ROUTE         6     0.132     R19C22D.Q0 to     R19C22D.A0 row_num_0
CTOF_DEL    ---     0.101     R19C22D.A0 to     R19C22D.F0 SLICE_17
ROUTE         1     0.000     R19C22D.F0 to    R19C22D.DI0 row_num_31_N_10_0 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R19C22D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R19C22D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1/cnt1_647_648__i15  (from clk_c +)
   Destination:    FF         Data in        U1/cnt1_647_648__i15  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U1/SLICE_3 to U1/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U1/SLICE_3 to U1/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C18D.CLK to     R20C18D.Q1 U1/SLICE_3 (from clk_c)
ROUTE         2     0.132     R20C18D.Q1 to     R20C18D.A1 U1/cnt1_14
CTOF_DEL    ---     0.101     R20C18D.A1 to     R20C18D.F1 U1/SLICE_3
ROUTE         1     0.000     R20C18D.F1 to    R20C18D.DI1 U1/n81 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to U1/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R20C18D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U1/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R20C18D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1/cnt1_647_648__i8  (from clk_c +)
   Destination:    FF         Data in        U1/cnt1_647_648__i8  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U1/SLICE_1 to U1/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U1/SLICE_1 to U1/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C18A.CLK to     R20C18A.Q0 U1/SLICE_1 (from clk_c)
ROUTE         2     0.132     R20C18A.Q0 to     R20C18A.A0 U1/cnt1_7
CTOF_DEL    ---     0.101     R20C18A.A0 to     R20C18A.F0 U1/SLICE_1
ROUTE         1     0.000     R20C18A.F0 to    R20C18A.DI0 U1/n88 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to U1/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R20C18A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U1/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R20C18A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1/cnt1_647_648__i10  (from clk_c +)
   Destination:    FF         Data in        U1/cnt1_647_648__i10  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U1/SLICE_7 to U1/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U1/SLICE_7 to U1/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C18B.CLK to     R20C18B.Q0 U1/SLICE_7 (from clk_c)
ROUTE         2     0.132     R20C18B.Q0 to     R20C18B.A0 U1/cnt1_9
CTOF_DEL    ---     0.101     R20C18B.A0 to     R20C18B.F0 U1/SLICE_7
ROUTE         1     0.000     R20C18B.F0 to    R20C18B.DI0 U1/n86 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to U1/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R20C18B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U1/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R20C18B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1/cnt1_647_648__i14  (from clk_c +)
   Destination:    FF         Data in        U1/cnt1_647_648__i14  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U1/SLICE_3 to U1/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U1/SLICE_3 to U1/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C18D.CLK to     R20C18D.Q0 U1/SLICE_3 (from clk_c)
ROUTE         2     0.132     R20C18D.Q0 to     R20C18D.A0 U1/cnt1_13
CTOF_DEL    ---     0.101     R20C18D.A0 to     R20C18D.F0 U1/SLICE_3
ROUTE         1     0.000     R20C18D.F0 to    R20C18D.DI0 U1/n82 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to U1/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R20C18D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U1/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R20C18D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1/cnt1_647_648__i13  (from clk_c +)
   Destination:    FF         Data in        U1/cnt1_647_648__i13  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U1/SLICE_4 to U1/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U1/SLICE_4 to U1/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C18C.CLK to     R20C18C.Q1 U1/SLICE_4 (from clk_c)
ROUTE         2     0.132     R20C18C.Q1 to     R20C18C.A1 U1/cnt1_12
CTOF_DEL    ---     0.101     R20C18C.A1 to     R20C18C.F1 U1/SLICE_4
ROUTE         1     0.000     R20C18C.F1 to    R20C18C.DI1 U1/n83 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to U1/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R20C18C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U1/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R20C18C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1/cnt1_647_648__i16  (from clk_c +)
   Destination:    FF         Data in        U1/cnt1_647_648__i16  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U1/SLICE_2 to U1/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U1/SLICE_2 to U1/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C19A.CLK to     R20C19A.Q0 U1/SLICE_2 (from clk_c)
ROUTE         2     0.132     R20C19A.Q0 to     R20C19A.A0 U1/cnt1_15
CTOF_DEL    ---     0.101     R20C19A.A0 to     R20C19A.F0 U1/SLICE_2
ROUTE         1     0.000     R20C19A.F0 to    R20C19A.DI0 U1/n80 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to U1/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R20C19A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U1/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R20C19A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1/cnt1_647_648__i3  (from clk_c +)
   Destination:    FF         Data in        U1/cnt1_647_648__i3  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U1/SLICE_6 to U1/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U1/SLICE_6 to U1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C17B.CLK to     R20C17B.Q1 U1/SLICE_6 (from clk_c)
ROUTE         2     0.132     R20C17B.Q1 to     R20C17B.A1 U1/cnt1_2
CTOF_DEL    ---     0.101     R20C17B.A1 to     R20C17B.F1 U1/SLICE_6
ROUTE         1     0.000     R20C17B.F1 to    R20C17B.DI1 U1/n93 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to U1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R20C17B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R20C17B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1/cnt1_647_648__i7  (from clk_c +)
   Destination:    FF         Data in        U1/cnt1_647_648__i7  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U1/SLICE_5 to U1/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U1/SLICE_5 to U1/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C17D.CLK to     R20C17D.Q1 U1/SLICE_5 (from clk_c)
ROUTE         2     0.132     R20C17D.Q1 to     R20C17D.A1 U1/cnt1_6
CTOF_DEL    ---     0.101     R20C17D.A1 to     R20C17D.F1 U1/SLICE_5
ROUTE         1     0.000     R20C17D.F1 to    R20C17D.DI1 U1/n89 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to U1/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R20C17D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U1/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R20C17D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1/cnt1_647_648__i4  (from clk_c +)
   Destination:    FF         Data in        U1/cnt1_647_648__i4  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay U1/SLICE_8 to U1/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path U1/SLICE_8 to U1/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C17C.CLK to     R20C17C.Q0 U1/SLICE_8 (from clk_c)
ROUTE         2     0.132     R20C17C.Q0 to     R20C17C.A0 U1/cnt1_3
CTOF_DEL    ---     0.101     R20C17C.A0 to     R20C17C.F0 U1/SLICE_8
ROUTE         1     0.000     R20C17C.F0 to    R20C17C.DI0 U1/n92 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to U1/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R20C17C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to U1/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.116       C1.PADDI to    R20C17C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 125.047000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 20
   Covered under: FREQUENCY NET "clk_c" 125.047000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3609 paths, 1 nets, and 305 connections (77.41% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 1979 (setup), 0 (hold)
Score: 3162193 (setup), 0 (hold)
Cumulative negative slack: 3162193 (3162193+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

