INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog HDL/Vivado project/lab_1_2/lab_1_2.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog HDL/Vivado project/lab_1_2/lab_1_2.srcs/sources_1/new/SR_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog HDL/Vivado project/lab_1_2/lab_1_2.srcs/sim_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
