{"sha": "103f963e5cf6e7fe80395efc5fcede351420e25d", "node_id": "C_kwDOANBUbNoAKDEwM2Y5NjNlNWNmNmU3ZmU4MDM5NWVmYzVmY2VkZTM1MTQyMGUyNWQ", "commit": {"author": {"name": "Jeff Law", "email": "jlaw@ventanamicro.com", "date": "2022-12-27T23:57:09Z"}, "committer": {"name": "Jeff Law", "email": "jlaw@ventanamicro.com", "date": "2022-12-27T23:57:09Z"}, "message": "Commit right version of last patch (missing modes)\n\ngcc/\n\n\t* config/riscv/riscv.md: Add missing modes to last patch.t", "tree": {"sha": "bdec3e3012154ef4136bdd1bbaab64ec956c07e3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/bdec3e3012154ef4136bdd1bbaab64ec956c07e3"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/103f963e5cf6e7fe80395efc5fcede351420e25d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/103f963e5cf6e7fe80395efc5fcede351420e25d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/103f963e5cf6e7fe80395efc5fcede351420e25d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/103f963e5cf6e7fe80395efc5fcede351420e25d/comments", "author": null, "committer": null, "parents": [{"sha": "2e886eef7f2b5aadb00171af868f0895b647c3a4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2e886eef7f2b5aadb00171af868f0895b647c3a4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2e886eef7f2b5aadb00171af868f0895b647c3a4"}], "stats": {"total": 3, "additions": 2, "deletions": 1}, "files": [{"sha": "a10cee2a0dc78109a997c40df1d56a8e4d0cde58", "filename": "gcc/config/riscv/riscv.md", "status": "modified", "additions": 2, "deletions": 1, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/103f963e5cf6e7fe80395efc5fcede351420e25d/gcc%2Fconfig%2Friscv%2Friscv.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/103f963e5cf6e7fe80395efc5fcede351420e25d/gcc%2Fconfig%2Friscv%2Friscv.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv.md?ref=103f963e5cf6e7fe80395efc5fcede351420e25d", "patch": "@@ -1677,7 +1677,8 @@\n (define_insn_and_split \"*mvconst_internal\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=r\")\n         (match_operand:GPR 1 \"splittable_const_int_operand\" \"i\"))]\n-  \"!(p2m1_shift_operand (operands[1]) || high_mask_shift_operand (operands[1]))\"\n+  \"!(p2m1_shift_operand (operands[1], <MODE>mode)\n+     || high_mask_shift_operand (operands[1], <MODE>mode))\"\n   \"#\"\n   \"&& 1\"\n   [(const_int 0)]"}]}