#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001c311f1bc30 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001c311fb1870_0 .net "PC", 31 0, L_000001c31203af60;  1 drivers
v000001c311fb23b0_0 .net "cycles_consumed", 31 0, v000001c311fb14b0_0;  1 drivers
v000001c311fb2450_0 .var "input_clk", 0 0;
v000001c311fb2590_0 .var "rst", 0 0;
S_000001c311d49fd0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001c311f1bc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001c311ef0210 .functor NOR 1, v000001c311fb2450_0, v000001c311fa6b00_0, C4<0>, C4<0>;
L_000001c311ef11d0 .functor AND 1, v000001c311f84490_0, v000001c311f83db0_0, C4<1>, C4<1>;
L_000001c311ef12b0 .functor AND 1, L_000001c311ef11d0, L_000001c311fb2770, C4<1>, C4<1>;
L_000001c311ef0bb0 .functor AND 1, v000001c311f721d0_0, v000001c311f737b0_0, C4<1>, C4<1>;
L_000001c311ef0440 .functor AND 1, L_000001c311ef0bb0, L_000001c311fb2810, C4<1>, C4<1>;
L_000001c311eefcd0 .functor AND 1, v000001c311fa4da0_0, v000001c311fa67e0_0, C4<1>, C4<1>;
L_000001c311ef0130 .functor AND 1, L_000001c311eefcd0, L_000001c311fb28b0, C4<1>, C4<1>;
L_000001c311ef08a0 .functor AND 1, v000001c311f84490_0, v000001c311f83db0_0, C4<1>, C4<1>;
L_000001c311ef0c20 .functor AND 1, L_000001c311ef08a0, L_000001c311fb29f0, C4<1>, C4<1>;
L_000001c311ef0050 .functor AND 1, v000001c311f721d0_0, v000001c311f737b0_0, C4<1>, C4<1>;
L_000001c311ef02f0 .functor AND 1, L_000001c311ef0050, L_000001c311fb2bd0, C4<1>, C4<1>;
L_000001c311ef00c0 .functor AND 1, v000001c311fa4da0_0, v000001c311fa67e0_0, C4<1>, C4<1>;
L_000001c311ef1320 .functor AND 1, L_000001c311ef00c0, L_000001c311fb08d0, C4<1>, C4<1>;
L_000001c311fb8a30 .functor NOT 1, L_000001c311ef0210, C4<0>, C4<0>, C4<0>;
L_000001c311fb93d0 .functor NOT 1, L_000001c311ef0210, C4<0>, C4<0>, C4<0>;
L_000001c31201dbd0 .functor NOT 1, L_000001c311ef0210, C4<0>, C4<0>, C4<0>;
L_000001c31201f450 .functor NOT 1, L_000001c311ef0210, C4<0>, C4<0>, C4<0>;
L_000001c31201f140 .functor NOT 1, L_000001c311ef0210, C4<0>, C4<0>, C4<0>;
L_000001c31203af60 .functor BUFZ 32, v000001c311fa3e00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c311fa8c20_0 .net "EX1_ALU_OPER1", 31 0, L_000001c311fba470;  1 drivers
v000001c311fa7aa0_0 .net "EX1_ALU_OPER2", 31 0, L_000001c31201ec70;  1 drivers
v000001c311fa7b40_0 .net "EX1_PC", 31 0, v000001c311f81970_0;  1 drivers
v000001c311fa7c80_0 .net "EX1_PFC", 31 0, v000001c311f81bf0_0;  1 drivers
v000001c311fa7500_0 .net "EX1_PFC_to_IF", 31 0, L_000001c311fb65f0;  1 drivers
v000001c311fa9260_0 .net "EX1_forward_to_B", 31 0, v000001c311f82550_0;  1 drivers
v000001c311fa8680_0 .net "EX1_is_beq", 0 0, v000001c311f81fb0_0;  1 drivers
v000001c311fa78c0_0 .net "EX1_is_bne", 0 0, v000001c311f83770_0;  1 drivers
v000001c311fa7780_0 .net "EX1_is_jal", 0 0, v000001c311f81510_0;  1 drivers
v000001c311fa7d20_0 .net "EX1_is_jr", 0 0, v000001c311f818d0_0;  1 drivers
v000001c311fa9940_0 .net "EX1_is_oper2_immed", 0 0, v000001c311f81a10_0;  1 drivers
v000001c311fa7be0_0 .net "EX1_memread", 0 0, v000001c311f81e70_0;  1 drivers
v000001c311fa75a0_0 .net "EX1_memwrite", 0 0, v000001c311f81f10_0;  1 drivers
v000001c311fa7dc0_0 .net "EX1_opcode", 11 0, v000001c311f81010_0;  1 drivers
v000001c311fa9620_0 .net "EX1_predicted", 0 0, v000001c311f82c30_0;  1 drivers
v000001c311fa94e0_0 .net "EX1_rd_ind", 4 0, v000001c311f811f0_0;  1 drivers
v000001c311fa7960_0 .net "EX1_rd_indzero", 0 0, v000001c311f82370_0;  1 drivers
v000001c311fa7e60_0 .net "EX1_regwrite", 0 0, v000001c311f83590_0;  1 drivers
v000001c311fa8fe0_0 .net "EX1_rs1", 31 0, v000001c311f82050_0;  1 drivers
v000001c311fa91c0_0 .net "EX1_rs1_ind", 4 0, v000001c311f81ab0_0;  1 drivers
v000001c311fa7fa0_0 .net "EX1_rs2", 31 0, v000001c311f831d0_0;  1 drivers
v000001c311fa76e0_0 .net "EX1_rs2_ind", 4 0, v000001c311f83270_0;  1 drivers
v000001c311fa93a0_0 .net "EX1_rs2_out", 31 0, L_000001c31201d5b0;  1 drivers
v000001c311fa7f00_0 .net "EX2_ALU_OPER1", 31 0, v000001c311f83810_0;  1 drivers
v000001c311fa9080_0 .net "EX2_ALU_OPER2", 31 0, v000001c311f84850_0;  1 drivers
v000001c311fa8540_0 .net "EX2_ALU_OUT", 31 0, L_000001c311fb6910;  1 drivers
v000001c311fa7280_0 .net "EX2_PC", 31 0, v000001c311f84030_0;  1 drivers
v000001c311fa8f40_0 .net "EX2_PFC_to_IF", 31 0, v000001c311f83950_0;  1 drivers
v000001c311fa8040_0 .net "EX2_forward_to_B", 31 0, v000001c311f839f0_0;  1 drivers
v000001c311fa71e0_0 .net "EX2_is_beq", 0 0, v000001c311f840d0_0;  1 drivers
v000001c311fa7640_0 .net "EX2_is_bne", 0 0, v000001c311f83a90_0;  1 drivers
v000001c311fa8b80_0 .net "EX2_is_jal", 0 0, v000001c311f83e50_0;  1 drivers
v000001c311fa9800_0 .net "EX2_is_jr", 0 0, v000001c311f83b30_0;  1 drivers
v000001c311fa8720_0 .net "EX2_is_oper2_immed", 0 0, v000001c311f83c70_0;  1 drivers
v000001c311fa7320_0 .net "EX2_memread", 0 0, v000001c311f84170_0;  1 drivers
v000001c311fa8e00_0 .net "EX2_memwrite", 0 0, v000001c311f83d10_0;  1 drivers
v000001c311fa7a00_0 .net "EX2_opcode", 11 0, v000001c311f845d0_0;  1 drivers
v000001c311fa8400_0 .net "EX2_predicted", 0 0, v000001c311f84670_0;  1 drivers
v000001c311fa9440_0 .net "EX2_rd_ind", 4 0, v000001c311f83ef0_0;  1 drivers
v000001c311fa80e0_0 .net "EX2_rd_indzero", 0 0, v000001c311f83db0_0;  1 drivers
v000001c311fa8cc0_0 .net "EX2_regwrite", 0 0, v000001c311f84490_0;  1 drivers
v000001c311fa7820_0 .net "EX2_rs1", 31 0, v000001c311f842b0_0;  1 drivers
v000001c311fa96c0_0 .net "EX2_rs1_ind", 4 0, v000001c311f84350_0;  1 drivers
v000001c311fa8180_0 .net "EX2_rs2_ind", 4 0, v000001c311f84530_0;  1 drivers
v000001c311fa8360_0 .net "EX2_rs2_out", 31 0, v000001c311f847b0_0;  1 drivers
v000001c311fa8900_0 .net "ID_INST", 31 0, v000001c311f89b80_0;  1 drivers
v000001c311fa8d60_0 .net "ID_PC", 31 0, v000001c311f89fe0_0;  1 drivers
v000001c311fa8220_0 .net "ID_PFC_to_EX", 31 0, L_000001c311fb3490;  1 drivers
v000001c311fa9300_0 .net "ID_PFC_to_IF", 31 0, L_000001c311fb33f0;  1 drivers
v000001c311fa9120_0 .net "ID_forward_to_B", 31 0, L_000001c311fb3fd0;  1 drivers
v000001c311fa84a0_0 .net "ID_is_beq", 0 0, L_000001c311fb56f0;  1 drivers
v000001c311fa87c0_0 .net "ID_is_bne", 0 0, L_000001c311fb38f0;  1 drivers
v000001c311fa8860_0 .net "ID_is_j", 0 0, L_000001c311fb6050;  1 drivers
v000001c311fa9760_0 .net "ID_is_jal", 0 0, L_000001c311fb5e70;  1 drivers
v000001c311fa89a0_0 .net "ID_is_jr", 0 0, L_000001c311fb3990;  1 drivers
v000001c311fa8ea0_0 .net "ID_is_oper2_immed", 0 0, L_000001c311fb94b0;  1 drivers
v000001c311fa98a0_0 .net "ID_memread", 0 0, L_000001c311fb7ef0;  1 drivers
v000001c311fa8a40_0 .net "ID_memwrite", 0 0, L_000001c311fb5a10;  1 drivers
v000001c311fa73c0_0 .net "ID_opcode", 11 0, v000001c311fa3f40_0;  1 drivers
v000001c311fa8ae0_0 .net "ID_predicted", 0 0, v000001c311f8bde0_0;  1 drivers
v000001c311fa99e0_0 .net "ID_rd_ind", 4 0, v000001c311fa46c0_0;  1 drivers
v000001c311fa9b20_0 .net "ID_regwrite", 0 0, L_000001c311fb69b0;  1 drivers
v000001c311fa9bc0_0 .net "ID_rs1", 31 0, v000001c311f86c00_0;  1 drivers
v000001c311fa9c60_0 .net "ID_rs1_ind", 4 0, v000001c311fa41c0_0;  1 drivers
v000001c311fa9d00_0 .net "ID_rs2", 31 0, v000001c311f86ca0_0;  1 drivers
v000001c311faa020_0 .net "ID_rs2_ind", 4 0, v000001c311fa23c0_0;  1 drivers
v000001c311fa9da0_0 .net "IF_INST", 31 0, L_000001c311fb8e90;  1 drivers
v000001c311fa9a80_0 .net "IF_pc", 31 0, v000001c311fa3e00_0;  1 drivers
v000001c311fa9e40_0 .net "MEM_ALU_OUT", 31 0, v000001c311f71a50_0;  1 drivers
v000001c311faa0c0_0 .net "MEM_Data_mem_out", 31 0, v000001c311fa5ac0_0;  1 drivers
v000001c311fa9ee0_0 .net "MEM_memread", 0 0, v000001c311f729f0_0;  1 drivers
v000001c311fa9f80_0 .net "MEM_memwrite", 0 0, v000001c311f73990_0;  1 drivers
v000001c311fb1910_0 .net "MEM_opcode", 11 0, v000001c311f71230_0;  1 drivers
v000001c311fb1c30_0 .net "MEM_rd_ind", 4 0, v000001c311f71af0_0;  1 drivers
v000001c311fb0fb0_0 .net "MEM_rd_indzero", 0 0, v000001c311f737b0_0;  1 drivers
v000001c311fb2090_0 .net "MEM_regwrite", 0 0, v000001c311f721d0_0;  1 drivers
v000001c311fb2d10_0 .net "MEM_rs2", 31 0, v000001c311f72450_0;  1 drivers
v000001c311fb1f50_0 .net "PC", 31 0, L_000001c31203af60;  alias, 1 drivers
v000001c311fb0830_0 .net "STALL_ID1_FLUSH", 0 0, v000001c311f8b8e0_0;  1 drivers
v000001c311fb1550_0 .net "STALL_ID2_FLUSH", 0 0, v000001c311f8cd80_0;  1 drivers
v000001c311fb0f10_0 .net "STALL_IF_FLUSH", 0 0, v000001c311f8d640_0;  1 drivers
v000001c311fb0bf0_0 .net "WB_ALU_OUT", 31 0, v000001c311fa6560_0;  1 drivers
v000001c311fb1690_0 .net "WB_Data_mem_out", 31 0, v000001c311fa4d00_0;  1 drivers
v000001c311fb1cd0_0 .net "WB_memread", 0 0, v000001c311fa6600_0;  1 drivers
v000001c311fb2630_0 .net "WB_rd_ind", 4 0, v000001c311fa66a0_0;  1 drivers
v000001c311fb2c70_0 .net "WB_rd_indzero", 0 0, v000001c311fa67e0_0;  1 drivers
v000001c311fb0a10_0 .net "WB_regwrite", 0 0, v000001c311fa4da0_0;  1 drivers
v000001c311fb1af0_0 .net "Wrong_prediction", 0 0, L_000001c31201f300;  1 drivers
v000001c311fb1730_0 .net *"_ivl_1", 0 0, L_000001c311ef11d0;  1 drivers
v000001c311fb19b0_0 .net *"_ivl_13", 0 0, L_000001c311eefcd0;  1 drivers
v000001c311fb1a50_0 .net *"_ivl_14", 0 0, L_000001c311fb28b0;  1 drivers
v000001c311fb1eb0_0 .net *"_ivl_19", 0 0, L_000001c311ef08a0;  1 drivers
v000001c311fb24f0_0 .net *"_ivl_2", 0 0, L_000001c311fb2770;  1 drivers
v000001c311fb2310_0 .net *"_ivl_20", 0 0, L_000001c311fb29f0;  1 drivers
v000001c311fb0ab0_0 .net *"_ivl_25", 0 0, L_000001c311ef0050;  1 drivers
v000001c311fb1190_0 .net *"_ivl_26", 0 0, L_000001c311fb2bd0;  1 drivers
v000001c311fb2db0_0 .net *"_ivl_31", 0 0, L_000001c311ef00c0;  1 drivers
v000001c311fb2b30_0 .net *"_ivl_32", 0 0, L_000001c311fb08d0;  1 drivers
v000001c311fb1230_0 .net *"_ivl_40", 31 0, L_000001c311fb6a50;  1 drivers
L_000001c311fd0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c311fb0b50_0 .net *"_ivl_43", 26 0, L_000001c311fd0c58;  1 drivers
L_000001c311fd0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c311fb12d0_0 .net/2u *"_ivl_44", 31 0, L_000001c311fd0ca0;  1 drivers
v000001c311fb21d0_0 .net *"_ivl_52", 31 0, L_000001c312024ef0;  1 drivers
L_000001c311fd0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c311fb1050_0 .net *"_ivl_55", 26 0, L_000001c311fd0d30;  1 drivers
L_000001c311fd0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c311fb10f0_0 .net/2u *"_ivl_56", 31 0, L_000001c311fd0d78;  1 drivers
v000001c311fb1370_0 .net *"_ivl_7", 0 0, L_000001c311ef0bb0;  1 drivers
v000001c311fb2a90_0 .net *"_ivl_8", 0 0, L_000001c311fb2810;  1 drivers
v000001c311fb1410_0 .net "alu_selA", 1 0, L_000001c311fb2950;  1 drivers
v000001c311fb2e50_0 .net "alu_selB", 1 0, L_000001c311fb4f70;  1 drivers
v000001c311fb2ef0_0 .net "clk", 0 0, L_000001c311ef0210;  1 drivers
v000001c311fb14b0_0 .var "cycles_consumed", 31 0;
v000001c311fb0e70_0 .net "exhaz", 0 0, L_000001c311ef0440;  1 drivers
v000001c311fb0d30_0 .net "exhaz2", 0 0, L_000001c311ef02f0;  1 drivers
v000001c311fb1b90_0 .net "hlt", 0 0, v000001c311fa6b00_0;  1 drivers
v000001c311fb0790_0 .net "idhaz", 0 0, L_000001c311ef12b0;  1 drivers
v000001c311fb26d0_0 .net "idhaz2", 0 0, L_000001c311ef0c20;  1 drivers
v000001c311fb0c90_0 .net "if_id_write", 0 0, v000001c311f8d820_0;  1 drivers
v000001c311fb15f0_0 .net "input_clk", 0 0, v000001c311fb2450_0;  1 drivers
v000001c311fb1d70_0 .net "is_branch_and_taken", 0 0, L_000001c311fb8870;  1 drivers
v000001c311fb1e10_0 .net "memhaz", 0 0, L_000001c311ef0130;  1 drivers
v000001c311fb0970_0 .net "memhaz2", 0 0, L_000001c311ef1320;  1 drivers
v000001c311fb17d0_0 .net "pc_src", 2 0, L_000001c311fb47f0;  1 drivers
v000001c311fb1ff0_0 .net "pc_write", 0 0, v000001c311f8d3c0_0;  1 drivers
v000001c311fb0dd0_0 .net "rst", 0 0, v000001c311fb2590_0;  1 drivers
v000001c311fb2130_0 .net "store_rs2_forward", 1 0, L_000001c311fb3df0;  1 drivers
v000001c311fb2270_0 .net "wdata_to_reg_file", 31 0, L_000001c31203b0b0;  1 drivers
E_000001c311ef6420/0 .event negedge, v000001c311f8d140_0;
E_000001c311ef6420/1 .event posedge, v000001c311f72bd0_0;
E_000001c311ef6420 .event/or E_000001c311ef6420/0, E_000001c311ef6420/1;
L_000001c311fb2770 .cmp/eq 5, v000001c311f83ef0_0, v000001c311f81ab0_0;
L_000001c311fb2810 .cmp/eq 5, v000001c311f71af0_0, v000001c311f81ab0_0;
L_000001c311fb28b0 .cmp/eq 5, v000001c311fa66a0_0, v000001c311f81ab0_0;
L_000001c311fb29f0 .cmp/eq 5, v000001c311f83ef0_0, v000001c311f83270_0;
L_000001c311fb2bd0 .cmp/eq 5, v000001c311f71af0_0, v000001c311f83270_0;
L_000001c311fb08d0 .cmp/eq 5, v000001c311fa66a0_0, v000001c311f83270_0;
L_000001c311fb6a50 .concat [ 5 27 0 0], v000001c311fa46c0_0, L_000001c311fd0c58;
L_000001c311fb62d0 .cmp/ne 32, L_000001c311fb6a50, L_000001c311fd0ca0;
L_000001c312024ef0 .concat [ 5 27 0 0], v000001c311f83ef0_0, L_000001c311fd0d30;
L_000001c312025f30 .cmp/ne 32, L_000001c312024ef0, L_000001c311fd0d78;
S_000001c311d596f0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001c311d49fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001c311ef0600 .functor NOT 1, L_000001c311ef0440, C4<0>, C4<0>, C4<0>;
L_000001c311eefd40 .functor AND 1, L_000001c311ef0130, L_000001c311ef0600, C4<1>, C4<1>;
L_000001c311ef0830 .functor OR 1, L_000001c311ef12b0, L_000001c311eefd40, C4<0>, C4<0>;
L_000001c311eeff00 .functor OR 1, L_000001c311ef12b0, L_000001c311ef0440, C4<0>, C4<0>;
v000001c311f1ad10_0 .net *"_ivl_12", 0 0, L_000001c311eeff00;  1 drivers
v000001c311f1a4f0_0 .net *"_ivl_2", 0 0, L_000001c311ef0600;  1 drivers
v000001c311f1adb0_0 .net *"_ivl_5", 0 0, L_000001c311eefd40;  1 drivers
v000001c311f1b3f0_0 .net *"_ivl_7", 0 0, L_000001c311ef0830;  1 drivers
v000001c311f1a8b0_0 .net "alu_selA", 1 0, L_000001c311fb2950;  alias, 1 drivers
v000001c311f19e10_0 .net "exhaz", 0 0, L_000001c311ef0440;  alias, 1 drivers
v000001c311f1aef0_0 .net "idhaz", 0 0, L_000001c311ef12b0;  alias, 1 drivers
v000001c311f1a950_0 .net "memhaz", 0 0, L_000001c311ef0130;  alias, 1 drivers
L_000001c311fb2950 .concat8 [ 1 1 0 0], L_000001c311ef0830, L_000001c311eeff00;
S_000001c311ccd800 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001c311d49fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001c311ef03d0 .functor NOT 1, L_000001c311ef02f0, C4<0>, C4<0>, C4<0>;
L_000001c311ef04b0 .functor AND 1, L_000001c311ef1320, L_000001c311ef03d0, C4<1>, C4<1>;
L_000001c311ef0590 .functor OR 1, L_000001c311ef0c20, L_000001c311ef04b0, C4<0>, C4<0>;
L_000001c311ef06e0 .functor NOT 1, v000001c311f81a10_0, C4<0>, C4<0>, C4<0>;
L_000001c311ef0d00 .functor AND 1, L_000001c311ef0590, L_000001c311ef06e0, C4<1>, C4<1>;
L_000001c311ef0de0 .functor OR 1, L_000001c311ef0c20, L_000001c311ef02f0, C4<0>, C4<0>;
L_000001c311ef1860 .functor NOT 1, v000001c311f81a10_0, C4<0>, C4<0>, C4<0>;
L_000001c311ef1550 .functor AND 1, L_000001c311ef0de0, L_000001c311ef1860, C4<1>, C4<1>;
v000001c311f1af90_0 .net "EX1_is_oper2_immed", 0 0, v000001c311f81a10_0;  alias, 1 drivers
v000001c311f1b170_0 .net *"_ivl_11", 0 0, L_000001c311ef0d00;  1 drivers
v000001c311f1b030_0 .net *"_ivl_16", 0 0, L_000001c311ef0de0;  1 drivers
v000001c311f1b210_0 .net *"_ivl_17", 0 0, L_000001c311ef1860;  1 drivers
v000001c311f1b2b0_0 .net *"_ivl_2", 0 0, L_000001c311ef03d0;  1 drivers
v000001c311f1a9f0_0 .net *"_ivl_20", 0 0, L_000001c311ef1550;  1 drivers
v000001c311f19a50_0 .net *"_ivl_5", 0 0, L_000001c311ef04b0;  1 drivers
v000001c311f1b490_0 .net *"_ivl_7", 0 0, L_000001c311ef0590;  1 drivers
v000001c311f19f50_0 .net *"_ivl_8", 0 0, L_000001c311ef06e0;  1 drivers
v000001c311f19ff0_0 .net "alu_selB", 1 0, L_000001c311fb4f70;  alias, 1 drivers
v000001c311f1b530_0 .net "exhaz", 0 0, L_000001c311ef02f0;  alias, 1 drivers
v000001c311f1b5d0_0 .net "idhaz", 0 0, L_000001c311ef0c20;  alias, 1 drivers
v000001c311f1a090_0 .net "memhaz", 0 0, L_000001c311ef1320;  alias, 1 drivers
L_000001c311fb4f70 .concat8 [ 1 1 0 0], L_000001c311ef0d00, L_000001c311ef1550;
S_000001c311ccd990 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001c311d49fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001c311ef1710 .functor NOT 1, L_000001c311ef02f0, C4<0>, C4<0>, C4<0>;
L_000001c311ef15c0 .functor AND 1, L_000001c311ef1320, L_000001c311ef1710, C4<1>, C4<1>;
L_000001c311ef1630 .functor OR 1, L_000001c311ef0c20, L_000001c311ef15c0, C4<0>, C4<0>;
L_000001c311ef16a0 .functor OR 1, L_000001c311ef0c20, L_000001c311ef02f0, C4<0>, C4<0>;
v000001c311f1a270_0 .net *"_ivl_12", 0 0, L_000001c311ef16a0;  1 drivers
v000001c311f1b670_0 .net *"_ivl_2", 0 0, L_000001c311ef1710;  1 drivers
v000001c311f1a130_0 .net *"_ivl_5", 0 0, L_000001c311ef15c0;  1 drivers
v000001c311f1a310_0 .net *"_ivl_7", 0 0, L_000001c311ef1630;  1 drivers
v000001c311f1b710_0 .net "exhaz", 0 0, L_000001c311ef02f0;  alias, 1 drivers
v000001c311f1a3b0_0 .net "idhaz", 0 0, L_000001c311ef0c20;  alias, 1 drivers
v000001c311e983d0_0 .net "memhaz", 0 0, L_000001c311ef1320;  alias, 1 drivers
v000001c311e979d0_0 .net "store_rs2_forward", 1 0, L_000001c311fb3df0;  alias, 1 drivers
L_000001c311fb3df0 .concat8 [ 1 1 0 0], L_000001c311ef1630, L_000001c311ef16a0;
S_000001c311d16040 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001c311d49fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001c311e988d0_0 .net "EX_ALU_OUT", 31 0, L_000001c311fb6910;  alias, 1 drivers
v000001c311e98a10_0 .net "EX_memread", 0 0, v000001c311f84170_0;  alias, 1 drivers
v000001c311e80160_0 .net "EX_memwrite", 0 0, v000001c311f83d10_0;  alias, 1 drivers
v000001c311e80340_0 .net "EX_opcode", 11 0, v000001c311f845d0_0;  alias, 1 drivers
v000001c311f719b0_0 .net "EX_rd_ind", 4 0, v000001c311f83ef0_0;  alias, 1 drivers
v000001c311f730d0_0 .net "EX_rd_indzero", 0 0, L_000001c312025f30;  1 drivers
v000001c311f73710_0 .net "EX_regwrite", 0 0, v000001c311f84490_0;  alias, 1 drivers
v000001c311f714b0_0 .net "EX_rs2_out", 31 0, v000001c311f847b0_0;  alias, 1 drivers
v000001c311f71a50_0 .var "MEM_ALU_OUT", 31 0;
v000001c311f729f0_0 .var "MEM_memread", 0 0;
v000001c311f73990_0 .var "MEM_memwrite", 0 0;
v000001c311f71230_0 .var "MEM_opcode", 11 0;
v000001c311f71af0_0 .var "MEM_rd_ind", 4 0;
v000001c311f737b0_0 .var "MEM_rd_indzero", 0 0;
v000001c311f721d0_0 .var "MEM_regwrite", 0 0;
v000001c311f72450_0 .var "MEM_rs2", 31 0;
v000001c311f73850_0 .net "clk", 0 0, L_000001c31201f450;  1 drivers
v000001c311f72bd0_0 .net "rst", 0 0, v000001c311fb2590_0;  alias, 1 drivers
E_000001c311ef5f20 .event posedge, v000001c311f72bd0_0, v000001c311f73850_0;
S_000001c311d161d0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001c311d49fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001c311d214e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c311d21518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c311d21550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c311d21588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c311d215c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c311d215f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c311d21630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c311d21668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c311d216a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c311d216d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c311d21710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c311d21748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c311d21780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c311d217b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c311d217f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c311d21828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c311d21860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c311d21898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c311d218d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c311d21908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c311d21940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c311d21978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c311d219b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c311d219e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c311d21a20 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c31201f370 .functor XOR 1, L_000001c31201d700, v000001c311f84670_0, C4<0>, C4<0>;
L_000001c31201f290 .functor NOT 1, L_000001c31201f370, C4<0>, C4<0>, C4<0>;
L_000001c31201f3e0 .functor OR 1, v000001c311fb2590_0, L_000001c31201f290, C4<0>, C4<0>;
L_000001c31201f300 .functor NOT 1, L_000001c31201f3e0, C4<0>, C4<0>, C4<0>;
v000001c311f77680_0 .net "ALU_OP", 3 0, v000001c311f77860_0;  1 drivers
v000001c311f76460_0 .net "BranchDecision", 0 0, L_000001c31201d700;  1 drivers
v000001c311f77220_0 .net "CF", 0 0, v000001c311f77040_0;  1 drivers
v000001c311f752e0_0 .net "EX_opcode", 11 0, v000001c311f845d0_0;  alias, 1 drivers
v000001c311f759c0_0 .net "Wrong_prediction", 0 0, L_000001c31201f300;  alias, 1 drivers
v000001c311f75880_0 .net "ZF", 0 0, L_000001c31201db60;  1 drivers
L_000001c311fd0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c311f75b00_0 .net/2u *"_ivl_0", 31 0, L_000001c311fd0ce8;  1 drivers
v000001c311f75560_0 .net *"_ivl_11", 0 0, L_000001c31201f3e0;  1 drivers
v000001c311f75380_0 .net *"_ivl_2", 31 0, L_000001c311fb67d0;  1 drivers
v000001c311f75f60_0 .net *"_ivl_6", 0 0, L_000001c31201f370;  1 drivers
v000001c311f779a0_0 .net *"_ivl_8", 0 0, L_000001c31201f290;  1 drivers
v000001c311f75d80_0 .net "alu_out", 31 0, L_000001c311fb6910;  alias, 1 drivers
v000001c311f75740_0 .net "alu_outw", 31 0, v000001c311f777c0_0;  1 drivers
v000001c311f76780_0 .net "is_beq", 0 0, v000001c311f840d0_0;  alias, 1 drivers
v000001c311f76dc0_0 .net "is_bne", 0 0, v000001c311f83a90_0;  alias, 1 drivers
v000001c311f75e20_0 .net "is_jal", 0 0, v000001c311f83e50_0;  alias, 1 drivers
v000001c311f757e0_0 .net "oper1", 31 0, v000001c311f83810_0;  alias, 1 drivers
v000001c311f76a00_0 .net "oper2", 31 0, v000001c311f84850_0;  alias, 1 drivers
v000001c311f77180_0 .net "pc", 31 0, v000001c311f84030_0;  alias, 1 drivers
v000001c311f75a60_0 .net "predicted", 0 0, v000001c311f84670_0;  alias, 1 drivers
v000001c311f77400_0 .net "rst", 0 0, v000001c311fb2590_0;  alias, 1 drivers
L_000001c311fb67d0 .arith/sum 32, v000001c311f84030_0, L_000001c311fd0ce8;
L_000001c311fb6910 .functor MUXZ 32, v000001c311f777c0_0, L_000001c311fb67d0, v000001c311f83e50_0, C4<>;
S_000001c311ce29c0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001c311d161d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001c31201eb90 .functor AND 1, v000001c311f840d0_0, L_000001c31201e960, C4<1>, C4<1>;
L_000001c31201ed50 .functor NOT 1, L_000001c31201e960, C4<0>, C4<0>, C4<0>;
L_000001c31201ef10 .functor AND 1, v000001c311f83a90_0, L_000001c31201ed50, C4<1>, C4<1>;
L_000001c31201d700 .functor OR 1, L_000001c31201eb90, L_000001c31201ef10, C4<0>, C4<0>;
v000001c311f754c0_0 .net "BranchDecision", 0 0, L_000001c31201d700;  alias, 1 drivers
v000001c311f765a0_0 .net *"_ivl_2", 0 0, L_000001c31201ed50;  1 drivers
v000001c311f75240_0 .net "is_beq", 0 0, v000001c311f840d0_0;  alias, 1 drivers
v000001c311f76d20_0 .net "is_beq_taken", 0 0, L_000001c31201eb90;  1 drivers
v000001c311f75c40_0 .net "is_bne", 0 0, v000001c311f83a90_0;  alias, 1 drivers
v000001c311f77900_0 .net "is_bne_taken", 0 0, L_000001c31201ef10;  1 drivers
v000001c311f770e0_0 .net "is_eq", 0 0, L_000001c31201e960;  1 drivers
v000001c311f774a0_0 .net "oper1", 31 0, v000001c311f83810_0;  alias, 1 drivers
v000001c311f75ce0_0 .net "oper2", 31 0, v000001c311f84850_0;  alias, 1 drivers
S_000001c311ce2b50 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001c311ce29c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001c31201ece0 .functor XOR 1, L_000001c311fb8530, L_000001c311fb7f90, C4<0>, C4<0>;
L_000001c31201e9d0 .functor XOR 1, L_000001c311fb80d0, L_000001c311fb8030, C4<0>, C4<0>;
L_000001c31201e810 .functor XOR 1, L_000001c311fb8170, L_000001c311fb8350, C4<0>, C4<0>;
L_000001c31201d850 .functor XOR 1, L_000001c311fb8210, L_000001c311fb83f0, C4<0>, C4<0>;
L_000001c31201f060 .functor XOR 1, L_000001c311fb8490, L_000001c311fb85d0, C4<0>, C4<0>;
L_000001c31201dfc0 .functor XOR 1, L_000001c311fb8670, L_000001c311fb82b0, C4<0>, C4<0>;
L_000001c31201dc40 .functor XOR 1, L_000001c3120237d0, L_000001c312022bf0, C4<0>, C4<0>;
L_000001c31201ec00 .functor XOR 1, L_000001c312021570, L_000001c312023b90, C4<0>, C4<0>;
L_000001c31201e880 .functor XOR 1, L_000001c312023c30, L_000001c312023cd0, C4<0>, C4<0>;
L_000001c31201d620 .functor XOR 1, L_000001c312022330, L_000001c3120235f0, C4<0>, C4<0>;
L_000001c31201dd20 .functor XOR 1, L_000001c312023a50, L_000001c3120228d0, C4<0>, C4<0>;
L_000001c31201e030 .functor XOR 1, L_000001c312021610, L_000001c312022dd0, C4<0>, C4<0>;
L_000001c31201e110 .functor XOR 1, L_000001c3120221f0, L_000001c312023410, C4<0>, C4<0>;
L_000001c31201e650 .functor XOR 1, L_000001c312022290, L_000001c312023370, C4<0>, C4<0>;
L_000001c31201d770 .functor XOR 1, L_000001c312023050, L_000001c3120230f0, C4<0>, C4<0>;
L_000001c31201e2d0 .functor XOR 1, L_000001c312021c50, L_000001c312022470, C4<0>, C4<0>;
L_000001c31201d8c0 .functor XOR 1, L_000001c3120234b0, L_000001c312023550, C4<0>, C4<0>;
L_000001c31201e180 .functor XOR 1, L_000001c312022ab0, L_000001c312021a70, C4<0>, C4<0>;
L_000001c31201e0a0 .functor XOR 1, L_000001c312022150, L_000001c312023730, C4<0>, C4<0>;
L_000001c31201e340 .functor XOR 1, L_000001c312021cf0, L_000001c3120232d0, C4<0>, C4<0>;
L_000001c31201e3b0 .functor XOR 1, L_000001c312022c90, L_000001c312021750, C4<0>, C4<0>;
L_000001c31201d690 .functor XOR 1, L_000001c3120216b0, L_000001c312021f70, C4<0>, C4<0>;
L_000001c31201e420 .functor XOR 1, L_000001c312023af0, L_000001c3120225b0, C4<0>, C4<0>;
L_000001c31201e490 .functor XOR 1, L_000001c3120217f0, L_000001c312022d30, C4<0>, C4<0>;
L_000001c31201eb20 .functor XOR 1, L_000001c312023690, L_000001c312022510, C4<0>, C4<0>;
L_000001c31201e5e0 .functor XOR 1, L_000001c312021890, L_000001c312021930, C4<0>, C4<0>;
L_000001c31201e6c0 .functor XOR 1, L_000001c312022e70, L_000001c312023870, C4<0>, C4<0>;
L_000001c31201d930 .functor XOR 1, L_000001c312021ed0, L_000001c312021e30, C4<0>, C4<0>;
L_000001c31201e730 .functor XOR 1, L_000001c3120220b0, L_000001c312022010, C4<0>, C4<0>;
L_000001c31201e7a0 .functor XOR 1, L_000001c3120219d0, L_000001c312022f10, C4<0>, C4<0>;
L_000001c31201eea0 .functor XOR 1, L_000001c312021b10, L_000001c312021bb0, C4<0>, C4<0>;
L_000001c31201e8f0 .functor XOR 1, L_000001c312023190, L_000001c312021d90, C4<0>, C4<0>;
L_000001c31201e960/0/0 .functor OR 1, L_000001c312022650, L_000001c312022b50, L_000001c3120223d0, L_000001c312022970;
L_000001c31201e960/0/4 .functor OR 1, L_000001c3120226f0, L_000001c312022790, L_000001c312022830, L_000001c312022fb0;
L_000001c31201e960/0/8 .functor OR 1, L_000001c312023230, L_000001c312023910, L_000001c3120239b0, L_000001c3120262f0;
L_000001c31201e960/0/12 .functor OR 1, L_000001c312024bd0, L_000001c312025fd0, L_000001c312026070, L_000001c3120253f0;
L_000001c31201e960/0/16 .functor OR 1, L_000001c312024f90, L_000001c3120258f0, L_000001c312025490, L_000001c312024950;
L_000001c31201e960/0/20 .functor OR 1, L_000001c312025670, L_000001c312025df0, L_000001c312025c10, L_000001c312025b70;
L_000001c31201e960/0/24 .functor OR 1, L_000001c312024270, L_000001c312025e90, L_000001c312024a90, L_000001c3120249f0;
L_000001c31201e960/0/28 .functor OR 1, L_000001c312025cb0, L_000001c3120255d0, L_000001c312025d50, L_000001c312024d10;
L_000001c31201e960/1/0 .functor OR 1, L_000001c31201e960/0/0, L_000001c31201e960/0/4, L_000001c31201e960/0/8, L_000001c31201e960/0/12;
L_000001c31201e960/1/4 .functor OR 1, L_000001c31201e960/0/16, L_000001c31201e960/0/20, L_000001c31201e960/0/24, L_000001c31201e960/0/28;
L_000001c31201e960 .functor NOR 1, L_000001c31201e960/1/0, L_000001c31201e960/1/4, C4<0>, C4<0>;
v000001c311f71870_0 .net *"_ivl_0", 0 0, L_000001c31201ece0;  1 drivers
v000001c311f71e10_0 .net *"_ivl_101", 0 0, L_000001c312023550;  1 drivers
v000001c311f72590_0 .net *"_ivl_102", 0 0, L_000001c31201e180;  1 drivers
v000001c311f712d0_0 .net *"_ivl_105", 0 0, L_000001c312022ab0;  1 drivers
v000001c311f72d10_0 .net *"_ivl_107", 0 0, L_000001c312021a70;  1 drivers
v000001c311f71370_0 .net *"_ivl_108", 0 0, L_000001c31201e0a0;  1 drivers
v000001c311f73170_0 .net *"_ivl_11", 0 0, L_000001c311fb8030;  1 drivers
v000001c311f72db0_0 .net *"_ivl_111", 0 0, L_000001c312022150;  1 drivers
v000001c311f72b30_0 .net *"_ivl_113", 0 0, L_000001c312023730;  1 drivers
v000001c311f72a90_0 .net *"_ivl_114", 0 0, L_000001c31201e340;  1 drivers
v000001c311f71410_0 .net *"_ivl_117", 0 0, L_000001c312021cf0;  1 drivers
v000001c311f71690_0 .net *"_ivl_119", 0 0, L_000001c3120232d0;  1 drivers
v000001c311f72130_0 .net *"_ivl_12", 0 0, L_000001c31201e810;  1 drivers
v000001c311f726d0_0 .net *"_ivl_120", 0 0, L_000001c31201e3b0;  1 drivers
v000001c311f73210_0 .net *"_ivl_123", 0 0, L_000001c312022c90;  1 drivers
v000001c311f71550_0 .net *"_ivl_125", 0 0, L_000001c312021750;  1 drivers
v000001c311f71b90_0 .net *"_ivl_126", 0 0, L_000001c31201d690;  1 drivers
v000001c311f72c70_0 .net *"_ivl_129", 0 0, L_000001c3120216b0;  1 drivers
v000001c311f72f90_0 .net *"_ivl_131", 0 0, L_000001c312021f70;  1 drivers
v000001c311f71910_0 .net *"_ivl_132", 0 0, L_000001c31201e420;  1 drivers
v000001c311f715f0_0 .net *"_ivl_135", 0 0, L_000001c312023af0;  1 drivers
v000001c311f72270_0 .net *"_ivl_137", 0 0, L_000001c3120225b0;  1 drivers
v000001c311f71c30_0 .net *"_ivl_138", 0 0, L_000001c31201e490;  1 drivers
v000001c311f71730_0 .net *"_ivl_141", 0 0, L_000001c3120217f0;  1 drivers
v000001c311f71d70_0 .net *"_ivl_143", 0 0, L_000001c312022d30;  1 drivers
v000001c311f72e50_0 .net *"_ivl_144", 0 0, L_000001c31201eb20;  1 drivers
v000001c311f71cd0_0 .net *"_ivl_147", 0 0, L_000001c312023690;  1 drivers
v000001c311f71eb0_0 .net *"_ivl_149", 0 0, L_000001c312022510;  1 drivers
v000001c311f71f50_0 .net *"_ivl_15", 0 0, L_000001c311fb8170;  1 drivers
v000001c311f717d0_0 .net *"_ivl_150", 0 0, L_000001c31201e5e0;  1 drivers
v000001c311f71ff0_0 .net *"_ivl_153", 0 0, L_000001c312021890;  1 drivers
v000001c311f72090_0 .net *"_ivl_155", 0 0, L_000001c312021930;  1 drivers
v000001c311f72310_0 .net *"_ivl_156", 0 0, L_000001c31201e6c0;  1 drivers
v000001c311f724f0_0 .net *"_ivl_159", 0 0, L_000001c312022e70;  1 drivers
v000001c311f723b0_0 .net *"_ivl_161", 0 0, L_000001c312023870;  1 drivers
v000001c311f72630_0 .net *"_ivl_162", 0 0, L_000001c31201d930;  1 drivers
v000001c311f72770_0 .net *"_ivl_165", 0 0, L_000001c312021ed0;  1 drivers
v000001c311f72810_0 .net *"_ivl_167", 0 0, L_000001c312021e30;  1 drivers
v000001c311f728b0_0 .net *"_ivl_168", 0 0, L_000001c31201e730;  1 drivers
v000001c311f73670_0 .net *"_ivl_17", 0 0, L_000001c311fb8350;  1 drivers
v000001c311f732b0_0 .net *"_ivl_171", 0 0, L_000001c3120220b0;  1 drivers
v000001c311f72950_0 .net *"_ivl_173", 0 0, L_000001c312022010;  1 drivers
v000001c311f72ef0_0 .net *"_ivl_174", 0 0, L_000001c31201e7a0;  1 drivers
v000001c311f73030_0 .net *"_ivl_177", 0 0, L_000001c3120219d0;  1 drivers
v000001c311f73350_0 .net *"_ivl_179", 0 0, L_000001c312022f10;  1 drivers
v000001c311f733f0_0 .net *"_ivl_18", 0 0, L_000001c31201d850;  1 drivers
v000001c311f73490_0 .net *"_ivl_180", 0 0, L_000001c31201eea0;  1 drivers
v000001c311f73530_0 .net *"_ivl_183", 0 0, L_000001c312021b10;  1 drivers
v000001c311f735d0_0 .net *"_ivl_185", 0 0, L_000001c312021bb0;  1 drivers
v000001c311f74e30_0 .net *"_ivl_186", 0 0, L_000001c31201e8f0;  1 drivers
v000001c311f74c50_0 .net *"_ivl_190", 0 0, L_000001c312023190;  1 drivers
v000001c311f74d90_0 .net *"_ivl_192", 0 0, L_000001c312021d90;  1 drivers
v000001c311f73b70_0 .net *"_ivl_194", 0 0, L_000001c312022650;  1 drivers
v000001c311f742f0_0 .net *"_ivl_196", 0 0, L_000001c312022b50;  1 drivers
v000001c311f74b10_0 .net *"_ivl_198", 0 0, L_000001c3120223d0;  1 drivers
v000001c311f747f0_0 .net *"_ivl_200", 0 0, L_000001c312022970;  1 drivers
v000001c311f744d0_0 .net *"_ivl_202", 0 0, L_000001c3120226f0;  1 drivers
v000001c311f741b0_0 .net *"_ivl_204", 0 0, L_000001c312022790;  1 drivers
v000001c311f74bb0_0 .net *"_ivl_206", 0 0, L_000001c312022830;  1 drivers
v000001c311f74890_0 .net *"_ivl_208", 0 0, L_000001c312022fb0;  1 drivers
v000001c311f74cf0_0 .net *"_ivl_21", 0 0, L_000001c311fb8210;  1 drivers
v000001c311f73cb0_0 .net *"_ivl_210", 0 0, L_000001c312023230;  1 drivers
v000001c311f73d50_0 .net *"_ivl_212", 0 0, L_000001c312023910;  1 drivers
v000001c311f74ed0_0 .net *"_ivl_214", 0 0, L_000001c3120239b0;  1 drivers
v000001c311f74570_0 .net *"_ivl_216", 0 0, L_000001c3120262f0;  1 drivers
v000001c311f73e90_0 .net *"_ivl_218", 0 0, L_000001c312024bd0;  1 drivers
v000001c311f74930_0 .net *"_ivl_220", 0 0, L_000001c312025fd0;  1 drivers
v000001c311f74750_0 .net *"_ivl_222", 0 0, L_000001c312026070;  1 drivers
v000001c311f74f70_0 .net *"_ivl_224", 0 0, L_000001c3120253f0;  1 drivers
v000001c311f749d0_0 .net *"_ivl_226", 0 0, L_000001c312024f90;  1 drivers
v000001c311f74a70_0 .net *"_ivl_228", 0 0, L_000001c3120258f0;  1 drivers
v000001c311f75010_0 .net *"_ivl_23", 0 0, L_000001c311fb83f0;  1 drivers
v000001c311f73df0_0 .net *"_ivl_230", 0 0, L_000001c312025490;  1 drivers
v000001c311f750b0_0 .net *"_ivl_232", 0 0, L_000001c312024950;  1 drivers
v000001c311f73a30_0 .net *"_ivl_234", 0 0, L_000001c312025670;  1 drivers
v000001c311f73ad0_0 .net *"_ivl_236", 0 0, L_000001c312025df0;  1 drivers
v000001c311f73c10_0 .net *"_ivl_238", 0 0, L_000001c312025c10;  1 drivers
v000001c311f74430_0 .net *"_ivl_24", 0 0, L_000001c31201f060;  1 drivers
v000001c311f73f30_0 .net *"_ivl_240", 0 0, L_000001c312025b70;  1 drivers
v000001c311f73fd0_0 .net *"_ivl_242", 0 0, L_000001c312024270;  1 drivers
v000001c311f74070_0 .net *"_ivl_244", 0 0, L_000001c312025e90;  1 drivers
v000001c311f74610_0 .net *"_ivl_246", 0 0, L_000001c312024a90;  1 drivers
v000001c311f74110_0 .net *"_ivl_248", 0 0, L_000001c3120249f0;  1 drivers
v000001c311f74250_0 .net *"_ivl_250", 0 0, L_000001c312025cb0;  1 drivers
v000001c311f74390_0 .net *"_ivl_252", 0 0, L_000001c3120255d0;  1 drivers
v000001c311f746b0_0 .net *"_ivl_254", 0 0, L_000001c312025d50;  1 drivers
v000001c311e981f0_0 .net *"_ivl_256", 0 0, L_000001c312024d10;  1 drivers
v000001c311f790c0_0 .net *"_ivl_27", 0 0, L_000001c311fb8490;  1 drivers
v000001c311f78d00_0 .net *"_ivl_29", 0 0, L_000001c311fb85d0;  1 drivers
v000001c311f78760_0 .net *"_ivl_3", 0 0, L_000001c311fb8530;  1 drivers
v000001c311f78440_0 .net *"_ivl_30", 0 0, L_000001c31201dfc0;  1 drivers
v000001c311f78300_0 .net *"_ivl_33", 0 0, L_000001c311fb8670;  1 drivers
v000001c311f78120_0 .net *"_ivl_35", 0 0, L_000001c311fb82b0;  1 drivers
v000001c311f77cc0_0 .net *"_ivl_36", 0 0, L_000001c31201dc40;  1 drivers
v000001c311f78580_0 .net *"_ivl_39", 0 0, L_000001c3120237d0;  1 drivers
v000001c311f78f80_0 .net *"_ivl_41", 0 0, L_000001c312022bf0;  1 drivers
v000001c311f77e00_0 .net *"_ivl_42", 0 0, L_000001c31201ec00;  1 drivers
v000001c311f78e40_0 .net *"_ivl_45", 0 0, L_000001c312021570;  1 drivers
v000001c311f78c60_0 .net *"_ivl_47", 0 0, L_000001c312023b90;  1 drivers
v000001c311f78da0_0 .net *"_ivl_48", 0 0, L_000001c31201e880;  1 drivers
v000001c311f77b80_0 .net *"_ivl_5", 0 0, L_000001c311fb7f90;  1 drivers
v000001c311f783a0_0 .net *"_ivl_51", 0 0, L_000001c312023c30;  1 drivers
v000001c311f78b20_0 .net *"_ivl_53", 0 0, L_000001c312023cd0;  1 drivers
v000001c311f78800_0 .net *"_ivl_54", 0 0, L_000001c31201d620;  1 drivers
v000001c311f784e0_0 .net *"_ivl_57", 0 0, L_000001c312022330;  1 drivers
v000001c311f781c0_0 .net *"_ivl_59", 0 0, L_000001c3120235f0;  1 drivers
v000001c311f78bc0_0 .net *"_ivl_6", 0 0, L_000001c31201e9d0;  1 drivers
v000001c311f788a0_0 .net *"_ivl_60", 0 0, L_000001c31201dd20;  1 drivers
v000001c311f78ee0_0 .net *"_ivl_63", 0 0, L_000001c312023a50;  1 drivers
v000001c311f77d60_0 .net *"_ivl_65", 0 0, L_000001c3120228d0;  1 drivers
v000001c311f77ea0_0 .net *"_ivl_66", 0 0, L_000001c31201e030;  1 drivers
v000001c311f79020_0 .net *"_ivl_69", 0 0, L_000001c312021610;  1 drivers
v000001c311f78620_0 .net *"_ivl_71", 0 0, L_000001c312022dd0;  1 drivers
v000001c311f77f40_0 .net *"_ivl_72", 0 0, L_000001c31201e110;  1 drivers
v000001c311f78940_0 .net *"_ivl_75", 0 0, L_000001c3120221f0;  1 drivers
v000001c311f789e0_0 .net *"_ivl_77", 0 0, L_000001c312023410;  1 drivers
v000001c311f77a40_0 .net *"_ivl_78", 0 0, L_000001c31201e650;  1 drivers
v000001c311f78a80_0 .net *"_ivl_81", 0 0, L_000001c312022290;  1 drivers
v000001c311f77ae0_0 .net *"_ivl_83", 0 0, L_000001c312023370;  1 drivers
v000001c311f77c20_0 .net *"_ivl_84", 0 0, L_000001c31201d770;  1 drivers
v000001c311f786c0_0 .net *"_ivl_87", 0 0, L_000001c312023050;  1 drivers
v000001c311f77fe0_0 .net *"_ivl_89", 0 0, L_000001c3120230f0;  1 drivers
v000001c311f78080_0 .net *"_ivl_9", 0 0, L_000001c311fb80d0;  1 drivers
v000001c311f78260_0 .net *"_ivl_90", 0 0, L_000001c31201e2d0;  1 drivers
v000001c311f77360_0 .net *"_ivl_93", 0 0, L_000001c312021c50;  1 drivers
v000001c311f75ba0_0 .net *"_ivl_95", 0 0, L_000001c312022470;  1 drivers
v000001c311f775e0_0 .net *"_ivl_96", 0 0, L_000001c31201d8c0;  1 drivers
v000001c311f75600_0 .net *"_ivl_99", 0 0, L_000001c3120234b0;  1 drivers
v000001c311f756a0_0 .net "a", 31 0, v000001c311f83810_0;  alias, 1 drivers
v000001c311f75920_0 .net "b", 31 0, v000001c311f84850_0;  alias, 1 drivers
v000001c311f75420_0 .net "out", 0 0, L_000001c31201e960;  alias, 1 drivers
v000001c311f76fa0_0 .net "temp", 31 0, L_000001c312022a10;  1 drivers
L_000001c311fb8530 .part v000001c311f83810_0, 0, 1;
L_000001c311fb7f90 .part v000001c311f84850_0, 0, 1;
L_000001c311fb80d0 .part v000001c311f83810_0, 1, 1;
L_000001c311fb8030 .part v000001c311f84850_0, 1, 1;
L_000001c311fb8170 .part v000001c311f83810_0, 2, 1;
L_000001c311fb8350 .part v000001c311f84850_0, 2, 1;
L_000001c311fb8210 .part v000001c311f83810_0, 3, 1;
L_000001c311fb83f0 .part v000001c311f84850_0, 3, 1;
L_000001c311fb8490 .part v000001c311f83810_0, 4, 1;
L_000001c311fb85d0 .part v000001c311f84850_0, 4, 1;
L_000001c311fb8670 .part v000001c311f83810_0, 5, 1;
L_000001c311fb82b0 .part v000001c311f84850_0, 5, 1;
L_000001c3120237d0 .part v000001c311f83810_0, 6, 1;
L_000001c312022bf0 .part v000001c311f84850_0, 6, 1;
L_000001c312021570 .part v000001c311f83810_0, 7, 1;
L_000001c312023b90 .part v000001c311f84850_0, 7, 1;
L_000001c312023c30 .part v000001c311f83810_0, 8, 1;
L_000001c312023cd0 .part v000001c311f84850_0, 8, 1;
L_000001c312022330 .part v000001c311f83810_0, 9, 1;
L_000001c3120235f0 .part v000001c311f84850_0, 9, 1;
L_000001c312023a50 .part v000001c311f83810_0, 10, 1;
L_000001c3120228d0 .part v000001c311f84850_0, 10, 1;
L_000001c312021610 .part v000001c311f83810_0, 11, 1;
L_000001c312022dd0 .part v000001c311f84850_0, 11, 1;
L_000001c3120221f0 .part v000001c311f83810_0, 12, 1;
L_000001c312023410 .part v000001c311f84850_0, 12, 1;
L_000001c312022290 .part v000001c311f83810_0, 13, 1;
L_000001c312023370 .part v000001c311f84850_0, 13, 1;
L_000001c312023050 .part v000001c311f83810_0, 14, 1;
L_000001c3120230f0 .part v000001c311f84850_0, 14, 1;
L_000001c312021c50 .part v000001c311f83810_0, 15, 1;
L_000001c312022470 .part v000001c311f84850_0, 15, 1;
L_000001c3120234b0 .part v000001c311f83810_0, 16, 1;
L_000001c312023550 .part v000001c311f84850_0, 16, 1;
L_000001c312022ab0 .part v000001c311f83810_0, 17, 1;
L_000001c312021a70 .part v000001c311f84850_0, 17, 1;
L_000001c312022150 .part v000001c311f83810_0, 18, 1;
L_000001c312023730 .part v000001c311f84850_0, 18, 1;
L_000001c312021cf0 .part v000001c311f83810_0, 19, 1;
L_000001c3120232d0 .part v000001c311f84850_0, 19, 1;
L_000001c312022c90 .part v000001c311f83810_0, 20, 1;
L_000001c312021750 .part v000001c311f84850_0, 20, 1;
L_000001c3120216b0 .part v000001c311f83810_0, 21, 1;
L_000001c312021f70 .part v000001c311f84850_0, 21, 1;
L_000001c312023af0 .part v000001c311f83810_0, 22, 1;
L_000001c3120225b0 .part v000001c311f84850_0, 22, 1;
L_000001c3120217f0 .part v000001c311f83810_0, 23, 1;
L_000001c312022d30 .part v000001c311f84850_0, 23, 1;
L_000001c312023690 .part v000001c311f83810_0, 24, 1;
L_000001c312022510 .part v000001c311f84850_0, 24, 1;
L_000001c312021890 .part v000001c311f83810_0, 25, 1;
L_000001c312021930 .part v000001c311f84850_0, 25, 1;
L_000001c312022e70 .part v000001c311f83810_0, 26, 1;
L_000001c312023870 .part v000001c311f84850_0, 26, 1;
L_000001c312021ed0 .part v000001c311f83810_0, 27, 1;
L_000001c312021e30 .part v000001c311f84850_0, 27, 1;
L_000001c3120220b0 .part v000001c311f83810_0, 28, 1;
L_000001c312022010 .part v000001c311f84850_0, 28, 1;
L_000001c3120219d0 .part v000001c311f83810_0, 29, 1;
L_000001c312022f10 .part v000001c311f84850_0, 29, 1;
L_000001c312021b10 .part v000001c311f83810_0, 30, 1;
L_000001c312021bb0 .part v000001c311f84850_0, 30, 1;
LS_000001c312022a10_0_0 .concat8 [ 1 1 1 1], L_000001c31201ece0, L_000001c31201e9d0, L_000001c31201e810, L_000001c31201d850;
LS_000001c312022a10_0_4 .concat8 [ 1 1 1 1], L_000001c31201f060, L_000001c31201dfc0, L_000001c31201dc40, L_000001c31201ec00;
LS_000001c312022a10_0_8 .concat8 [ 1 1 1 1], L_000001c31201e880, L_000001c31201d620, L_000001c31201dd20, L_000001c31201e030;
LS_000001c312022a10_0_12 .concat8 [ 1 1 1 1], L_000001c31201e110, L_000001c31201e650, L_000001c31201d770, L_000001c31201e2d0;
LS_000001c312022a10_0_16 .concat8 [ 1 1 1 1], L_000001c31201d8c0, L_000001c31201e180, L_000001c31201e0a0, L_000001c31201e340;
LS_000001c312022a10_0_20 .concat8 [ 1 1 1 1], L_000001c31201e3b0, L_000001c31201d690, L_000001c31201e420, L_000001c31201e490;
LS_000001c312022a10_0_24 .concat8 [ 1 1 1 1], L_000001c31201eb20, L_000001c31201e5e0, L_000001c31201e6c0, L_000001c31201d930;
LS_000001c312022a10_0_28 .concat8 [ 1 1 1 1], L_000001c31201e730, L_000001c31201e7a0, L_000001c31201eea0, L_000001c31201e8f0;
LS_000001c312022a10_1_0 .concat8 [ 4 4 4 4], LS_000001c312022a10_0_0, LS_000001c312022a10_0_4, LS_000001c312022a10_0_8, LS_000001c312022a10_0_12;
LS_000001c312022a10_1_4 .concat8 [ 4 4 4 4], LS_000001c312022a10_0_16, LS_000001c312022a10_0_20, LS_000001c312022a10_0_24, LS_000001c312022a10_0_28;
L_000001c312022a10 .concat8 [ 16 16 0 0], LS_000001c312022a10_1_0, LS_000001c312022a10_1_4;
L_000001c312023190 .part v000001c311f83810_0, 31, 1;
L_000001c312021d90 .part v000001c311f84850_0, 31, 1;
L_000001c312022650 .part L_000001c312022a10, 0, 1;
L_000001c312022b50 .part L_000001c312022a10, 1, 1;
L_000001c3120223d0 .part L_000001c312022a10, 2, 1;
L_000001c312022970 .part L_000001c312022a10, 3, 1;
L_000001c3120226f0 .part L_000001c312022a10, 4, 1;
L_000001c312022790 .part L_000001c312022a10, 5, 1;
L_000001c312022830 .part L_000001c312022a10, 6, 1;
L_000001c312022fb0 .part L_000001c312022a10, 7, 1;
L_000001c312023230 .part L_000001c312022a10, 8, 1;
L_000001c312023910 .part L_000001c312022a10, 9, 1;
L_000001c3120239b0 .part L_000001c312022a10, 10, 1;
L_000001c3120262f0 .part L_000001c312022a10, 11, 1;
L_000001c312024bd0 .part L_000001c312022a10, 12, 1;
L_000001c312025fd0 .part L_000001c312022a10, 13, 1;
L_000001c312026070 .part L_000001c312022a10, 14, 1;
L_000001c3120253f0 .part L_000001c312022a10, 15, 1;
L_000001c312024f90 .part L_000001c312022a10, 16, 1;
L_000001c3120258f0 .part L_000001c312022a10, 17, 1;
L_000001c312025490 .part L_000001c312022a10, 18, 1;
L_000001c312024950 .part L_000001c312022a10, 19, 1;
L_000001c312025670 .part L_000001c312022a10, 20, 1;
L_000001c312025df0 .part L_000001c312022a10, 21, 1;
L_000001c312025c10 .part L_000001c312022a10, 22, 1;
L_000001c312025b70 .part L_000001c312022a10, 23, 1;
L_000001c312024270 .part L_000001c312022a10, 24, 1;
L_000001c312025e90 .part L_000001c312022a10, 25, 1;
L_000001c312024a90 .part L_000001c312022a10, 26, 1;
L_000001c3120249f0 .part L_000001c312022a10, 27, 1;
L_000001c312025cb0 .part L_000001c312022a10, 28, 1;
L_000001c3120255d0 .part L_000001c312022a10, 29, 1;
L_000001c312025d50 .part L_000001c312022a10, 30, 1;
L_000001c312024d10 .part L_000001c312022a10, 31, 1;
S_000001c311d831c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001c311d161d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001c311ef64a0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001c31201db60 .functor NOT 1, L_000001c311fb58d0, C4<0>, C4<0>, C4<0>;
v000001c311f77720_0 .net "A", 31 0, v000001c311f83810_0;  alias, 1 drivers
v000001c311f761e0_0 .net "ALUOP", 3 0, v000001c311f77860_0;  alias, 1 drivers
v000001c311f76500_0 .net "B", 31 0, v000001c311f84850_0;  alias, 1 drivers
v000001c311f77040_0 .var "CF", 0 0;
v000001c311f75ec0_0 .net "ZF", 0 0, L_000001c31201db60;  alias, 1 drivers
v000001c311f766e0_0 .net *"_ivl_1", 0 0, L_000001c311fb58d0;  1 drivers
v000001c311f777c0_0 .var "res", 31 0;
E_000001c311ef6b60 .event anyedge, v000001c311f761e0_0, v000001c311f756a0_0, v000001c311f75920_0, v000001c311f77040_0;
L_000001c311fb58d0 .reduce/or v000001c311f777c0_0;
S_000001c311d83350 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001c311d161d0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001c311f79a00 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c311f79a38 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c311f79a70 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c311f79aa8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c311f79ae0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c311f79b18 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c311f79b50 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c311f79b88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c311f79bc0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c311f79bf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c311f79c30 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c311f79c68 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c311f79ca0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c311f79cd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c311f79d10 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c311f79d48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c311f79d80 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c311f79db8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c311f79df0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c311f79e28 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c311f79e60 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c311f79e98 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c311f79ed0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c311f79f08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c311f79f40 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c311f77860_0 .var "ALU_OP", 3 0;
v000001c311f772c0_0 .net "opcode", 11 0, v000001c311f845d0_0;  alias, 1 drivers
E_000001c311ef7320 .event anyedge, v000001c311e80340_0;
S_000001c311d39b20 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001c311d49fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001c311f82eb0_0 .net "EX1_forward_to_B", 31 0, v000001c311f82550_0;  alias, 1 drivers
v000001c311f82f50_0 .net "EX_PFC", 31 0, v000001c311f81bf0_0;  alias, 1 drivers
v000001c311f81470_0 .net "EX_PFC_to_IF", 31 0, L_000001c311fb65f0;  alias, 1 drivers
v000001c311f83090_0 .net "alu_selA", 1 0, L_000001c311fb2950;  alias, 1 drivers
v000001c311f81d30_0 .net "alu_selB", 1 0, L_000001c311fb4f70;  alias, 1 drivers
v000001c311f81790_0 .net "ex_haz", 31 0, v000001c311f71a50_0;  alias, 1 drivers
v000001c311f834f0_0 .net "id_haz", 31 0, L_000001c311fb6910;  alias, 1 drivers
v000001c311f83130_0 .net "is_jr", 0 0, v000001c311f818d0_0;  alias, 1 drivers
v000001c311f82730_0 .net "mem_haz", 31 0, L_000001c31203b0b0;  alias, 1 drivers
v000001c311f82e10_0 .net "oper1", 31 0, L_000001c311fba470;  alias, 1 drivers
v000001c311f82af0_0 .net "oper2", 31 0, L_000001c31201ec70;  alias, 1 drivers
v000001c311f827d0_0 .net "pc", 31 0, v000001c311f81970_0;  alias, 1 drivers
v000001c311f82d70_0 .net "rs1", 31 0, v000001c311f82050_0;  alias, 1 drivers
v000001c311f81830_0 .net "rs2_in", 31 0, v000001c311f831d0_0;  alias, 1 drivers
v000001c311f83630_0 .net "rs2_out", 31 0, L_000001c31201d5b0;  alias, 1 drivers
v000001c311f82a50_0 .net "store_rs2_forward", 1 0, L_000001c311fb3df0;  alias, 1 drivers
L_000001c311fb65f0 .functor MUXZ 32, v000001c311f81bf0_0, L_000001c311fba470, v000001c311f818d0_0, C4<>;
S_000001c311d39cb0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001c311d39b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001c311ef73e0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001c311fba080 .functor NOT 1, L_000001c311fb7bd0, C4<0>, C4<0>, C4<0>;
L_000001c311fb9590 .functor NOT 1, L_000001c311fb5d30, C4<0>, C4<0>, C4<0>;
L_000001c311fb9750 .functor NOT 1, L_000001c311fb6d70, C4<0>, C4<0>, C4<0>;
L_000001c311fb9910 .functor NOT 1, L_000001c311fb7950, C4<0>, C4<0>, C4<0>;
L_000001c311fb9f30 .functor AND 32, L_000001c311fb9d00, v000001c311f82050_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c311fb9de0 .functor AND 32, L_000001c311fb9670, L_000001c31203b0b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c311fb9e50 .functor OR 32, L_000001c311fb9f30, L_000001c311fb9de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c311fba4e0 .functor AND 32, L_000001c311fb98a0, v000001c311f71a50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c311fba5c0 .functor OR 32, L_000001c311fb9e50, L_000001c311fba4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c311fba400 .functor AND 32, L_000001c311fb9980, L_000001c311fb6910, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c311fba470 .functor OR 32, L_000001c311fba5c0, L_000001c311fba400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c311f76b40_0 .net *"_ivl_1", 0 0, L_000001c311fb7bd0;  1 drivers
v000001c311f76be0_0 .net *"_ivl_13", 0 0, L_000001c311fb6d70;  1 drivers
v000001c311f76c80_0 .net *"_ivl_14", 0 0, L_000001c311fb9750;  1 drivers
v000001c311f76e60_0 .net *"_ivl_19", 0 0, L_000001c311fb73b0;  1 drivers
v000001c311f76f00_0 .net *"_ivl_2", 0 0, L_000001c311fba080;  1 drivers
v000001c311f7e150_0 .net *"_ivl_23", 0 0, L_000001c311fb6af0;  1 drivers
v000001c311f7da70_0 .net *"_ivl_27", 0 0, L_000001c311fb7950;  1 drivers
v000001c311f7e3d0_0 .net *"_ivl_28", 0 0, L_000001c311fb9910;  1 drivers
v000001c311f7ebf0_0 .net *"_ivl_33", 0 0, L_000001c311fb6730;  1 drivers
v000001c311f7de30_0 .net *"_ivl_37", 0 0, L_000001c311fb6b90;  1 drivers
v000001c311f7e470_0 .net *"_ivl_40", 31 0, L_000001c311fb9f30;  1 drivers
v000001c311f7dc50_0 .net *"_ivl_42", 31 0, L_000001c311fb9de0;  1 drivers
v000001c311f7d890_0 .net *"_ivl_44", 31 0, L_000001c311fb9e50;  1 drivers
v000001c311f7e290_0 .net *"_ivl_46", 31 0, L_000001c311fba4e0;  1 drivers
v000001c311f7ee70_0 .net *"_ivl_48", 31 0, L_000001c311fba5c0;  1 drivers
v000001c311f7e830_0 .net *"_ivl_50", 31 0, L_000001c311fba400;  1 drivers
v000001c311f7e8d0_0 .net *"_ivl_7", 0 0, L_000001c311fb5d30;  1 drivers
v000001c311f7ed30_0 .net *"_ivl_8", 0 0, L_000001c311fb9590;  1 drivers
v000001c311f7dbb0_0 .net "ina", 31 0, v000001c311f82050_0;  alias, 1 drivers
v000001c311f7ec90_0 .net "inb", 31 0, L_000001c31203b0b0;  alias, 1 drivers
v000001c311f7ea10_0 .net "inc", 31 0, v000001c311f71a50_0;  alias, 1 drivers
v000001c311f7eb50_0 .net "ind", 31 0, L_000001c311fb6910;  alias, 1 drivers
v000001c311f7d930_0 .net "out", 31 0, L_000001c311fba470;  alias, 1 drivers
v000001c311f7e1f0_0 .net "s0", 31 0, L_000001c311fb9d00;  1 drivers
v000001c311f7edd0_0 .net "s1", 31 0, L_000001c311fb9670;  1 drivers
v000001c311f7db10_0 .net "s2", 31 0, L_000001c311fb98a0;  1 drivers
v000001c311f7e330_0 .net "s3", 31 0, L_000001c311fb9980;  1 drivers
v000001c311f7df70_0 .net "sel", 1 0, L_000001c311fb2950;  alias, 1 drivers
L_000001c311fb7bd0 .part L_000001c311fb2950, 1, 1;
LS_000001c311fb78b0_0_0 .concat [ 1 1 1 1], L_000001c311fba080, L_000001c311fba080, L_000001c311fba080, L_000001c311fba080;
LS_000001c311fb78b0_0_4 .concat [ 1 1 1 1], L_000001c311fba080, L_000001c311fba080, L_000001c311fba080, L_000001c311fba080;
LS_000001c311fb78b0_0_8 .concat [ 1 1 1 1], L_000001c311fba080, L_000001c311fba080, L_000001c311fba080, L_000001c311fba080;
LS_000001c311fb78b0_0_12 .concat [ 1 1 1 1], L_000001c311fba080, L_000001c311fba080, L_000001c311fba080, L_000001c311fba080;
LS_000001c311fb78b0_0_16 .concat [ 1 1 1 1], L_000001c311fba080, L_000001c311fba080, L_000001c311fba080, L_000001c311fba080;
LS_000001c311fb78b0_0_20 .concat [ 1 1 1 1], L_000001c311fba080, L_000001c311fba080, L_000001c311fba080, L_000001c311fba080;
LS_000001c311fb78b0_0_24 .concat [ 1 1 1 1], L_000001c311fba080, L_000001c311fba080, L_000001c311fba080, L_000001c311fba080;
LS_000001c311fb78b0_0_28 .concat [ 1 1 1 1], L_000001c311fba080, L_000001c311fba080, L_000001c311fba080, L_000001c311fba080;
LS_000001c311fb78b0_1_0 .concat [ 4 4 4 4], LS_000001c311fb78b0_0_0, LS_000001c311fb78b0_0_4, LS_000001c311fb78b0_0_8, LS_000001c311fb78b0_0_12;
LS_000001c311fb78b0_1_4 .concat [ 4 4 4 4], LS_000001c311fb78b0_0_16, LS_000001c311fb78b0_0_20, LS_000001c311fb78b0_0_24, LS_000001c311fb78b0_0_28;
L_000001c311fb78b0 .concat [ 16 16 0 0], LS_000001c311fb78b0_1_0, LS_000001c311fb78b0_1_4;
L_000001c311fb5d30 .part L_000001c311fb2950, 0, 1;
LS_000001c311fb5bf0_0_0 .concat [ 1 1 1 1], L_000001c311fb9590, L_000001c311fb9590, L_000001c311fb9590, L_000001c311fb9590;
LS_000001c311fb5bf0_0_4 .concat [ 1 1 1 1], L_000001c311fb9590, L_000001c311fb9590, L_000001c311fb9590, L_000001c311fb9590;
LS_000001c311fb5bf0_0_8 .concat [ 1 1 1 1], L_000001c311fb9590, L_000001c311fb9590, L_000001c311fb9590, L_000001c311fb9590;
LS_000001c311fb5bf0_0_12 .concat [ 1 1 1 1], L_000001c311fb9590, L_000001c311fb9590, L_000001c311fb9590, L_000001c311fb9590;
LS_000001c311fb5bf0_0_16 .concat [ 1 1 1 1], L_000001c311fb9590, L_000001c311fb9590, L_000001c311fb9590, L_000001c311fb9590;
LS_000001c311fb5bf0_0_20 .concat [ 1 1 1 1], L_000001c311fb9590, L_000001c311fb9590, L_000001c311fb9590, L_000001c311fb9590;
LS_000001c311fb5bf0_0_24 .concat [ 1 1 1 1], L_000001c311fb9590, L_000001c311fb9590, L_000001c311fb9590, L_000001c311fb9590;
LS_000001c311fb5bf0_0_28 .concat [ 1 1 1 1], L_000001c311fb9590, L_000001c311fb9590, L_000001c311fb9590, L_000001c311fb9590;
LS_000001c311fb5bf0_1_0 .concat [ 4 4 4 4], LS_000001c311fb5bf0_0_0, LS_000001c311fb5bf0_0_4, LS_000001c311fb5bf0_0_8, LS_000001c311fb5bf0_0_12;
LS_000001c311fb5bf0_1_4 .concat [ 4 4 4 4], LS_000001c311fb5bf0_0_16, LS_000001c311fb5bf0_0_20, LS_000001c311fb5bf0_0_24, LS_000001c311fb5bf0_0_28;
L_000001c311fb5bf0 .concat [ 16 16 0 0], LS_000001c311fb5bf0_1_0, LS_000001c311fb5bf0_1_4;
L_000001c311fb6d70 .part L_000001c311fb2950, 1, 1;
LS_000001c311fb5970_0_0 .concat [ 1 1 1 1], L_000001c311fb9750, L_000001c311fb9750, L_000001c311fb9750, L_000001c311fb9750;
LS_000001c311fb5970_0_4 .concat [ 1 1 1 1], L_000001c311fb9750, L_000001c311fb9750, L_000001c311fb9750, L_000001c311fb9750;
LS_000001c311fb5970_0_8 .concat [ 1 1 1 1], L_000001c311fb9750, L_000001c311fb9750, L_000001c311fb9750, L_000001c311fb9750;
LS_000001c311fb5970_0_12 .concat [ 1 1 1 1], L_000001c311fb9750, L_000001c311fb9750, L_000001c311fb9750, L_000001c311fb9750;
LS_000001c311fb5970_0_16 .concat [ 1 1 1 1], L_000001c311fb9750, L_000001c311fb9750, L_000001c311fb9750, L_000001c311fb9750;
LS_000001c311fb5970_0_20 .concat [ 1 1 1 1], L_000001c311fb9750, L_000001c311fb9750, L_000001c311fb9750, L_000001c311fb9750;
LS_000001c311fb5970_0_24 .concat [ 1 1 1 1], L_000001c311fb9750, L_000001c311fb9750, L_000001c311fb9750, L_000001c311fb9750;
LS_000001c311fb5970_0_28 .concat [ 1 1 1 1], L_000001c311fb9750, L_000001c311fb9750, L_000001c311fb9750, L_000001c311fb9750;
LS_000001c311fb5970_1_0 .concat [ 4 4 4 4], LS_000001c311fb5970_0_0, LS_000001c311fb5970_0_4, LS_000001c311fb5970_0_8, LS_000001c311fb5970_0_12;
LS_000001c311fb5970_1_4 .concat [ 4 4 4 4], LS_000001c311fb5970_0_16, LS_000001c311fb5970_0_20, LS_000001c311fb5970_0_24, LS_000001c311fb5970_0_28;
L_000001c311fb5970 .concat [ 16 16 0 0], LS_000001c311fb5970_1_0, LS_000001c311fb5970_1_4;
L_000001c311fb73b0 .part L_000001c311fb2950, 0, 1;
LS_000001c311fb7450_0_0 .concat [ 1 1 1 1], L_000001c311fb73b0, L_000001c311fb73b0, L_000001c311fb73b0, L_000001c311fb73b0;
LS_000001c311fb7450_0_4 .concat [ 1 1 1 1], L_000001c311fb73b0, L_000001c311fb73b0, L_000001c311fb73b0, L_000001c311fb73b0;
LS_000001c311fb7450_0_8 .concat [ 1 1 1 1], L_000001c311fb73b0, L_000001c311fb73b0, L_000001c311fb73b0, L_000001c311fb73b0;
LS_000001c311fb7450_0_12 .concat [ 1 1 1 1], L_000001c311fb73b0, L_000001c311fb73b0, L_000001c311fb73b0, L_000001c311fb73b0;
LS_000001c311fb7450_0_16 .concat [ 1 1 1 1], L_000001c311fb73b0, L_000001c311fb73b0, L_000001c311fb73b0, L_000001c311fb73b0;
LS_000001c311fb7450_0_20 .concat [ 1 1 1 1], L_000001c311fb73b0, L_000001c311fb73b0, L_000001c311fb73b0, L_000001c311fb73b0;
LS_000001c311fb7450_0_24 .concat [ 1 1 1 1], L_000001c311fb73b0, L_000001c311fb73b0, L_000001c311fb73b0, L_000001c311fb73b0;
LS_000001c311fb7450_0_28 .concat [ 1 1 1 1], L_000001c311fb73b0, L_000001c311fb73b0, L_000001c311fb73b0, L_000001c311fb73b0;
LS_000001c311fb7450_1_0 .concat [ 4 4 4 4], LS_000001c311fb7450_0_0, LS_000001c311fb7450_0_4, LS_000001c311fb7450_0_8, LS_000001c311fb7450_0_12;
LS_000001c311fb7450_1_4 .concat [ 4 4 4 4], LS_000001c311fb7450_0_16, LS_000001c311fb7450_0_20, LS_000001c311fb7450_0_24, LS_000001c311fb7450_0_28;
L_000001c311fb7450 .concat [ 16 16 0 0], LS_000001c311fb7450_1_0, LS_000001c311fb7450_1_4;
L_000001c311fb6af0 .part L_000001c311fb2950, 1, 1;
LS_000001c311fb5f10_0_0 .concat [ 1 1 1 1], L_000001c311fb6af0, L_000001c311fb6af0, L_000001c311fb6af0, L_000001c311fb6af0;
LS_000001c311fb5f10_0_4 .concat [ 1 1 1 1], L_000001c311fb6af0, L_000001c311fb6af0, L_000001c311fb6af0, L_000001c311fb6af0;
LS_000001c311fb5f10_0_8 .concat [ 1 1 1 1], L_000001c311fb6af0, L_000001c311fb6af0, L_000001c311fb6af0, L_000001c311fb6af0;
LS_000001c311fb5f10_0_12 .concat [ 1 1 1 1], L_000001c311fb6af0, L_000001c311fb6af0, L_000001c311fb6af0, L_000001c311fb6af0;
LS_000001c311fb5f10_0_16 .concat [ 1 1 1 1], L_000001c311fb6af0, L_000001c311fb6af0, L_000001c311fb6af0, L_000001c311fb6af0;
LS_000001c311fb5f10_0_20 .concat [ 1 1 1 1], L_000001c311fb6af0, L_000001c311fb6af0, L_000001c311fb6af0, L_000001c311fb6af0;
LS_000001c311fb5f10_0_24 .concat [ 1 1 1 1], L_000001c311fb6af0, L_000001c311fb6af0, L_000001c311fb6af0, L_000001c311fb6af0;
LS_000001c311fb5f10_0_28 .concat [ 1 1 1 1], L_000001c311fb6af0, L_000001c311fb6af0, L_000001c311fb6af0, L_000001c311fb6af0;
LS_000001c311fb5f10_1_0 .concat [ 4 4 4 4], LS_000001c311fb5f10_0_0, LS_000001c311fb5f10_0_4, LS_000001c311fb5f10_0_8, LS_000001c311fb5f10_0_12;
LS_000001c311fb5f10_1_4 .concat [ 4 4 4 4], LS_000001c311fb5f10_0_16, LS_000001c311fb5f10_0_20, LS_000001c311fb5f10_0_24, LS_000001c311fb5f10_0_28;
L_000001c311fb5f10 .concat [ 16 16 0 0], LS_000001c311fb5f10_1_0, LS_000001c311fb5f10_1_4;
L_000001c311fb7950 .part L_000001c311fb2950, 0, 1;
LS_000001c311fb79f0_0_0 .concat [ 1 1 1 1], L_000001c311fb9910, L_000001c311fb9910, L_000001c311fb9910, L_000001c311fb9910;
LS_000001c311fb79f0_0_4 .concat [ 1 1 1 1], L_000001c311fb9910, L_000001c311fb9910, L_000001c311fb9910, L_000001c311fb9910;
LS_000001c311fb79f0_0_8 .concat [ 1 1 1 1], L_000001c311fb9910, L_000001c311fb9910, L_000001c311fb9910, L_000001c311fb9910;
LS_000001c311fb79f0_0_12 .concat [ 1 1 1 1], L_000001c311fb9910, L_000001c311fb9910, L_000001c311fb9910, L_000001c311fb9910;
LS_000001c311fb79f0_0_16 .concat [ 1 1 1 1], L_000001c311fb9910, L_000001c311fb9910, L_000001c311fb9910, L_000001c311fb9910;
LS_000001c311fb79f0_0_20 .concat [ 1 1 1 1], L_000001c311fb9910, L_000001c311fb9910, L_000001c311fb9910, L_000001c311fb9910;
LS_000001c311fb79f0_0_24 .concat [ 1 1 1 1], L_000001c311fb9910, L_000001c311fb9910, L_000001c311fb9910, L_000001c311fb9910;
LS_000001c311fb79f0_0_28 .concat [ 1 1 1 1], L_000001c311fb9910, L_000001c311fb9910, L_000001c311fb9910, L_000001c311fb9910;
LS_000001c311fb79f0_1_0 .concat [ 4 4 4 4], LS_000001c311fb79f0_0_0, LS_000001c311fb79f0_0_4, LS_000001c311fb79f0_0_8, LS_000001c311fb79f0_0_12;
LS_000001c311fb79f0_1_4 .concat [ 4 4 4 4], LS_000001c311fb79f0_0_16, LS_000001c311fb79f0_0_20, LS_000001c311fb79f0_0_24, LS_000001c311fb79f0_0_28;
L_000001c311fb79f0 .concat [ 16 16 0 0], LS_000001c311fb79f0_1_0, LS_000001c311fb79f0_1_4;
L_000001c311fb6730 .part L_000001c311fb2950, 1, 1;
LS_000001c311fb7590_0_0 .concat [ 1 1 1 1], L_000001c311fb6730, L_000001c311fb6730, L_000001c311fb6730, L_000001c311fb6730;
LS_000001c311fb7590_0_4 .concat [ 1 1 1 1], L_000001c311fb6730, L_000001c311fb6730, L_000001c311fb6730, L_000001c311fb6730;
LS_000001c311fb7590_0_8 .concat [ 1 1 1 1], L_000001c311fb6730, L_000001c311fb6730, L_000001c311fb6730, L_000001c311fb6730;
LS_000001c311fb7590_0_12 .concat [ 1 1 1 1], L_000001c311fb6730, L_000001c311fb6730, L_000001c311fb6730, L_000001c311fb6730;
LS_000001c311fb7590_0_16 .concat [ 1 1 1 1], L_000001c311fb6730, L_000001c311fb6730, L_000001c311fb6730, L_000001c311fb6730;
LS_000001c311fb7590_0_20 .concat [ 1 1 1 1], L_000001c311fb6730, L_000001c311fb6730, L_000001c311fb6730, L_000001c311fb6730;
LS_000001c311fb7590_0_24 .concat [ 1 1 1 1], L_000001c311fb6730, L_000001c311fb6730, L_000001c311fb6730, L_000001c311fb6730;
LS_000001c311fb7590_0_28 .concat [ 1 1 1 1], L_000001c311fb6730, L_000001c311fb6730, L_000001c311fb6730, L_000001c311fb6730;
LS_000001c311fb7590_1_0 .concat [ 4 4 4 4], LS_000001c311fb7590_0_0, LS_000001c311fb7590_0_4, LS_000001c311fb7590_0_8, LS_000001c311fb7590_0_12;
LS_000001c311fb7590_1_4 .concat [ 4 4 4 4], LS_000001c311fb7590_0_16, LS_000001c311fb7590_0_20, LS_000001c311fb7590_0_24, LS_000001c311fb7590_0_28;
L_000001c311fb7590 .concat [ 16 16 0 0], LS_000001c311fb7590_1_0, LS_000001c311fb7590_1_4;
L_000001c311fb6b90 .part L_000001c311fb2950, 0, 1;
LS_000001c311fb7310_0_0 .concat [ 1 1 1 1], L_000001c311fb6b90, L_000001c311fb6b90, L_000001c311fb6b90, L_000001c311fb6b90;
LS_000001c311fb7310_0_4 .concat [ 1 1 1 1], L_000001c311fb6b90, L_000001c311fb6b90, L_000001c311fb6b90, L_000001c311fb6b90;
LS_000001c311fb7310_0_8 .concat [ 1 1 1 1], L_000001c311fb6b90, L_000001c311fb6b90, L_000001c311fb6b90, L_000001c311fb6b90;
LS_000001c311fb7310_0_12 .concat [ 1 1 1 1], L_000001c311fb6b90, L_000001c311fb6b90, L_000001c311fb6b90, L_000001c311fb6b90;
LS_000001c311fb7310_0_16 .concat [ 1 1 1 1], L_000001c311fb6b90, L_000001c311fb6b90, L_000001c311fb6b90, L_000001c311fb6b90;
LS_000001c311fb7310_0_20 .concat [ 1 1 1 1], L_000001c311fb6b90, L_000001c311fb6b90, L_000001c311fb6b90, L_000001c311fb6b90;
LS_000001c311fb7310_0_24 .concat [ 1 1 1 1], L_000001c311fb6b90, L_000001c311fb6b90, L_000001c311fb6b90, L_000001c311fb6b90;
LS_000001c311fb7310_0_28 .concat [ 1 1 1 1], L_000001c311fb6b90, L_000001c311fb6b90, L_000001c311fb6b90, L_000001c311fb6b90;
LS_000001c311fb7310_1_0 .concat [ 4 4 4 4], LS_000001c311fb7310_0_0, LS_000001c311fb7310_0_4, LS_000001c311fb7310_0_8, LS_000001c311fb7310_0_12;
LS_000001c311fb7310_1_4 .concat [ 4 4 4 4], LS_000001c311fb7310_0_16, LS_000001c311fb7310_0_20, LS_000001c311fb7310_0_24, LS_000001c311fb7310_0_28;
L_000001c311fb7310 .concat [ 16 16 0 0], LS_000001c311fb7310_1_0, LS_000001c311fb7310_1_4;
S_000001c311d7c910 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001c311d39cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c311fb9d00 .functor AND 32, L_000001c311fb78b0, L_000001c311fb5bf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c311f76000_0 .net "in1", 31 0, L_000001c311fb78b0;  1 drivers
v000001c311f760a0_0 .net "in2", 31 0, L_000001c311fb5bf0;  1 drivers
v000001c311f76820_0 .net "out", 31 0, L_000001c311fb9d00;  alias, 1 drivers
S_000001c311d7caa0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001c311d39cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c311fb9670 .functor AND 32, L_000001c311fb5970, L_000001c311fb7450, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c311f76aa0_0 .net "in1", 31 0, L_000001c311fb5970;  1 drivers
v000001c311f77540_0 .net "in2", 31 0, L_000001c311fb7450;  1 drivers
v000001c311f76140_0 .net "out", 31 0, L_000001c311fb9670;  alias, 1 drivers
S_000001c311d38280 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001c311d39cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c311fb98a0 .functor AND 32, L_000001c311fb5f10, L_000001c311fb79f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c311f76280_0 .net "in1", 31 0, L_000001c311fb5f10;  1 drivers
v000001c311f76320_0 .net "in2", 31 0, L_000001c311fb79f0;  1 drivers
v000001c311f763c0_0 .net "out", 31 0, L_000001c311fb98a0;  alias, 1 drivers
S_000001c311f7a7a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001c311d39cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c311fb9980 .functor AND 32, L_000001c311fb7590, L_000001c311fb7310, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c311f76640_0 .net "in1", 31 0, L_000001c311fb7590;  1 drivers
v000001c311f768c0_0 .net "in2", 31 0, L_000001c311fb7310;  1 drivers
v000001c311f76960_0 .net "out", 31 0, L_000001c311fb9980;  alias, 1 drivers
S_000001c311f7aac0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001c311d39b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001c311ef6d60 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001c311fba390 .functor NOT 1, L_000001c311fb5b50, C4<0>, C4<0>, C4<0>;
L_000001c311fba6a0 .functor NOT 1, L_000001c311fb74f0, C4<0>, C4<0>, C4<0>;
L_000001c311ef0670 .functor NOT 1, L_000001c311fb7a90, C4<0>, C4<0>, C4<0>;
L_000001c31201e260 .functor NOT 1, L_000001c311fb60f0, C4<0>, C4<0>, C4<0>;
L_000001c31201ef80 .functor AND 32, L_000001c311fba630, v000001c311f82550_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c31201da10 .functor AND 32, L_000001c311fba550, L_000001c31203b0b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c31201df50 .functor OR 32, L_000001c31201ef80, L_000001c31201da10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c31201da80 .functor AND 32, L_000001c31201f0d0, v000001c311f71a50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c31201d7e0 .functor OR 32, L_000001c31201df50, L_000001c31201da80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c31201e500 .functor AND 32, L_000001c31201edc0, L_000001c311fb6910, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c31201ec70 .functor OR 32, L_000001c31201d7e0, L_000001c31201e500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c311f7e790_0 .net *"_ivl_1", 0 0, L_000001c311fb5b50;  1 drivers
v000001c311f7e970_0 .net *"_ivl_13", 0 0, L_000001c311fb7a90;  1 drivers
v000001c311f7b590_0 .net *"_ivl_14", 0 0, L_000001c311ef0670;  1 drivers
v000001c311f7b090_0 .net *"_ivl_19", 0 0, L_000001c311fb7d10;  1 drivers
v000001c311f7b450_0 .net *"_ivl_2", 0 0, L_000001c311fba390;  1 drivers
v000001c311f7b770_0 .net *"_ivl_23", 0 0, L_000001c311fb7b30;  1 drivers
v000001c311f7b310_0 .net *"_ivl_27", 0 0, L_000001c311fb60f0;  1 drivers
v000001c311f7d4d0_0 .net *"_ivl_28", 0 0, L_000001c31201e260;  1 drivers
v000001c311f7c350_0 .net *"_ivl_33", 0 0, L_000001c311fb6cd0;  1 drivers
v000001c311f7d1b0_0 .net *"_ivl_37", 0 0, L_000001c311fb6690;  1 drivers
v000001c311f7c710_0 .net *"_ivl_40", 31 0, L_000001c31201ef80;  1 drivers
v000001c311f7d750_0 .net *"_ivl_42", 31 0, L_000001c31201da10;  1 drivers
v000001c311f7b810_0 .net *"_ivl_44", 31 0, L_000001c31201df50;  1 drivers
v000001c311f7d570_0 .net *"_ivl_46", 31 0, L_000001c31201da80;  1 drivers
v000001c311f7d390_0 .net *"_ivl_48", 31 0, L_000001c31201d7e0;  1 drivers
v000001c311f7c3f0_0 .net *"_ivl_50", 31 0, L_000001c31201e500;  1 drivers
v000001c311f7c530_0 .net *"_ivl_7", 0 0, L_000001c311fb74f0;  1 drivers
v000001c311f7ba90_0 .net *"_ivl_8", 0 0, L_000001c311fba6a0;  1 drivers
v000001c311f7cb70_0 .net "ina", 31 0, v000001c311f82550_0;  alias, 1 drivers
v000001c311f7cd50_0 .net "inb", 31 0, L_000001c31203b0b0;  alias, 1 drivers
v000001c311f7d430_0 .net "inc", 31 0, v000001c311f71a50_0;  alias, 1 drivers
v000001c311f7d2f0_0 .net "ind", 31 0, L_000001c311fb6910;  alias, 1 drivers
v000001c311f7bb30_0 .net "out", 31 0, L_000001c31201ec70;  alias, 1 drivers
v000001c311f7d070_0 .net "s0", 31 0, L_000001c311fba630;  1 drivers
v000001c311f7c490_0 .net "s1", 31 0, L_000001c311fba550;  1 drivers
v000001c311f7b270_0 .net "s2", 31 0, L_000001c31201f0d0;  1 drivers
v000001c311f7c5d0_0 .net "s3", 31 0, L_000001c31201edc0;  1 drivers
v000001c311f7b950_0 .net "sel", 1 0, L_000001c311fb4f70;  alias, 1 drivers
L_000001c311fb5b50 .part L_000001c311fb4f70, 1, 1;
LS_000001c311fb7db0_0_0 .concat [ 1 1 1 1], L_000001c311fba390, L_000001c311fba390, L_000001c311fba390, L_000001c311fba390;
LS_000001c311fb7db0_0_4 .concat [ 1 1 1 1], L_000001c311fba390, L_000001c311fba390, L_000001c311fba390, L_000001c311fba390;
LS_000001c311fb7db0_0_8 .concat [ 1 1 1 1], L_000001c311fba390, L_000001c311fba390, L_000001c311fba390, L_000001c311fba390;
LS_000001c311fb7db0_0_12 .concat [ 1 1 1 1], L_000001c311fba390, L_000001c311fba390, L_000001c311fba390, L_000001c311fba390;
LS_000001c311fb7db0_0_16 .concat [ 1 1 1 1], L_000001c311fba390, L_000001c311fba390, L_000001c311fba390, L_000001c311fba390;
LS_000001c311fb7db0_0_20 .concat [ 1 1 1 1], L_000001c311fba390, L_000001c311fba390, L_000001c311fba390, L_000001c311fba390;
LS_000001c311fb7db0_0_24 .concat [ 1 1 1 1], L_000001c311fba390, L_000001c311fba390, L_000001c311fba390, L_000001c311fba390;
LS_000001c311fb7db0_0_28 .concat [ 1 1 1 1], L_000001c311fba390, L_000001c311fba390, L_000001c311fba390, L_000001c311fba390;
LS_000001c311fb7db0_1_0 .concat [ 4 4 4 4], LS_000001c311fb7db0_0_0, LS_000001c311fb7db0_0_4, LS_000001c311fb7db0_0_8, LS_000001c311fb7db0_0_12;
LS_000001c311fb7db0_1_4 .concat [ 4 4 4 4], LS_000001c311fb7db0_0_16, LS_000001c311fb7db0_0_20, LS_000001c311fb7db0_0_24, LS_000001c311fb7db0_0_28;
L_000001c311fb7db0 .concat [ 16 16 0 0], LS_000001c311fb7db0_1_0, LS_000001c311fb7db0_1_4;
L_000001c311fb74f0 .part L_000001c311fb4f70, 0, 1;
LS_000001c311fb5fb0_0_0 .concat [ 1 1 1 1], L_000001c311fba6a0, L_000001c311fba6a0, L_000001c311fba6a0, L_000001c311fba6a0;
LS_000001c311fb5fb0_0_4 .concat [ 1 1 1 1], L_000001c311fba6a0, L_000001c311fba6a0, L_000001c311fba6a0, L_000001c311fba6a0;
LS_000001c311fb5fb0_0_8 .concat [ 1 1 1 1], L_000001c311fba6a0, L_000001c311fba6a0, L_000001c311fba6a0, L_000001c311fba6a0;
LS_000001c311fb5fb0_0_12 .concat [ 1 1 1 1], L_000001c311fba6a0, L_000001c311fba6a0, L_000001c311fba6a0, L_000001c311fba6a0;
LS_000001c311fb5fb0_0_16 .concat [ 1 1 1 1], L_000001c311fba6a0, L_000001c311fba6a0, L_000001c311fba6a0, L_000001c311fba6a0;
LS_000001c311fb5fb0_0_20 .concat [ 1 1 1 1], L_000001c311fba6a0, L_000001c311fba6a0, L_000001c311fba6a0, L_000001c311fba6a0;
LS_000001c311fb5fb0_0_24 .concat [ 1 1 1 1], L_000001c311fba6a0, L_000001c311fba6a0, L_000001c311fba6a0, L_000001c311fba6a0;
LS_000001c311fb5fb0_0_28 .concat [ 1 1 1 1], L_000001c311fba6a0, L_000001c311fba6a0, L_000001c311fba6a0, L_000001c311fba6a0;
LS_000001c311fb5fb0_1_0 .concat [ 4 4 4 4], LS_000001c311fb5fb0_0_0, LS_000001c311fb5fb0_0_4, LS_000001c311fb5fb0_0_8, LS_000001c311fb5fb0_0_12;
LS_000001c311fb5fb0_1_4 .concat [ 4 4 4 4], LS_000001c311fb5fb0_0_16, LS_000001c311fb5fb0_0_20, LS_000001c311fb5fb0_0_24, LS_000001c311fb5fb0_0_28;
L_000001c311fb5fb0 .concat [ 16 16 0 0], LS_000001c311fb5fb0_1_0, LS_000001c311fb5fb0_1_4;
L_000001c311fb7a90 .part L_000001c311fb4f70, 1, 1;
LS_000001c311fb6870_0_0 .concat [ 1 1 1 1], L_000001c311ef0670, L_000001c311ef0670, L_000001c311ef0670, L_000001c311ef0670;
LS_000001c311fb6870_0_4 .concat [ 1 1 1 1], L_000001c311ef0670, L_000001c311ef0670, L_000001c311ef0670, L_000001c311ef0670;
LS_000001c311fb6870_0_8 .concat [ 1 1 1 1], L_000001c311ef0670, L_000001c311ef0670, L_000001c311ef0670, L_000001c311ef0670;
LS_000001c311fb6870_0_12 .concat [ 1 1 1 1], L_000001c311ef0670, L_000001c311ef0670, L_000001c311ef0670, L_000001c311ef0670;
LS_000001c311fb6870_0_16 .concat [ 1 1 1 1], L_000001c311ef0670, L_000001c311ef0670, L_000001c311ef0670, L_000001c311ef0670;
LS_000001c311fb6870_0_20 .concat [ 1 1 1 1], L_000001c311ef0670, L_000001c311ef0670, L_000001c311ef0670, L_000001c311ef0670;
LS_000001c311fb6870_0_24 .concat [ 1 1 1 1], L_000001c311ef0670, L_000001c311ef0670, L_000001c311ef0670, L_000001c311ef0670;
LS_000001c311fb6870_0_28 .concat [ 1 1 1 1], L_000001c311ef0670, L_000001c311ef0670, L_000001c311ef0670, L_000001c311ef0670;
LS_000001c311fb6870_1_0 .concat [ 4 4 4 4], LS_000001c311fb6870_0_0, LS_000001c311fb6870_0_4, LS_000001c311fb6870_0_8, LS_000001c311fb6870_0_12;
LS_000001c311fb6870_1_4 .concat [ 4 4 4 4], LS_000001c311fb6870_0_16, LS_000001c311fb6870_0_20, LS_000001c311fb6870_0_24, LS_000001c311fb6870_0_28;
L_000001c311fb6870 .concat [ 16 16 0 0], LS_000001c311fb6870_1_0, LS_000001c311fb6870_1_4;
L_000001c311fb7d10 .part L_000001c311fb4f70, 0, 1;
LS_000001c311fb5dd0_0_0 .concat [ 1 1 1 1], L_000001c311fb7d10, L_000001c311fb7d10, L_000001c311fb7d10, L_000001c311fb7d10;
LS_000001c311fb5dd0_0_4 .concat [ 1 1 1 1], L_000001c311fb7d10, L_000001c311fb7d10, L_000001c311fb7d10, L_000001c311fb7d10;
LS_000001c311fb5dd0_0_8 .concat [ 1 1 1 1], L_000001c311fb7d10, L_000001c311fb7d10, L_000001c311fb7d10, L_000001c311fb7d10;
LS_000001c311fb5dd0_0_12 .concat [ 1 1 1 1], L_000001c311fb7d10, L_000001c311fb7d10, L_000001c311fb7d10, L_000001c311fb7d10;
LS_000001c311fb5dd0_0_16 .concat [ 1 1 1 1], L_000001c311fb7d10, L_000001c311fb7d10, L_000001c311fb7d10, L_000001c311fb7d10;
LS_000001c311fb5dd0_0_20 .concat [ 1 1 1 1], L_000001c311fb7d10, L_000001c311fb7d10, L_000001c311fb7d10, L_000001c311fb7d10;
LS_000001c311fb5dd0_0_24 .concat [ 1 1 1 1], L_000001c311fb7d10, L_000001c311fb7d10, L_000001c311fb7d10, L_000001c311fb7d10;
LS_000001c311fb5dd0_0_28 .concat [ 1 1 1 1], L_000001c311fb7d10, L_000001c311fb7d10, L_000001c311fb7d10, L_000001c311fb7d10;
LS_000001c311fb5dd0_1_0 .concat [ 4 4 4 4], LS_000001c311fb5dd0_0_0, LS_000001c311fb5dd0_0_4, LS_000001c311fb5dd0_0_8, LS_000001c311fb5dd0_0_12;
LS_000001c311fb5dd0_1_4 .concat [ 4 4 4 4], LS_000001c311fb5dd0_0_16, LS_000001c311fb5dd0_0_20, LS_000001c311fb5dd0_0_24, LS_000001c311fb5dd0_0_28;
L_000001c311fb5dd0 .concat [ 16 16 0 0], LS_000001c311fb5dd0_1_0, LS_000001c311fb5dd0_1_4;
L_000001c311fb7b30 .part L_000001c311fb4f70, 1, 1;
LS_000001c311fb6230_0_0 .concat [ 1 1 1 1], L_000001c311fb7b30, L_000001c311fb7b30, L_000001c311fb7b30, L_000001c311fb7b30;
LS_000001c311fb6230_0_4 .concat [ 1 1 1 1], L_000001c311fb7b30, L_000001c311fb7b30, L_000001c311fb7b30, L_000001c311fb7b30;
LS_000001c311fb6230_0_8 .concat [ 1 1 1 1], L_000001c311fb7b30, L_000001c311fb7b30, L_000001c311fb7b30, L_000001c311fb7b30;
LS_000001c311fb6230_0_12 .concat [ 1 1 1 1], L_000001c311fb7b30, L_000001c311fb7b30, L_000001c311fb7b30, L_000001c311fb7b30;
LS_000001c311fb6230_0_16 .concat [ 1 1 1 1], L_000001c311fb7b30, L_000001c311fb7b30, L_000001c311fb7b30, L_000001c311fb7b30;
LS_000001c311fb6230_0_20 .concat [ 1 1 1 1], L_000001c311fb7b30, L_000001c311fb7b30, L_000001c311fb7b30, L_000001c311fb7b30;
LS_000001c311fb6230_0_24 .concat [ 1 1 1 1], L_000001c311fb7b30, L_000001c311fb7b30, L_000001c311fb7b30, L_000001c311fb7b30;
LS_000001c311fb6230_0_28 .concat [ 1 1 1 1], L_000001c311fb7b30, L_000001c311fb7b30, L_000001c311fb7b30, L_000001c311fb7b30;
LS_000001c311fb6230_1_0 .concat [ 4 4 4 4], LS_000001c311fb6230_0_0, LS_000001c311fb6230_0_4, LS_000001c311fb6230_0_8, LS_000001c311fb6230_0_12;
LS_000001c311fb6230_1_4 .concat [ 4 4 4 4], LS_000001c311fb6230_0_16, LS_000001c311fb6230_0_20, LS_000001c311fb6230_0_24, LS_000001c311fb6230_0_28;
L_000001c311fb6230 .concat [ 16 16 0 0], LS_000001c311fb6230_1_0, LS_000001c311fb6230_1_4;
L_000001c311fb60f0 .part L_000001c311fb4f70, 0, 1;
LS_000001c311fb7630_0_0 .concat [ 1 1 1 1], L_000001c31201e260, L_000001c31201e260, L_000001c31201e260, L_000001c31201e260;
LS_000001c311fb7630_0_4 .concat [ 1 1 1 1], L_000001c31201e260, L_000001c31201e260, L_000001c31201e260, L_000001c31201e260;
LS_000001c311fb7630_0_8 .concat [ 1 1 1 1], L_000001c31201e260, L_000001c31201e260, L_000001c31201e260, L_000001c31201e260;
LS_000001c311fb7630_0_12 .concat [ 1 1 1 1], L_000001c31201e260, L_000001c31201e260, L_000001c31201e260, L_000001c31201e260;
LS_000001c311fb7630_0_16 .concat [ 1 1 1 1], L_000001c31201e260, L_000001c31201e260, L_000001c31201e260, L_000001c31201e260;
LS_000001c311fb7630_0_20 .concat [ 1 1 1 1], L_000001c31201e260, L_000001c31201e260, L_000001c31201e260, L_000001c31201e260;
LS_000001c311fb7630_0_24 .concat [ 1 1 1 1], L_000001c31201e260, L_000001c31201e260, L_000001c31201e260, L_000001c31201e260;
LS_000001c311fb7630_0_28 .concat [ 1 1 1 1], L_000001c31201e260, L_000001c31201e260, L_000001c31201e260, L_000001c31201e260;
LS_000001c311fb7630_1_0 .concat [ 4 4 4 4], LS_000001c311fb7630_0_0, LS_000001c311fb7630_0_4, LS_000001c311fb7630_0_8, LS_000001c311fb7630_0_12;
LS_000001c311fb7630_1_4 .concat [ 4 4 4 4], LS_000001c311fb7630_0_16, LS_000001c311fb7630_0_20, LS_000001c311fb7630_0_24, LS_000001c311fb7630_0_28;
L_000001c311fb7630 .concat [ 16 16 0 0], LS_000001c311fb7630_1_0, LS_000001c311fb7630_1_4;
L_000001c311fb6cd0 .part L_000001c311fb4f70, 1, 1;
LS_000001c311fb6e10_0_0 .concat [ 1 1 1 1], L_000001c311fb6cd0, L_000001c311fb6cd0, L_000001c311fb6cd0, L_000001c311fb6cd0;
LS_000001c311fb6e10_0_4 .concat [ 1 1 1 1], L_000001c311fb6cd0, L_000001c311fb6cd0, L_000001c311fb6cd0, L_000001c311fb6cd0;
LS_000001c311fb6e10_0_8 .concat [ 1 1 1 1], L_000001c311fb6cd0, L_000001c311fb6cd0, L_000001c311fb6cd0, L_000001c311fb6cd0;
LS_000001c311fb6e10_0_12 .concat [ 1 1 1 1], L_000001c311fb6cd0, L_000001c311fb6cd0, L_000001c311fb6cd0, L_000001c311fb6cd0;
LS_000001c311fb6e10_0_16 .concat [ 1 1 1 1], L_000001c311fb6cd0, L_000001c311fb6cd0, L_000001c311fb6cd0, L_000001c311fb6cd0;
LS_000001c311fb6e10_0_20 .concat [ 1 1 1 1], L_000001c311fb6cd0, L_000001c311fb6cd0, L_000001c311fb6cd0, L_000001c311fb6cd0;
LS_000001c311fb6e10_0_24 .concat [ 1 1 1 1], L_000001c311fb6cd0, L_000001c311fb6cd0, L_000001c311fb6cd0, L_000001c311fb6cd0;
LS_000001c311fb6e10_0_28 .concat [ 1 1 1 1], L_000001c311fb6cd0, L_000001c311fb6cd0, L_000001c311fb6cd0, L_000001c311fb6cd0;
LS_000001c311fb6e10_1_0 .concat [ 4 4 4 4], LS_000001c311fb6e10_0_0, LS_000001c311fb6e10_0_4, LS_000001c311fb6e10_0_8, LS_000001c311fb6e10_0_12;
LS_000001c311fb6e10_1_4 .concat [ 4 4 4 4], LS_000001c311fb6e10_0_16, LS_000001c311fb6e10_0_20, LS_000001c311fb6e10_0_24, LS_000001c311fb6e10_0_28;
L_000001c311fb6e10 .concat [ 16 16 0 0], LS_000001c311fb6e10_1_0, LS_000001c311fb6e10_1_4;
L_000001c311fb6690 .part L_000001c311fb4f70, 0, 1;
LS_000001c311fb6370_0_0 .concat [ 1 1 1 1], L_000001c311fb6690, L_000001c311fb6690, L_000001c311fb6690, L_000001c311fb6690;
LS_000001c311fb6370_0_4 .concat [ 1 1 1 1], L_000001c311fb6690, L_000001c311fb6690, L_000001c311fb6690, L_000001c311fb6690;
LS_000001c311fb6370_0_8 .concat [ 1 1 1 1], L_000001c311fb6690, L_000001c311fb6690, L_000001c311fb6690, L_000001c311fb6690;
LS_000001c311fb6370_0_12 .concat [ 1 1 1 1], L_000001c311fb6690, L_000001c311fb6690, L_000001c311fb6690, L_000001c311fb6690;
LS_000001c311fb6370_0_16 .concat [ 1 1 1 1], L_000001c311fb6690, L_000001c311fb6690, L_000001c311fb6690, L_000001c311fb6690;
LS_000001c311fb6370_0_20 .concat [ 1 1 1 1], L_000001c311fb6690, L_000001c311fb6690, L_000001c311fb6690, L_000001c311fb6690;
LS_000001c311fb6370_0_24 .concat [ 1 1 1 1], L_000001c311fb6690, L_000001c311fb6690, L_000001c311fb6690, L_000001c311fb6690;
LS_000001c311fb6370_0_28 .concat [ 1 1 1 1], L_000001c311fb6690, L_000001c311fb6690, L_000001c311fb6690, L_000001c311fb6690;
LS_000001c311fb6370_1_0 .concat [ 4 4 4 4], LS_000001c311fb6370_0_0, LS_000001c311fb6370_0_4, LS_000001c311fb6370_0_8, LS_000001c311fb6370_0_12;
LS_000001c311fb6370_1_4 .concat [ 4 4 4 4], LS_000001c311fb6370_0_16, LS_000001c311fb6370_0_20, LS_000001c311fb6370_0_24, LS_000001c311fb6370_0_28;
L_000001c311fb6370 .concat [ 16 16 0 0], LS_000001c311fb6370_1_0, LS_000001c311fb6370_1_4;
S_000001c311f7a480 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001c311f7aac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c311fba630 .functor AND 32, L_000001c311fb7db0, L_000001c311fb5fb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c311f7dcf0_0 .net "in1", 31 0, L_000001c311fb7db0;  1 drivers
v000001c311f7eab0_0 .net "in2", 31 0, L_000001c311fb5fb0;  1 drivers
v000001c311f7dd90_0 .net "out", 31 0, L_000001c311fba630;  alias, 1 drivers
S_000001c311f7ade0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001c311f7aac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c311fba550 .functor AND 32, L_000001c311fb6870, L_000001c311fb5dd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c311f7ded0_0 .net "in1", 31 0, L_000001c311fb6870;  1 drivers
v000001c311f7e510_0 .net "in2", 31 0, L_000001c311fb5dd0;  1 drivers
v000001c311f7e0b0_0 .net "out", 31 0, L_000001c311fba550;  alias, 1 drivers
S_000001c311f7a930 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001c311f7aac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c31201f0d0 .functor AND 32, L_000001c311fb6230, L_000001c311fb7630, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c311f7d9d0_0 .net "in1", 31 0, L_000001c311fb6230;  1 drivers
v000001c311f7d7f0_0 .net "in2", 31 0, L_000001c311fb7630;  1 drivers
v000001c311f7e010_0 .net "out", 31 0, L_000001c31201f0d0;  alias, 1 drivers
S_000001c311f79fd0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001c311f7aac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c31201edc0 .functor AND 32, L_000001c311fb6e10, L_000001c311fb6370, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c311f7e5b0_0 .net "in1", 31 0, L_000001c311fb6e10;  1 drivers
v000001c311f7e650_0 .net "in2", 31 0, L_000001c311fb6370;  1 drivers
v000001c311f7e6f0_0 .net "out", 31 0, L_000001c31201edc0;  alias, 1 drivers
S_000001c311f7a160 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001c311d39b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001c311ef6a20 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001c31201de70 .functor NOT 1, L_000001c311fb76d0, C4<0>, C4<0>, C4<0>;
L_000001c31201e570 .functor NOT 1, L_000001c311fb7770, C4<0>, C4<0>, C4<0>;
L_000001c31201e1f0 .functor NOT 1, L_000001c311fb7090, C4<0>, C4<0>, C4<0>;
L_000001c31201eff0 .functor NOT 1, L_000001c311fb6190, C4<0>, C4<0>, C4<0>;
L_000001c31201dd90 .functor AND 32, L_000001c31201eab0, v000001c311f831d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c31201ee30 .functor AND 32, L_000001c31201ea40, L_000001c31203b0b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c31201dcb0 .functor OR 32, L_000001c31201dd90, L_000001c31201ee30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c31201daf0 .functor AND 32, L_000001c31201d9a0, v000001c311f71a50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c31201dee0 .functor OR 32, L_000001c31201dcb0, L_000001c31201daf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c31201de00 .functor AND 32, L_000001c31201d540, L_000001c311fb6910, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c31201d5b0 .functor OR 32, L_000001c31201dee0, L_000001c31201de00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c311f7bdb0_0 .net *"_ivl_1", 0 0, L_000001c311fb76d0;  1 drivers
v000001c311f7c850_0 .net *"_ivl_13", 0 0, L_000001c311fb7090;  1 drivers
v000001c311f7d6b0_0 .net *"_ivl_14", 0 0, L_000001c31201e1f0;  1 drivers
v000001c311f7aff0_0 .net *"_ivl_19", 0 0, L_000001c311fb6f50;  1 drivers
v000001c311f7be50_0 .net *"_ivl_2", 0 0, L_000001c31201de70;  1 drivers
v000001c311f7b3b0_0 .net *"_ivl_23", 0 0, L_000001c311fb5c90;  1 drivers
v000001c311f7c8f0_0 .net *"_ivl_27", 0 0, L_000001c311fb6190;  1 drivers
v000001c311f7bef0_0 .net *"_ivl_28", 0 0, L_000001c31201eff0;  1 drivers
v000001c311f7b4f0_0 .net *"_ivl_33", 0 0, L_000001c311fb5790;  1 drivers
v000001c311f7b130_0 .net *"_ivl_37", 0 0, L_000001c311fb6550;  1 drivers
v000001c311f7b630_0 .net *"_ivl_40", 31 0, L_000001c31201dd90;  1 drivers
v000001c311f7bf90_0 .net *"_ivl_42", 31 0, L_000001c31201ee30;  1 drivers
v000001c311f7c990_0 .net *"_ivl_44", 31 0, L_000001c31201dcb0;  1 drivers
v000001c311f7c030_0 .net *"_ivl_46", 31 0, L_000001c31201daf0;  1 drivers
v000001c311f7b6d0_0 .net *"_ivl_48", 31 0, L_000001c31201dee0;  1 drivers
v000001c311f7c2b0_0 .net *"_ivl_50", 31 0, L_000001c31201de00;  1 drivers
v000001c311f7c0d0_0 .net *"_ivl_7", 0 0, L_000001c311fb7770;  1 drivers
v000001c311f7c170_0 .net *"_ivl_8", 0 0, L_000001c31201e570;  1 drivers
v000001c311f7ca30_0 .net "ina", 31 0, v000001c311f831d0_0;  alias, 1 drivers
v000001c311f7c210_0 .net "inb", 31 0, L_000001c31203b0b0;  alias, 1 drivers
v000001c311f7cad0_0 .net "inc", 31 0, v000001c311f71a50_0;  alias, 1 drivers
v000001c311f7cc10_0 .net "ind", 31 0, L_000001c311fb6910;  alias, 1 drivers
v000001c311f7ccb0_0 .net "out", 31 0, L_000001c31201d5b0;  alias, 1 drivers
v000001c311f7ce90_0 .net "s0", 31 0, L_000001c31201eab0;  1 drivers
v000001c311f7cfd0_0 .net "s1", 31 0, L_000001c31201ea40;  1 drivers
v000001c311f7d110_0 .net "s2", 31 0, L_000001c31201d9a0;  1 drivers
v000001c311f82ff0_0 .net "s3", 31 0, L_000001c31201d540;  1 drivers
v000001c311f81dd0_0 .net "sel", 1 0, L_000001c311fb3df0;  alias, 1 drivers
L_000001c311fb76d0 .part L_000001c311fb3df0, 1, 1;
LS_000001c311fb71d0_0_0 .concat [ 1 1 1 1], L_000001c31201de70, L_000001c31201de70, L_000001c31201de70, L_000001c31201de70;
LS_000001c311fb71d0_0_4 .concat [ 1 1 1 1], L_000001c31201de70, L_000001c31201de70, L_000001c31201de70, L_000001c31201de70;
LS_000001c311fb71d0_0_8 .concat [ 1 1 1 1], L_000001c31201de70, L_000001c31201de70, L_000001c31201de70, L_000001c31201de70;
LS_000001c311fb71d0_0_12 .concat [ 1 1 1 1], L_000001c31201de70, L_000001c31201de70, L_000001c31201de70, L_000001c31201de70;
LS_000001c311fb71d0_0_16 .concat [ 1 1 1 1], L_000001c31201de70, L_000001c31201de70, L_000001c31201de70, L_000001c31201de70;
LS_000001c311fb71d0_0_20 .concat [ 1 1 1 1], L_000001c31201de70, L_000001c31201de70, L_000001c31201de70, L_000001c31201de70;
LS_000001c311fb71d0_0_24 .concat [ 1 1 1 1], L_000001c31201de70, L_000001c31201de70, L_000001c31201de70, L_000001c31201de70;
LS_000001c311fb71d0_0_28 .concat [ 1 1 1 1], L_000001c31201de70, L_000001c31201de70, L_000001c31201de70, L_000001c31201de70;
LS_000001c311fb71d0_1_0 .concat [ 4 4 4 4], LS_000001c311fb71d0_0_0, LS_000001c311fb71d0_0_4, LS_000001c311fb71d0_0_8, LS_000001c311fb71d0_0_12;
LS_000001c311fb71d0_1_4 .concat [ 4 4 4 4], LS_000001c311fb71d0_0_16, LS_000001c311fb71d0_0_20, LS_000001c311fb71d0_0_24, LS_000001c311fb71d0_0_28;
L_000001c311fb71d0 .concat [ 16 16 0 0], LS_000001c311fb71d0_1_0, LS_000001c311fb71d0_1_4;
L_000001c311fb7770 .part L_000001c311fb3df0, 0, 1;
LS_000001c311fb7270_0_0 .concat [ 1 1 1 1], L_000001c31201e570, L_000001c31201e570, L_000001c31201e570, L_000001c31201e570;
LS_000001c311fb7270_0_4 .concat [ 1 1 1 1], L_000001c31201e570, L_000001c31201e570, L_000001c31201e570, L_000001c31201e570;
LS_000001c311fb7270_0_8 .concat [ 1 1 1 1], L_000001c31201e570, L_000001c31201e570, L_000001c31201e570, L_000001c31201e570;
LS_000001c311fb7270_0_12 .concat [ 1 1 1 1], L_000001c31201e570, L_000001c31201e570, L_000001c31201e570, L_000001c31201e570;
LS_000001c311fb7270_0_16 .concat [ 1 1 1 1], L_000001c31201e570, L_000001c31201e570, L_000001c31201e570, L_000001c31201e570;
LS_000001c311fb7270_0_20 .concat [ 1 1 1 1], L_000001c31201e570, L_000001c31201e570, L_000001c31201e570, L_000001c31201e570;
LS_000001c311fb7270_0_24 .concat [ 1 1 1 1], L_000001c31201e570, L_000001c31201e570, L_000001c31201e570, L_000001c31201e570;
LS_000001c311fb7270_0_28 .concat [ 1 1 1 1], L_000001c31201e570, L_000001c31201e570, L_000001c31201e570, L_000001c31201e570;
LS_000001c311fb7270_1_0 .concat [ 4 4 4 4], LS_000001c311fb7270_0_0, LS_000001c311fb7270_0_4, LS_000001c311fb7270_0_8, LS_000001c311fb7270_0_12;
LS_000001c311fb7270_1_4 .concat [ 4 4 4 4], LS_000001c311fb7270_0_16, LS_000001c311fb7270_0_20, LS_000001c311fb7270_0_24, LS_000001c311fb7270_0_28;
L_000001c311fb7270 .concat [ 16 16 0 0], LS_000001c311fb7270_1_0, LS_000001c311fb7270_1_4;
L_000001c311fb7090 .part L_000001c311fb3df0, 1, 1;
LS_000001c311fb6eb0_0_0 .concat [ 1 1 1 1], L_000001c31201e1f0, L_000001c31201e1f0, L_000001c31201e1f0, L_000001c31201e1f0;
LS_000001c311fb6eb0_0_4 .concat [ 1 1 1 1], L_000001c31201e1f0, L_000001c31201e1f0, L_000001c31201e1f0, L_000001c31201e1f0;
LS_000001c311fb6eb0_0_8 .concat [ 1 1 1 1], L_000001c31201e1f0, L_000001c31201e1f0, L_000001c31201e1f0, L_000001c31201e1f0;
LS_000001c311fb6eb0_0_12 .concat [ 1 1 1 1], L_000001c31201e1f0, L_000001c31201e1f0, L_000001c31201e1f0, L_000001c31201e1f0;
LS_000001c311fb6eb0_0_16 .concat [ 1 1 1 1], L_000001c31201e1f0, L_000001c31201e1f0, L_000001c31201e1f0, L_000001c31201e1f0;
LS_000001c311fb6eb0_0_20 .concat [ 1 1 1 1], L_000001c31201e1f0, L_000001c31201e1f0, L_000001c31201e1f0, L_000001c31201e1f0;
LS_000001c311fb6eb0_0_24 .concat [ 1 1 1 1], L_000001c31201e1f0, L_000001c31201e1f0, L_000001c31201e1f0, L_000001c31201e1f0;
LS_000001c311fb6eb0_0_28 .concat [ 1 1 1 1], L_000001c31201e1f0, L_000001c31201e1f0, L_000001c31201e1f0, L_000001c31201e1f0;
LS_000001c311fb6eb0_1_0 .concat [ 4 4 4 4], LS_000001c311fb6eb0_0_0, LS_000001c311fb6eb0_0_4, LS_000001c311fb6eb0_0_8, LS_000001c311fb6eb0_0_12;
LS_000001c311fb6eb0_1_4 .concat [ 4 4 4 4], LS_000001c311fb6eb0_0_16, LS_000001c311fb6eb0_0_20, LS_000001c311fb6eb0_0_24, LS_000001c311fb6eb0_0_28;
L_000001c311fb6eb0 .concat [ 16 16 0 0], LS_000001c311fb6eb0_1_0, LS_000001c311fb6eb0_1_4;
L_000001c311fb6f50 .part L_000001c311fb3df0, 0, 1;
LS_000001c311fb7e50_0_0 .concat [ 1 1 1 1], L_000001c311fb6f50, L_000001c311fb6f50, L_000001c311fb6f50, L_000001c311fb6f50;
LS_000001c311fb7e50_0_4 .concat [ 1 1 1 1], L_000001c311fb6f50, L_000001c311fb6f50, L_000001c311fb6f50, L_000001c311fb6f50;
LS_000001c311fb7e50_0_8 .concat [ 1 1 1 1], L_000001c311fb6f50, L_000001c311fb6f50, L_000001c311fb6f50, L_000001c311fb6f50;
LS_000001c311fb7e50_0_12 .concat [ 1 1 1 1], L_000001c311fb6f50, L_000001c311fb6f50, L_000001c311fb6f50, L_000001c311fb6f50;
LS_000001c311fb7e50_0_16 .concat [ 1 1 1 1], L_000001c311fb6f50, L_000001c311fb6f50, L_000001c311fb6f50, L_000001c311fb6f50;
LS_000001c311fb7e50_0_20 .concat [ 1 1 1 1], L_000001c311fb6f50, L_000001c311fb6f50, L_000001c311fb6f50, L_000001c311fb6f50;
LS_000001c311fb7e50_0_24 .concat [ 1 1 1 1], L_000001c311fb6f50, L_000001c311fb6f50, L_000001c311fb6f50, L_000001c311fb6f50;
LS_000001c311fb7e50_0_28 .concat [ 1 1 1 1], L_000001c311fb6f50, L_000001c311fb6f50, L_000001c311fb6f50, L_000001c311fb6f50;
LS_000001c311fb7e50_1_0 .concat [ 4 4 4 4], LS_000001c311fb7e50_0_0, LS_000001c311fb7e50_0_4, LS_000001c311fb7e50_0_8, LS_000001c311fb7e50_0_12;
LS_000001c311fb7e50_1_4 .concat [ 4 4 4 4], LS_000001c311fb7e50_0_16, LS_000001c311fb7e50_0_20, LS_000001c311fb7e50_0_24, LS_000001c311fb7e50_0_28;
L_000001c311fb7e50 .concat [ 16 16 0 0], LS_000001c311fb7e50_1_0, LS_000001c311fb7e50_1_4;
L_000001c311fb5c90 .part L_000001c311fb3df0, 1, 1;
LS_000001c311fb6ff0_0_0 .concat [ 1 1 1 1], L_000001c311fb5c90, L_000001c311fb5c90, L_000001c311fb5c90, L_000001c311fb5c90;
LS_000001c311fb6ff0_0_4 .concat [ 1 1 1 1], L_000001c311fb5c90, L_000001c311fb5c90, L_000001c311fb5c90, L_000001c311fb5c90;
LS_000001c311fb6ff0_0_8 .concat [ 1 1 1 1], L_000001c311fb5c90, L_000001c311fb5c90, L_000001c311fb5c90, L_000001c311fb5c90;
LS_000001c311fb6ff0_0_12 .concat [ 1 1 1 1], L_000001c311fb5c90, L_000001c311fb5c90, L_000001c311fb5c90, L_000001c311fb5c90;
LS_000001c311fb6ff0_0_16 .concat [ 1 1 1 1], L_000001c311fb5c90, L_000001c311fb5c90, L_000001c311fb5c90, L_000001c311fb5c90;
LS_000001c311fb6ff0_0_20 .concat [ 1 1 1 1], L_000001c311fb5c90, L_000001c311fb5c90, L_000001c311fb5c90, L_000001c311fb5c90;
LS_000001c311fb6ff0_0_24 .concat [ 1 1 1 1], L_000001c311fb5c90, L_000001c311fb5c90, L_000001c311fb5c90, L_000001c311fb5c90;
LS_000001c311fb6ff0_0_28 .concat [ 1 1 1 1], L_000001c311fb5c90, L_000001c311fb5c90, L_000001c311fb5c90, L_000001c311fb5c90;
LS_000001c311fb6ff0_1_0 .concat [ 4 4 4 4], LS_000001c311fb6ff0_0_0, LS_000001c311fb6ff0_0_4, LS_000001c311fb6ff0_0_8, LS_000001c311fb6ff0_0_12;
LS_000001c311fb6ff0_1_4 .concat [ 4 4 4 4], LS_000001c311fb6ff0_0_16, LS_000001c311fb6ff0_0_20, LS_000001c311fb6ff0_0_24, LS_000001c311fb6ff0_0_28;
L_000001c311fb6ff0 .concat [ 16 16 0 0], LS_000001c311fb6ff0_1_0, LS_000001c311fb6ff0_1_4;
L_000001c311fb6190 .part L_000001c311fb3df0, 0, 1;
LS_000001c311fb7130_0_0 .concat [ 1 1 1 1], L_000001c31201eff0, L_000001c31201eff0, L_000001c31201eff0, L_000001c31201eff0;
LS_000001c311fb7130_0_4 .concat [ 1 1 1 1], L_000001c31201eff0, L_000001c31201eff0, L_000001c31201eff0, L_000001c31201eff0;
LS_000001c311fb7130_0_8 .concat [ 1 1 1 1], L_000001c31201eff0, L_000001c31201eff0, L_000001c31201eff0, L_000001c31201eff0;
LS_000001c311fb7130_0_12 .concat [ 1 1 1 1], L_000001c31201eff0, L_000001c31201eff0, L_000001c31201eff0, L_000001c31201eff0;
LS_000001c311fb7130_0_16 .concat [ 1 1 1 1], L_000001c31201eff0, L_000001c31201eff0, L_000001c31201eff0, L_000001c31201eff0;
LS_000001c311fb7130_0_20 .concat [ 1 1 1 1], L_000001c31201eff0, L_000001c31201eff0, L_000001c31201eff0, L_000001c31201eff0;
LS_000001c311fb7130_0_24 .concat [ 1 1 1 1], L_000001c31201eff0, L_000001c31201eff0, L_000001c31201eff0, L_000001c31201eff0;
LS_000001c311fb7130_0_28 .concat [ 1 1 1 1], L_000001c31201eff0, L_000001c31201eff0, L_000001c31201eff0, L_000001c31201eff0;
LS_000001c311fb7130_1_0 .concat [ 4 4 4 4], LS_000001c311fb7130_0_0, LS_000001c311fb7130_0_4, LS_000001c311fb7130_0_8, LS_000001c311fb7130_0_12;
LS_000001c311fb7130_1_4 .concat [ 4 4 4 4], LS_000001c311fb7130_0_16, LS_000001c311fb7130_0_20, LS_000001c311fb7130_0_24, LS_000001c311fb7130_0_28;
L_000001c311fb7130 .concat [ 16 16 0 0], LS_000001c311fb7130_1_0, LS_000001c311fb7130_1_4;
L_000001c311fb5790 .part L_000001c311fb3df0, 1, 1;
LS_000001c311fb6410_0_0 .concat [ 1 1 1 1], L_000001c311fb5790, L_000001c311fb5790, L_000001c311fb5790, L_000001c311fb5790;
LS_000001c311fb6410_0_4 .concat [ 1 1 1 1], L_000001c311fb5790, L_000001c311fb5790, L_000001c311fb5790, L_000001c311fb5790;
LS_000001c311fb6410_0_8 .concat [ 1 1 1 1], L_000001c311fb5790, L_000001c311fb5790, L_000001c311fb5790, L_000001c311fb5790;
LS_000001c311fb6410_0_12 .concat [ 1 1 1 1], L_000001c311fb5790, L_000001c311fb5790, L_000001c311fb5790, L_000001c311fb5790;
LS_000001c311fb6410_0_16 .concat [ 1 1 1 1], L_000001c311fb5790, L_000001c311fb5790, L_000001c311fb5790, L_000001c311fb5790;
LS_000001c311fb6410_0_20 .concat [ 1 1 1 1], L_000001c311fb5790, L_000001c311fb5790, L_000001c311fb5790, L_000001c311fb5790;
LS_000001c311fb6410_0_24 .concat [ 1 1 1 1], L_000001c311fb5790, L_000001c311fb5790, L_000001c311fb5790, L_000001c311fb5790;
LS_000001c311fb6410_0_28 .concat [ 1 1 1 1], L_000001c311fb5790, L_000001c311fb5790, L_000001c311fb5790, L_000001c311fb5790;
LS_000001c311fb6410_1_0 .concat [ 4 4 4 4], LS_000001c311fb6410_0_0, LS_000001c311fb6410_0_4, LS_000001c311fb6410_0_8, LS_000001c311fb6410_0_12;
LS_000001c311fb6410_1_4 .concat [ 4 4 4 4], LS_000001c311fb6410_0_16, LS_000001c311fb6410_0_20, LS_000001c311fb6410_0_24, LS_000001c311fb6410_0_28;
L_000001c311fb6410 .concat [ 16 16 0 0], LS_000001c311fb6410_1_0, LS_000001c311fb6410_1_4;
L_000001c311fb6550 .part L_000001c311fb3df0, 0, 1;
LS_000001c311fb5830_0_0 .concat [ 1 1 1 1], L_000001c311fb6550, L_000001c311fb6550, L_000001c311fb6550, L_000001c311fb6550;
LS_000001c311fb5830_0_4 .concat [ 1 1 1 1], L_000001c311fb6550, L_000001c311fb6550, L_000001c311fb6550, L_000001c311fb6550;
LS_000001c311fb5830_0_8 .concat [ 1 1 1 1], L_000001c311fb6550, L_000001c311fb6550, L_000001c311fb6550, L_000001c311fb6550;
LS_000001c311fb5830_0_12 .concat [ 1 1 1 1], L_000001c311fb6550, L_000001c311fb6550, L_000001c311fb6550, L_000001c311fb6550;
LS_000001c311fb5830_0_16 .concat [ 1 1 1 1], L_000001c311fb6550, L_000001c311fb6550, L_000001c311fb6550, L_000001c311fb6550;
LS_000001c311fb5830_0_20 .concat [ 1 1 1 1], L_000001c311fb6550, L_000001c311fb6550, L_000001c311fb6550, L_000001c311fb6550;
LS_000001c311fb5830_0_24 .concat [ 1 1 1 1], L_000001c311fb6550, L_000001c311fb6550, L_000001c311fb6550, L_000001c311fb6550;
LS_000001c311fb5830_0_28 .concat [ 1 1 1 1], L_000001c311fb6550, L_000001c311fb6550, L_000001c311fb6550, L_000001c311fb6550;
LS_000001c311fb5830_1_0 .concat [ 4 4 4 4], LS_000001c311fb5830_0_0, LS_000001c311fb5830_0_4, LS_000001c311fb5830_0_8, LS_000001c311fb5830_0_12;
LS_000001c311fb5830_1_4 .concat [ 4 4 4 4], LS_000001c311fb5830_0_16, LS_000001c311fb5830_0_20, LS_000001c311fb5830_0_24, LS_000001c311fb5830_0_28;
L_000001c311fb5830 .concat [ 16 16 0 0], LS_000001c311fb5830_1_0, LS_000001c311fb5830_1_4;
S_000001c311f7a610 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001c311f7a160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c31201eab0 .functor AND 32, L_000001c311fb71d0, L_000001c311fb7270, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c311f7b1d0_0 .net "in1", 31 0, L_000001c311fb71d0;  1 drivers
v000001c311f7bd10_0 .net "in2", 31 0, L_000001c311fb7270;  1 drivers
v000001c311f7bbd0_0 .net "out", 31 0, L_000001c31201eab0;  alias, 1 drivers
S_000001c311f7a2f0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001c311f7a160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c31201ea40 .functor AND 32, L_000001c311fb6eb0, L_000001c311fb7e50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c311f7b8b0_0 .net "in1", 31 0, L_000001c311fb6eb0;  1 drivers
v000001c311f7d610_0 .net "in2", 31 0, L_000001c311fb7e50;  1 drivers
v000001c311f7cdf0_0 .net "out", 31 0, L_000001c31201ea40;  alias, 1 drivers
S_000001c311f7ac50 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001c311f7a160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c31201d9a0 .functor AND 32, L_000001c311fb6ff0, L_000001c311fb7130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c311f7cf30_0 .net "in1", 31 0, L_000001c311fb6ff0;  1 drivers
v000001c311f7c670_0 .net "in2", 31 0, L_000001c311fb7130;  1 drivers
v000001c311f7d250_0 .net "out", 31 0, L_000001c31201d9a0;  alias, 1 drivers
S_000001c311f805d0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001c311f7a160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001c31201d540 .functor AND 32, L_000001c311fb6410, L_000001c311fb5830, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c311f7bc70_0 .net "in1", 31 0, L_000001c311fb6410;  1 drivers
v000001c311f7b9f0_0 .net "in2", 31 0, L_000001c311fb5830;  1 drivers
v000001c311f7c7b0_0 .net "out", 31 0, L_000001c31201d540;  alias, 1 drivers
S_000001c311f80c10 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001c311d49fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001c311f84fc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c311f84ff8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c311f85030 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c311f85068 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c311f850a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c311f850d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c311f85110 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c311f85148 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c311f85180 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c311f851b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c311f851f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c311f85228 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c311f85260 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c311f85298 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c311f852d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c311f85308 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c311f85340 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c311f85378 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c311f853b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c311f853e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c311f85420 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c311f85458 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c311f85490 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c311f854c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c311f85500 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c311f81970_0 .var "EX1_PC", 31 0;
v000001c311f81bf0_0 .var "EX1_PFC", 31 0;
v000001c311f82550_0 .var "EX1_forward_to_B", 31 0;
v000001c311f81fb0_0 .var "EX1_is_beq", 0 0;
v000001c311f83770_0 .var "EX1_is_bne", 0 0;
v000001c311f81510_0 .var "EX1_is_jal", 0 0;
v000001c311f818d0_0 .var "EX1_is_jr", 0 0;
v000001c311f81a10_0 .var "EX1_is_oper2_immed", 0 0;
v000001c311f81e70_0 .var "EX1_memread", 0 0;
v000001c311f81f10_0 .var "EX1_memwrite", 0 0;
v000001c311f81010_0 .var "EX1_opcode", 11 0;
v000001c311f82c30_0 .var "EX1_predicted", 0 0;
v000001c311f811f0_0 .var "EX1_rd_ind", 4 0;
v000001c311f82370_0 .var "EX1_rd_indzero", 0 0;
v000001c311f83590_0 .var "EX1_regwrite", 0 0;
v000001c311f82050_0 .var "EX1_rs1", 31 0;
v000001c311f81ab0_0 .var "EX1_rs1_ind", 4 0;
v000001c311f831d0_0 .var "EX1_rs2", 31 0;
v000001c311f83270_0 .var "EX1_rs2_ind", 4 0;
v000001c311f81290_0 .net "FLUSH", 0 0, v000001c311f8b8e0_0;  alias, 1 drivers
v000001c311f82b90_0 .net "ID_PC", 31 0, v000001c311f89fe0_0;  alias, 1 drivers
v000001c311f820f0_0 .net "ID_PFC_to_EX", 31 0, L_000001c311fb3490;  alias, 1 drivers
v000001c311f82cd0_0 .net "ID_forward_to_B", 31 0, L_000001c311fb3fd0;  alias, 1 drivers
v000001c311f815b0_0 .net "ID_is_beq", 0 0, L_000001c311fb56f0;  alias, 1 drivers
v000001c311f83310_0 .net "ID_is_bne", 0 0, L_000001c311fb38f0;  alias, 1 drivers
v000001c311f82190_0 .net "ID_is_jal", 0 0, L_000001c311fb5e70;  alias, 1 drivers
v000001c311f81c90_0 .net "ID_is_jr", 0 0, L_000001c311fb3990;  alias, 1 drivers
v000001c311f833b0_0 .net "ID_is_oper2_immed", 0 0, L_000001c311fb94b0;  alias, 1 drivers
v000001c311f82870_0 .net "ID_memread", 0 0, L_000001c311fb7ef0;  alias, 1 drivers
v000001c311f83450_0 .net "ID_memwrite", 0 0, L_000001c311fb5a10;  alias, 1 drivers
v000001c311f836d0_0 .net "ID_opcode", 11 0, v000001c311fa3f40_0;  alias, 1 drivers
v000001c311f81b50_0 .net "ID_predicted", 0 0, v000001c311f8bde0_0;  alias, 1 drivers
v000001c311f81650_0 .net "ID_rd_ind", 4 0, v000001c311fa46c0_0;  alias, 1 drivers
v000001c311f810b0_0 .net "ID_rd_indzero", 0 0, L_000001c311fb62d0;  1 drivers
v000001c311f82230_0 .net "ID_regwrite", 0 0, L_000001c311fb69b0;  alias, 1 drivers
v000001c311f822d0_0 .net "ID_rs1", 31 0, v000001c311f86c00_0;  alias, 1 drivers
v000001c311f82410_0 .net "ID_rs1_ind", 4 0, v000001c311fa41c0_0;  alias, 1 drivers
v000001c311f81150_0 .net "ID_rs2", 31 0, v000001c311f86ca0_0;  alias, 1 drivers
v000001c311f81330_0 .net "ID_rs2_ind", 4 0, v000001c311fa23c0_0;  alias, 1 drivers
v000001c311f824b0_0 .net "clk", 0 0, L_000001c311fb93d0;  1 drivers
v000001c311f813d0_0 .net "rst", 0 0, v000001c311fb2590_0;  alias, 1 drivers
E_000001c311ef71e0 .event posedge, v000001c311f72bd0_0, v000001c311f824b0_0;
S_000001c311f7f4a0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001c311d49fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001c311f85540 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c311f85578 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c311f855b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c311f855e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c311f85620 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c311f85658 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c311f85690 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c311f856c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c311f85700 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c311f85738 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c311f85770 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c311f857a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c311f857e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c311f85818 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c311f85850 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c311f85888 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c311f858c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c311f858f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c311f85930 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c311f85968 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c311f859a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c311f859d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c311f85a10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c311f85a48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c311f85a80 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c311f825f0_0 .net "EX1_ALU_OPER1", 31 0, L_000001c311fba470;  alias, 1 drivers
v000001c311f816f0_0 .net "EX1_ALU_OPER2", 31 0, L_000001c31201ec70;  alias, 1 drivers
v000001c311f82690_0 .net "EX1_PC", 31 0, v000001c311f81970_0;  alias, 1 drivers
v000001c311f82910_0 .net "EX1_PFC_to_IF", 31 0, L_000001c311fb65f0;  alias, 1 drivers
v000001c311f829b0_0 .net "EX1_forward_to_B", 31 0, v000001c311f82550_0;  alias, 1 drivers
v000001c311f84d50_0 .net "EX1_is_beq", 0 0, v000001c311f81fb0_0;  alias, 1 drivers
v000001c311f848f0_0 .net "EX1_is_bne", 0 0, v000001c311f83770_0;  alias, 1 drivers
v000001c311f84ad0_0 .net "EX1_is_jal", 0 0, v000001c311f81510_0;  alias, 1 drivers
v000001c311f84990_0 .net "EX1_is_jr", 0 0, v000001c311f818d0_0;  alias, 1 drivers
v000001c311f843f0_0 .net "EX1_is_oper2_immed", 0 0, v000001c311f81a10_0;  alias, 1 drivers
v000001c311f84cb0_0 .net "EX1_memread", 0 0, v000001c311f81e70_0;  alias, 1 drivers
v000001c311f84710_0 .net "EX1_memwrite", 0 0, v000001c311f81f10_0;  alias, 1 drivers
v000001c311f84210_0 .net "EX1_opcode", 11 0, v000001c311f81010_0;  alias, 1 drivers
v000001c311f84a30_0 .net "EX1_predicted", 0 0, v000001c311f82c30_0;  alias, 1 drivers
v000001c311f83bd0_0 .net "EX1_rd_ind", 4 0, v000001c311f811f0_0;  alias, 1 drivers
v000001c311f838b0_0 .net "EX1_rd_indzero", 0 0, v000001c311f82370_0;  alias, 1 drivers
v000001c311f84b70_0 .net "EX1_regwrite", 0 0, v000001c311f83590_0;  alias, 1 drivers
v000001c311f84df0_0 .net "EX1_rs1", 31 0, v000001c311f82050_0;  alias, 1 drivers
v000001c311f84e90_0 .net "EX1_rs1_ind", 4 0, v000001c311f81ab0_0;  alias, 1 drivers
v000001c311f84c10_0 .net "EX1_rs2_ind", 4 0, v000001c311f83270_0;  alias, 1 drivers
v000001c311f83f90_0 .net "EX1_rs2_out", 31 0, L_000001c31201d5b0;  alias, 1 drivers
v000001c311f83810_0 .var "EX2_ALU_OPER1", 31 0;
v000001c311f84850_0 .var "EX2_ALU_OPER2", 31 0;
v000001c311f84030_0 .var "EX2_PC", 31 0;
v000001c311f83950_0 .var "EX2_PFC_to_IF", 31 0;
v000001c311f839f0_0 .var "EX2_forward_to_B", 31 0;
v000001c311f840d0_0 .var "EX2_is_beq", 0 0;
v000001c311f83a90_0 .var "EX2_is_bne", 0 0;
v000001c311f83e50_0 .var "EX2_is_jal", 0 0;
v000001c311f83b30_0 .var "EX2_is_jr", 0 0;
v000001c311f83c70_0 .var "EX2_is_oper2_immed", 0 0;
v000001c311f84170_0 .var "EX2_memread", 0 0;
v000001c311f83d10_0 .var "EX2_memwrite", 0 0;
v000001c311f845d0_0 .var "EX2_opcode", 11 0;
v000001c311f84670_0 .var "EX2_predicted", 0 0;
v000001c311f83ef0_0 .var "EX2_rd_ind", 4 0;
v000001c311f83db0_0 .var "EX2_rd_indzero", 0 0;
v000001c311f84490_0 .var "EX2_regwrite", 0 0;
v000001c311f842b0_0 .var "EX2_rs1", 31 0;
v000001c311f84350_0 .var "EX2_rs1_ind", 4 0;
v000001c311f84530_0 .var "EX2_rs2_ind", 4 0;
v000001c311f847b0_0 .var "EX2_rs2_out", 31 0;
v000001c311f8b840_0 .net "FLUSH", 0 0, v000001c311f8cd80_0;  alias, 1 drivers
v000001c311f8bc00_0 .net "clk", 0 0, L_000001c31201dbd0;  1 drivers
v000001c311f8bac0_0 .net "rst", 0 0, v000001c311fb2590_0;  alias, 1 drivers
E_000001c311ef7760 .event posedge, v000001c311f72bd0_0, v000001c311f8bc00_0;
S_000001c311f7ff90 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001c311d49fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001c311f8dad0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c311f8db08 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c311f8db40 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c311f8db78 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c311f8dbb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c311f8dbe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c311f8dc20 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c311f8dc58 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c311f8dc90 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c311f8dcc8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c311f8dd00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c311f8dd38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c311f8dd70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c311f8dda8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c311f8dde0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c311f8de18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c311f8de50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c311f8de88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c311f8dec0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c311f8def8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c311f8df30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c311f8df68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c311f8dfa0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c311f8dfd8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c311f8e010 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c311fba160 .functor OR 1, L_000001c311fb56f0, L_000001c311fb38f0, C4<0>, C4<0>;
L_000001c311fb8870 .functor AND 1, L_000001c311fba160, L_000001c311fb9360, C4<1>, C4<1>;
L_000001c311fb9a60 .functor OR 1, L_000001c311fb56f0, L_000001c311fb38f0, C4<0>, C4<0>;
L_000001c311fb9600 .functor AND 1, L_000001c311fb9a60, L_000001c311fb9360, C4<1>, C4<1>;
L_000001c311fb88e0 .functor OR 1, L_000001c311fb56f0, L_000001c311fb38f0, C4<0>, C4<0>;
L_000001c311fb8f70 .functor AND 1, L_000001c311fb88e0, v000001c311f8bde0_0, C4<1>, C4<1>;
v000001c311f8a120_0 .net "EX1_memread", 0 0, v000001c311f81e70_0;  alias, 1 drivers
v000001c311f892c0_0 .net "EX1_opcode", 11 0, v000001c311f81010_0;  alias, 1 drivers
v000001c311f89d60_0 .net "EX1_rd_ind", 4 0, v000001c311f811f0_0;  alias, 1 drivers
v000001c311f88820_0 .net "EX1_rd_indzero", 0 0, v000001c311f82370_0;  alias, 1 drivers
v000001c311f895e0_0 .net "EX2_memread", 0 0, v000001c311f84170_0;  alias, 1 drivers
v000001c311f8a4e0_0 .net "EX2_opcode", 11 0, v000001c311f845d0_0;  alias, 1 drivers
v000001c311f88d20_0 .net "EX2_rd_ind", 4 0, v000001c311f83ef0_0;  alias, 1 drivers
v000001c311f8a1c0_0 .net "EX2_rd_indzero", 0 0, v000001c311f83db0_0;  alias, 1 drivers
v000001c311f89680_0 .net "ID_EX1_flush", 0 0, v000001c311f8b8e0_0;  alias, 1 drivers
v000001c311f8a260_0 .net "ID_EX2_flush", 0 0, v000001c311f8cd80_0;  alias, 1 drivers
v000001c311f8a080_0 .net "ID_is_beq", 0 0, L_000001c311fb56f0;  alias, 1 drivers
v000001c311f88fa0_0 .net "ID_is_bne", 0 0, L_000001c311fb38f0;  alias, 1 drivers
v000001c311f8a300_0 .net "ID_is_j", 0 0, L_000001c311fb6050;  alias, 1 drivers
v000001c311f88640_0 .net "ID_is_jal", 0 0, L_000001c311fb5e70;  alias, 1 drivers
v000001c311f89e00_0 .net "ID_is_jr", 0 0, L_000001c311fb3990;  alias, 1 drivers
v000001c311f89540_0 .net "ID_opcode", 11 0, v000001c311fa3f40_0;  alias, 1 drivers
v000001c311f88b40_0 .net "ID_rs1_ind", 4 0, v000001c311fa41c0_0;  alias, 1 drivers
v000001c311f88dc0_0 .net "ID_rs2_ind", 4 0, v000001c311fa23c0_0;  alias, 1 drivers
v000001c311f89c20_0 .net "IF_ID_flush", 0 0, v000001c311f8d640_0;  alias, 1 drivers
v000001c311f89720_0 .net "IF_ID_write", 0 0, v000001c311f8d820_0;  alias, 1 drivers
v000001c311f8a580_0 .net "PC_src", 2 0, L_000001c311fb47f0;  alias, 1 drivers
v000001c311f89220_0 .net "PFC_to_EX", 31 0, L_000001c311fb3490;  alias, 1 drivers
v000001c311f88780_0 .net "PFC_to_IF", 31 0, L_000001c311fb33f0;  alias, 1 drivers
v000001c311f8a6c0_0 .net "WB_rd_ind", 4 0, v000001c311fa66a0_0;  alias, 1 drivers
v000001c311f89180_0 .net "Wrong_prediction", 0 0, L_000001c31201f300;  alias, 1 drivers
v000001c311f88aa0_0 .net *"_ivl_11", 0 0, L_000001c311fb9600;  1 drivers
v000001c311f8a3a0_0 .net *"_ivl_13", 9 0, L_000001c311fb3210;  1 drivers
v000001c311f89cc0_0 .net *"_ivl_15", 9 0, L_000001c311fb41b0;  1 drivers
v000001c311f89360_0 .net *"_ivl_16", 9 0, L_000001c311fb46b0;  1 drivers
v000001c311f8a440_0 .net *"_ivl_19", 9 0, L_000001c311fb32b0;  1 drivers
v000001c311f899a0_0 .net *"_ivl_20", 9 0, L_000001c311fb4070;  1 drivers
v000001c311f88be0_0 .net *"_ivl_25", 0 0, L_000001c311fb88e0;  1 drivers
v000001c311f88460_0 .net *"_ivl_27", 0 0, L_000001c311fb8f70;  1 drivers
v000001c311f886e0_0 .net *"_ivl_29", 9 0, L_000001c311fb5330;  1 drivers
v000001c311f888c0_0 .net *"_ivl_3", 0 0, L_000001c311fba160;  1 drivers
L_000001c311fd01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001c311f8a620_0 .net/2u *"_ivl_30", 9 0, L_000001c311fd01f0;  1 drivers
v000001c311f8a760_0 .net *"_ivl_32", 9 0, L_000001c311fb5150;  1 drivers
v000001c311f8a800_0 .net *"_ivl_35", 9 0, L_000001c311fb4890;  1 drivers
v000001c311f8a8a0_0 .net *"_ivl_37", 9 0, L_000001c311fb42f0;  1 drivers
v000001c311f88f00_0 .net *"_ivl_38", 9 0, L_000001c311fb37b0;  1 drivers
v000001c311f88320_0 .net *"_ivl_40", 9 0, L_000001c311fb3cb0;  1 drivers
L_000001c311fd0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c311f883c0_0 .net/2s *"_ivl_45", 21 0, L_000001c311fd0238;  1 drivers
L_000001c311fd0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c311f89040_0 .net/2s *"_ivl_50", 21 0, L_000001c311fd0280;  1 drivers
v000001c311f8a940_0 .net *"_ivl_9", 0 0, L_000001c311fb9a60;  1 drivers
v000001c311f890e0_0 .net "clk", 0 0, L_000001c311ef0210;  alias, 1 drivers
v000001c311f88500_0 .net "forward_to_B", 31 0, L_000001c311fb3fd0;  alias, 1 drivers
v000001c311f8a9e0_0 .net "imm", 31 0, v000001c311f88280_0;  1 drivers
v000001c311f89ea0_0 .net "inst", 31 0, v000001c311f89b80_0;  alias, 1 drivers
v000001c311f89f40_0 .net "is_branch_and_taken", 0 0, L_000001c311fb8870;  alias, 1 drivers
v000001c311f8aa80_0 .net "is_oper2_immed", 0 0, L_000001c311fb94b0;  alias, 1 drivers
v000001c311f89ae0_0 .net "mem_read", 0 0, L_000001c311fb7ef0;  alias, 1 drivers
v000001c311f885a0_0 .net "mem_write", 0 0, L_000001c311fb5a10;  alias, 1 drivers
v000001c311f89400_0 .net "pc", 31 0, v000001c311f89fe0_0;  alias, 1 drivers
v000001c311f88960_0 .net "pc_write", 0 0, v000001c311f8d3c0_0;  alias, 1 drivers
v000001c311f894a0_0 .net "predicted", 0 0, L_000001c311fb9360;  1 drivers
v000001c311f897c0_0 .net "predicted_to_EX", 0 0, v000001c311f8bde0_0;  alias, 1 drivers
v000001c311f89860_0 .net "reg_write", 0 0, L_000001c311fb69b0;  alias, 1 drivers
v000001c311f88a00_0 .net "reg_write_from_wb", 0 0, v000001c311fa4da0_0;  alias, 1 drivers
v000001c311f88c80_0 .net "rs1", 31 0, v000001c311f86c00_0;  alias, 1 drivers
v000001c311f89900_0 .net "rs2", 31 0, v000001c311f86ca0_0;  alias, 1 drivers
v000001c311f88e60_0 .net "rst", 0 0, v000001c311fb2590_0;  alias, 1 drivers
v000001c311f89a40_0 .net "wr_reg_data", 31 0, L_000001c31203b0b0;  alias, 1 drivers
L_000001c311fb3fd0 .functor MUXZ 32, v000001c311f86ca0_0, v000001c311f88280_0, L_000001c311fb94b0, C4<>;
L_000001c311fb3210 .part v000001c311f89fe0_0, 0, 10;
L_000001c311fb41b0 .part v000001c311f89b80_0, 0, 10;
L_000001c311fb46b0 .arith/sum 10, L_000001c311fb3210, L_000001c311fb41b0;
L_000001c311fb32b0 .part v000001c311f89b80_0, 0, 10;
L_000001c311fb4070 .functor MUXZ 10, L_000001c311fb32b0, L_000001c311fb46b0, L_000001c311fb9600, C4<>;
L_000001c311fb5330 .part v000001c311f89fe0_0, 0, 10;
L_000001c311fb5150 .arith/sum 10, L_000001c311fb5330, L_000001c311fd01f0;
L_000001c311fb4890 .part v000001c311f89fe0_0, 0, 10;
L_000001c311fb42f0 .part v000001c311f89b80_0, 0, 10;
L_000001c311fb37b0 .arith/sum 10, L_000001c311fb4890, L_000001c311fb42f0;
L_000001c311fb3cb0 .functor MUXZ 10, L_000001c311fb37b0, L_000001c311fb5150, L_000001c311fb8f70, C4<>;
L_000001c311fb33f0 .concat8 [ 10 22 0 0], L_000001c311fb4070, L_000001c311fd0238;
L_000001c311fb3490 .concat8 [ 10 22 0 0], L_000001c311fb3cb0, L_000001c311fd0280;
S_000001c311f80760 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001c311f7ff90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001c311f8e050 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c311f8e088 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c311f8e0c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c311f8e0f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c311f8e130 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c311f8e168 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c311f8e1a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c311f8e1d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c311f8e210 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c311f8e248 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c311f8e280 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c311f8e2b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c311f8e2f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c311f8e328 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c311f8e360 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c311f8e398 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c311f8e3d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c311f8e408 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c311f8e440 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c311f8e478 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c311f8e4b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c311f8e4e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c311f8e520 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c311f8e558 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c311f8e590 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c311fb8aa0 .functor OR 1, L_000001c311fb9360, L_000001c311fb4570, C4<0>, C4<0>;
L_000001c311fb8fe0 .functor OR 1, L_000001c311fb8aa0, L_000001c311fb49d0, C4<0>, C4<0>;
v000001c311f8b3e0_0 .net "EX1_opcode", 11 0, v000001c311f81010_0;  alias, 1 drivers
v000001c311f8ca60_0 .net "EX2_opcode", 11 0, v000001c311f845d0_0;  alias, 1 drivers
v000001c311f8ae40_0 .net "ID_opcode", 11 0, v000001c311fa3f40_0;  alias, 1 drivers
v000001c311f8b480_0 .net "PC_src", 2 0, L_000001c311fb47f0;  alias, 1 drivers
v000001c311f8be80_0 .net "Wrong_prediction", 0 0, L_000001c31201f300;  alias, 1 drivers
L_000001c311fd03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001c311f8d280_0 .net/2u *"_ivl_0", 2 0, L_000001c311fd03e8;  1 drivers
v000001c311f8c740_0 .net *"_ivl_10", 0 0, L_000001c311fb3530;  1 drivers
L_000001c311fd0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001c311f8ada0_0 .net/2u *"_ivl_12", 2 0, L_000001c311fd0508;  1 drivers
L_000001c311fd0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001c311f8bf20_0 .net/2u *"_ivl_14", 11 0, L_000001c311fd0550;  1 drivers
v000001c311f8bfc0_0 .net *"_ivl_16", 0 0, L_000001c311fb4570;  1 drivers
v000001c311f8c060_0 .net *"_ivl_19", 0 0, L_000001c311fb8aa0;  1 drivers
L_000001c311fd0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001c311f8aee0_0 .net/2u *"_ivl_2", 11 0, L_000001c311fd0430;  1 drivers
L_000001c311fd0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001c311f8b660_0 .net/2u *"_ivl_20", 11 0, L_000001c311fd0598;  1 drivers
v000001c311f8c7e0_0 .net *"_ivl_22", 0 0, L_000001c311fb49d0;  1 drivers
v000001c311f8c880_0 .net *"_ivl_25", 0 0, L_000001c311fb8fe0;  1 drivers
L_000001c311fd05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001c311f8b700_0 .net/2u *"_ivl_26", 2 0, L_000001c311fd05e0;  1 drivers
L_000001c311fd0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c311f8c380_0 .net/2u *"_ivl_28", 2 0, L_000001c311fd0628;  1 drivers
v000001c311f8ce20_0 .net *"_ivl_30", 2 0, L_000001c311fb35d0;  1 drivers
v000001c311f8ac60_0 .net *"_ivl_32", 2 0, L_000001c311fb4610;  1 drivers
v000001c311f8ad00_0 .net *"_ivl_34", 2 0, L_000001c311fb3ad0;  1 drivers
v000001c311f8c100_0 .net *"_ivl_4", 0 0, L_000001c311fb4750;  1 drivers
L_000001c311fd0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001c311f8af80_0 .net/2u *"_ivl_6", 2 0, L_000001c311fd0478;  1 drivers
L_000001c311fd04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001c311f8c1a0_0 .net/2u *"_ivl_8", 11 0, L_000001c311fd04c0;  1 drivers
v000001c311f8b520_0 .net "clk", 0 0, L_000001c311ef0210;  alias, 1 drivers
v000001c311f8b020_0 .net "predicted", 0 0, L_000001c311fb9360;  alias, 1 drivers
v000001c311f8b7a0_0 .net "predicted_to_EX", 0 0, v000001c311f8bde0_0;  alias, 1 drivers
v000001c311f8c240_0 .net "rst", 0 0, v000001c311fb2590_0;  alias, 1 drivers
v000001c311f8cf60_0 .net "state", 1 0, v000001c311f8d0a0_0;  1 drivers
L_000001c311fb4750 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0430;
L_000001c311fb3530 .cmp/eq 12, v000001c311f81010_0, L_000001c311fd04c0;
L_000001c311fb4570 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0550;
L_000001c311fb49d0 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0598;
L_000001c311fb35d0 .functor MUXZ 3, L_000001c311fd0628, L_000001c311fd05e0, L_000001c311fb8fe0, C4<>;
L_000001c311fb4610 .functor MUXZ 3, L_000001c311fb35d0, L_000001c311fd0508, L_000001c311fb3530, C4<>;
L_000001c311fb3ad0 .functor MUXZ 3, L_000001c311fb4610, L_000001c311fd0478, L_000001c311fb4750, C4<>;
L_000001c311fb47f0 .functor MUXZ 3, L_000001c311fb3ad0, L_000001c311fd03e8, L_000001c31201f300, C4<>;
S_000001c311f80da0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001c311f80760;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001c311f8e5d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c311f8e608 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c311f8e640 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c311f8e678 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c311f8e6b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c311f8e6e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c311f8e720 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c311f8e758 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c311f8e790 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c311f8e7c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c311f8e800 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c311f8e838 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c311f8e870 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c311f8e8a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c311f8e8e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c311f8e918 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c311f8e950 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c311f8e988 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c311f8e9c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c311f8e9f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c311f8ea30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c311f8ea68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c311f8eaa0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c311f8ead8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c311f8eb10 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c311fb99f0 .functor OR 1, L_000001c311fb4110, L_000001c311fb4390, C4<0>, C4<0>;
L_000001c311fba1d0 .functor OR 1, L_000001c311fb44d0, L_000001c311fb4bb0, C4<0>, C4<0>;
L_000001c311fb92f0 .functor AND 1, L_000001c311fb99f0, L_000001c311fba1d0, C4<1>, C4<1>;
L_000001c311fb8d40 .functor NOT 1, L_000001c311fb92f0, C4<0>, C4<0>, C4<0>;
L_000001c311fb9d70 .functor OR 1, v000001c311fb2590_0, L_000001c311fb8d40, C4<0>, C4<0>;
L_000001c311fb9360 .functor NOT 1, L_000001c311fb9d70, C4<0>, C4<0>, C4<0>;
v000001c311f8c920_0 .net "EX_opcode", 11 0, v000001c311f845d0_0;  alias, 1 drivers
v000001c311f8abc0_0 .net "ID_opcode", 11 0, v000001c311fa3f40_0;  alias, 1 drivers
v000001c311f8bb60_0 .net "Wrong_prediction", 0 0, L_000001c31201f300;  alias, 1 drivers
L_000001c311fd02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001c311f8ab20_0 .net/2u *"_ivl_0", 11 0, L_000001c311fd02c8;  1 drivers
L_000001c311fd0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c311f8c560_0 .net/2u *"_ivl_10", 1 0, L_000001c311fd0358;  1 drivers
v000001c311f8b340_0 .net *"_ivl_12", 0 0, L_000001c311fb44d0;  1 drivers
L_000001c311fd03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001c311f8b2a0_0 .net/2u *"_ivl_14", 1 0, L_000001c311fd03a0;  1 drivers
v000001c311f8c420_0 .net *"_ivl_16", 0 0, L_000001c311fb4bb0;  1 drivers
v000001c311f8bd40_0 .net *"_ivl_19", 0 0, L_000001c311fba1d0;  1 drivers
v000001c311f8b200_0 .net *"_ivl_2", 0 0, L_000001c311fb4110;  1 drivers
v000001c311f8ba20_0 .net *"_ivl_21", 0 0, L_000001c311fb92f0;  1 drivers
v000001c311f8c600_0 .net *"_ivl_22", 0 0, L_000001c311fb8d40;  1 drivers
v000001c311f8c2e0_0 .net *"_ivl_25", 0 0, L_000001c311fb9d70;  1 drivers
L_000001c311fd0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001c311f8b0c0_0 .net/2u *"_ivl_4", 11 0, L_000001c311fd0310;  1 drivers
v000001c311f8c9c0_0 .net *"_ivl_6", 0 0, L_000001c311fb4390;  1 drivers
v000001c311f8bca0_0 .net *"_ivl_9", 0 0, L_000001c311fb99f0;  1 drivers
v000001c311f8d140_0 .net "clk", 0 0, L_000001c311ef0210;  alias, 1 drivers
v000001c311f8c6a0_0 .net "predicted", 0 0, L_000001c311fb9360;  alias, 1 drivers
v000001c311f8bde0_0 .var "predicted_to_EX", 0 0;
v000001c311f8c4c0_0 .net "rst", 0 0, v000001c311fb2590_0;  alias, 1 drivers
v000001c311f8d0a0_0 .var "state", 1 0;
E_000001c311ef6f60 .event posedge, v000001c311f8d140_0, v000001c311f72bd0_0;
L_000001c311fb4110 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd02c8;
L_000001c311fb4390 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0310;
L_000001c311fb44d0 .cmp/eq 2, v000001c311f8d0a0_0, L_000001c311fd0358;
L_000001c311fb4bb0 .cmp/eq 2, v000001c311f8d0a0_0, L_000001c311fd03a0;
S_000001c311f7fe00 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001c311f7ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001c311f98b70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c311f98ba8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c311f98be0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c311f98c18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c311f98c50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c311f98c88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c311f98cc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c311f98cf8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c311f98d30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c311f98d68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c311f98da0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c311f98dd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c311f98e10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c311f98e48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c311f98e80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c311f98eb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c311f98ef0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c311f98f28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c311f98f60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c311f98f98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c311f98fd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c311f99008 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c311f99040 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c311f99078 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c311f990b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c311f8cb00_0 .net "EX1_memread", 0 0, v000001c311f81e70_0;  alias, 1 drivers
v000001c311f8b160_0 .net "EX1_rd_ind", 4 0, v000001c311f811f0_0;  alias, 1 drivers
v000001c311f8b5c0_0 .net "EX1_rd_indzero", 0 0, v000001c311f82370_0;  alias, 1 drivers
v000001c311f8cba0_0 .net "EX2_memread", 0 0, v000001c311f84170_0;  alias, 1 drivers
v000001c311f8cc40_0 .net "EX2_rd_ind", 4 0, v000001c311f83ef0_0;  alias, 1 drivers
v000001c311f8cce0_0 .net "EX2_rd_indzero", 0 0, v000001c311f83db0_0;  alias, 1 drivers
v000001c311f8b8e0_0 .var "ID_EX1_flush", 0 0;
v000001c311f8cd80_0 .var "ID_EX2_flush", 0 0;
v000001c311f8cec0_0 .net "ID_opcode", 11 0, v000001c311fa3f40_0;  alias, 1 drivers
v000001c311f8d000_0 .net "ID_rs1_ind", 4 0, v000001c311fa41c0_0;  alias, 1 drivers
v000001c311f8b980_0 .net "ID_rs2_ind", 4 0, v000001c311fa23c0_0;  alias, 1 drivers
v000001c311f8d820_0 .var "IF_ID_Write", 0 0;
v000001c311f8d640_0 .var "IF_ID_flush", 0 0;
v000001c311f8d3c0_0 .var "PC_Write", 0 0;
v000001c311f8d8c0_0 .net "Wrong_prediction", 0 0, L_000001c31201f300;  alias, 1 drivers
E_000001c311ef77a0/0 .event anyedge, v000001c311f759c0_0, v000001c311f81e70_0, v000001c311f82370_0, v000001c311f82410_0;
E_000001c311ef77a0/1 .event anyedge, v000001c311f811f0_0, v000001c311f81330_0, v000001c311e98a10_0, v000001c311f83db0_0;
E_000001c311ef77a0/2 .event anyedge, v000001c311f719b0_0, v000001c311f836d0_0;
E_000001c311ef77a0 .event/or E_000001c311ef77a0/0, E_000001c311ef77a0/1, E_000001c311ef77a0/2;
S_000001c311f7f950 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001c311f7ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001c311f990f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c311f99128 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c311f99160 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c311f99198 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c311f991d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c311f99208 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c311f99240 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c311f99278 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c311f992b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c311f992e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c311f99320 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c311f99358 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c311f99390 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c311f993c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c311f99400 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c311f99438 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c311f99470 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c311f994a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c311f994e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c311f99518 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c311f99550 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c311f99588 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c311f995c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c311f995f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c311f99630 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001c311fb9520 .functor OR 1, L_000001c311fb53d0, L_000001c311fb4930, C4<0>, C4<0>;
L_000001c311fb9b40 .functor OR 1, L_000001c311fb9520, L_000001c311fb3670, C4<0>, C4<0>;
L_000001c311fb9fa0 .functor OR 1, L_000001c311fb9b40, L_000001c311fb3710, C4<0>, C4<0>;
L_000001c311fba010 .functor OR 1, L_000001c311fb9fa0, L_000001c311fb30d0, C4<0>, C4<0>;
L_000001c311fb8b10 .functor OR 1, L_000001c311fba010, L_000001c311fb5510, C4<0>, C4<0>;
L_000001c311fb8b80 .functor OR 1, L_000001c311fb8b10, L_000001c311fb55b0, C4<0>, C4<0>;
L_000001c311fb9ad0 .functor OR 1, L_000001c311fb8b80, L_000001c311fb5650, C4<0>, C4<0>;
L_000001c311fb94b0 .functor OR 1, L_000001c311fb9ad0, L_000001c311fb4c50, C4<0>, C4<0>;
L_000001c311fb8c60 .functor OR 1, L_000001c311fb7810, L_000001c311fb64b0, C4<0>, C4<0>;
L_000001c311fb9bb0 .functor OR 1, L_000001c311fb8c60, L_000001c311fb5ab0, C4<0>, C4<0>;
L_000001c311fb8e20 .functor OR 1, L_000001c311fb9bb0, L_000001c311fb7c70, C4<0>, C4<0>;
L_000001c311fb8f00 .functor OR 1, L_000001c311fb8e20, L_000001c311fb6c30, C4<0>, C4<0>;
v000001c311f8d5a0_0 .net "ID_opcode", 11 0, v000001c311fa3f40_0;  alias, 1 drivers
L_000001c311fd0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001c311f8da00_0 .net/2u *"_ivl_0", 11 0, L_000001c311fd0670;  1 drivers
L_000001c311fd0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001c311f8d320_0 .net/2u *"_ivl_10", 11 0, L_000001c311fd0700;  1 drivers
L_000001c311fd0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001c311f8d6e0_0 .net/2u *"_ivl_102", 11 0, L_000001c311fd0bc8;  1 drivers
L_000001c311fd0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001c311f8d460_0 .net/2u *"_ivl_106", 11 0, L_000001c311fd0c10;  1 drivers
v000001c311f8d960_0 .net *"_ivl_12", 0 0, L_000001c311fb3670;  1 drivers
v000001c311f8d780_0 .net *"_ivl_15", 0 0, L_000001c311fb9b40;  1 drivers
L_000001c311fd0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001c311f8d500_0 .net/2u *"_ivl_16", 11 0, L_000001c311fd0748;  1 drivers
v000001c311f85f80_0 .net *"_ivl_18", 0 0, L_000001c311fb3710;  1 drivers
v000001c311f87ec0_0 .net *"_ivl_2", 0 0, L_000001c311fb53d0;  1 drivers
v000001c311f87880_0 .net *"_ivl_21", 0 0, L_000001c311fb9fa0;  1 drivers
L_000001c311fd0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001c311f87920_0 .net/2u *"_ivl_22", 11 0, L_000001c311fd0790;  1 drivers
v000001c311f87ba0_0 .net *"_ivl_24", 0 0, L_000001c311fb30d0;  1 drivers
v000001c311f87240_0 .net *"_ivl_27", 0 0, L_000001c311fba010;  1 drivers
L_000001c311fd07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001c311f87560_0 .net/2u *"_ivl_28", 11 0, L_000001c311fd07d8;  1 drivers
v000001c311f879c0_0 .net *"_ivl_30", 0 0, L_000001c311fb5510;  1 drivers
v000001c311f87c40_0 .net *"_ivl_33", 0 0, L_000001c311fb8b10;  1 drivers
L_000001c311fd0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001c311f871a0_0 .net/2u *"_ivl_34", 11 0, L_000001c311fd0820;  1 drivers
v000001c311f86340_0 .net *"_ivl_36", 0 0, L_000001c311fb55b0;  1 drivers
v000001c311f85c60_0 .net *"_ivl_39", 0 0, L_000001c311fb8b80;  1 drivers
L_000001c311fd06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001c311f85ee0_0 .net/2u *"_ivl_4", 11 0, L_000001c311fd06b8;  1 drivers
L_000001c311fd0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001c311f86020_0 .net/2u *"_ivl_40", 11 0, L_000001c311fd0868;  1 drivers
v000001c311f86200_0 .net *"_ivl_42", 0 0, L_000001c311fb5650;  1 drivers
v000001c311f87a60_0 .net *"_ivl_45", 0 0, L_000001c311fb9ad0;  1 drivers
L_000001c311fd08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001c311f862a0_0 .net/2u *"_ivl_46", 11 0, L_000001c311fd08b0;  1 drivers
v000001c311f86160_0 .net *"_ivl_48", 0 0, L_000001c311fb4c50;  1 drivers
L_000001c311fd08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001c311f863e0_0 .net/2u *"_ivl_52", 11 0, L_000001c311fd08f8;  1 drivers
L_000001c311fd0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001c311f85d00_0 .net/2u *"_ivl_56", 11 0, L_000001c311fd0940;  1 drivers
v000001c311f86e80_0 .net *"_ivl_6", 0 0, L_000001c311fb4930;  1 drivers
L_000001c311fd0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001c311f85b20_0 .net/2u *"_ivl_60", 11 0, L_000001c311fd0988;  1 drivers
L_000001c311fd09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001c311f86700_0 .net/2u *"_ivl_64", 11 0, L_000001c311fd09d0;  1 drivers
L_000001c311fd0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001c311f87b00_0 .net/2u *"_ivl_68", 11 0, L_000001c311fd0a18;  1 drivers
L_000001c311fd0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001c311f85bc0_0 .net/2u *"_ivl_72", 11 0, L_000001c311fd0a60;  1 drivers
v000001c311f87ce0_0 .net *"_ivl_74", 0 0, L_000001c311fb7810;  1 drivers
L_000001c311fd0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001c311f87d80_0 .net/2u *"_ivl_76", 11 0, L_000001c311fd0aa8;  1 drivers
v000001c311f86480_0 .net *"_ivl_78", 0 0, L_000001c311fb64b0;  1 drivers
v000001c311f88000_0 .net *"_ivl_81", 0 0, L_000001c311fb8c60;  1 drivers
L_000001c311fd0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001c311f860c0_0 .net/2u *"_ivl_82", 11 0, L_000001c311fd0af0;  1 drivers
v000001c311f87e20_0 .net *"_ivl_84", 0 0, L_000001c311fb5ab0;  1 drivers
v000001c311f868e0_0 .net *"_ivl_87", 0 0, L_000001c311fb9bb0;  1 drivers
L_000001c311fd0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001c311f86520_0 .net/2u *"_ivl_88", 11 0, L_000001c311fd0b38;  1 drivers
v000001c311f86a20_0 .net *"_ivl_9", 0 0, L_000001c311fb9520;  1 drivers
v000001c311f86ac0_0 .net *"_ivl_90", 0 0, L_000001c311fb7c70;  1 drivers
v000001c311f85e40_0 .net *"_ivl_93", 0 0, L_000001c311fb8e20;  1 drivers
L_000001c311fd0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001c311f87f60_0 .net/2u *"_ivl_94", 11 0, L_000001c311fd0b80;  1 drivers
v000001c311f85da0_0 .net *"_ivl_96", 0 0, L_000001c311fb6c30;  1 drivers
v000001c311f86b60_0 .net *"_ivl_99", 0 0, L_000001c311fb8f00;  1 drivers
v000001c311f86d40_0 .net "is_beq", 0 0, L_000001c311fb56f0;  alias, 1 drivers
v000001c311f86de0_0 .net "is_bne", 0 0, L_000001c311fb38f0;  alias, 1 drivers
v000001c311f872e0_0 .net "is_j", 0 0, L_000001c311fb6050;  alias, 1 drivers
v000001c311f880a0_0 .net "is_jal", 0 0, L_000001c311fb5e70;  alias, 1 drivers
v000001c311f876a0_0 .net "is_jr", 0 0, L_000001c311fb3990;  alias, 1 drivers
v000001c311f865c0_0 .net "is_oper2_immed", 0 0, L_000001c311fb94b0;  alias, 1 drivers
v000001c311f86660_0 .net "memread", 0 0, L_000001c311fb7ef0;  alias, 1 drivers
v000001c311f88140_0 .net "memwrite", 0 0, L_000001c311fb5a10;  alias, 1 drivers
v000001c311f881e0_0 .net "regwrite", 0 0, L_000001c311fb69b0;  alias, 1 drivers
L_000001c311fb53d0 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0670;
L_000001c311fb4930 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd06b8;
L_000001c311fb3670 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0700;
L_000001c311fb3710 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0748;
L_000001c311fb30d0 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0790;
L_000001c311fb5510 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd07d8;
L_000001c311fb55b0 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0820;
L_000001c311fb5650 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0868;
L_000001c311fb4c50 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd08b0;
L_000001c311fb56f0 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd08f8;
L_000001c311fb38f0 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0940;
L_000001c311fb3990 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0988;
L_000001c311fb5e70 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd09d0;
L_000001c311fb6050 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0a18;
L_000001c311fb7810 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0a60;
L_000001c311fb64b0 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0aa8;
L_000001c311fb5ab0 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0af0;
L_000001c311fb7c70 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0b38;
L_000001c311fb6c30 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0b80;
L_000001c311fb69b0 .reduce/nor L_000001c311fb8f00;
L_000001c311fb7ef0 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0bc8;
L_000001c311fb5a10 .cmp/eq 12, v000001c311fa3f40_0, L_000001c311fd0c10;
S_000001c311f80440 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001c311f7ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001c311f99670 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c311f996a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c311f996e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c311f99718 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c311f99750 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c311f99788 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c311f997c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c311f997f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c311f99830 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c311f99868 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c311f998a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c311f998d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c311f99910 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c311f99948 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c311f99980 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c311f999b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c311f999f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c311f99a28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c311f99a60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c311f99a98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c311f99ad0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c311f99b08 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c311f99b40 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c311f99b78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c311f99bb0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c311f88280_0 .var "Immed", 31 0;
v000001c311f867a0_0 .net "Inst", 31 0, v000001c311f89b80_0;  alias, 1 drivers
v000001c311f86fc0_0 .net "opcode", 11 0, v000001c311fa3f40_0;  alias, 1 drivers
E_000001c311ef78e0 .event anyedge, v000001c311f836d0_0, v000001c311f867a0_0;
S_000001c311f7f7c0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001c311f7ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001c311f86c00_0 .var "Read_data1", 31 0;
v000001c311f86ca0_0 .var "Read_data2", 31 0;
v000001c311f86f20_0 .net "Read_reg1", 4 0, v000001c311fa41c0_0;  alias, 1 drivers
v000001c311f87060_0 .net "Read_reg2", 4 0, v000001c311fa23c0_0;  alias, 1 drivers
v000001c311f87100_0 .net "Write_data", 31 0, L_000001c31203b0b0;  alias, 1 drivers
v000001c311f87380_0 .net "Write_en", 0 0, v000001c311fa4da0_0;  alias, 1 drivers
v000001c311f877e0_0 .net "Write_reg", 4 0, v000001c311fa66a0_0;  alias, 1 drivers
v000001c311f87420_0 .net "clk", 0 0, L_000001c311ef0210;  alias, 1 drivers
v000001c311f874c0_0 .var/i "i", 31 0;
v000001c311f87600 .array "reg_file", 0 31, 31 0;
v000001c311f87740_0 .net "rst", 0 0, v000001c311fb2590_0;  alias, 1 drivers
E_000001c311ef6ba0 .event posedge, v000001c311f8d140_0;
S_000001c311f80120 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001c311f7f7c0;
 .timescale 0 0;
v000001c311f86980_0 .var/i "i", 31 0;
S_000001c311f80a80 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001c311d49fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001c311f99bf0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c311f99c28 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c311f99c60 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c311f99c98 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c311f99cd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c311f99d08 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c311f99d40 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c311f99d78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c311f99db0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c311f99de8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c311f99e20 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c311f99e58 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c311f99e90 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c311f99ec8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c311f99f00 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c311f99f38 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c311f99f70 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c311f99fa8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c311f99fe0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c311f9a018 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c311f9a050 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c311f9a088 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c311f9a0c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c311f9a0f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c311f9a130 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c311f89b80_0 .var "ID_INST", 31 0;
v000001c311f89fe0_0 .var "ID_PC", 31 0;
v000001c311fa3f40_0 .var "ID_opcode", 11 0;
v000001c311fa46c0_0 .var "ID_rd_ind", 4 0;
v000001c311fa41c0_0 .var "ID_rs1_ind", 4 0;
v000001c311fa23c0_0 .var "ID_rs2_ind", 4 0;
v000001c311fa2820_0 .net "IF_FLUSH", 0 0, v000001c311f8d640_0;  alias, 1 drivers
v000001c311fa4760_0 .net "IF_INST", 31 0, L_000001c311fb8e90;  alias, 1 drivers
v000001c311fa2dc0_0 .net "IF_PC", 31 0, v000001c311fa3e00_0;  alias, 1 drivers
v000001c311fa3540_0 .net "clk", 0 0, L_000001c311fb8a30;  1 drivers
v000001c311fa21e0_0 .net "if_id_Write", 0 0, v000001c311f8d820_0;  alias, 1 drivers
v000001c311fa2280_0 .net "rst", 0 0, v000001c311fb2590_0;  alias, 1 drivers
E_000001c311ef7020 .event posedge, v000001c311f72bd0_0, v000001c311fa3540_0;
S_000001c311f7f630 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001c311d49fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001c311fa6060_0 .net "EX1_PFC", 31 0, L_000001c311fb65f0;  alias, 1 drivers
v000001c311fa5020_0 .net "EX2_PFC", 31 0, v000001c311f83950_0;  alias, 1 drivers
v000001c311fa6420_0 .net "ID_PFC", 31 0, L_000001c311fb33f0;  alias, 1 drivers
v000001c311fa5a20_0 .net "PC_src", 2 0, L_000001c311fb47f0;  alias, 1 drivers
v000001c311fa69c0_0 .net "PC_write", 0 0, v000001c311f8d3c0_0;  alias, 1 drivers
L_000001c311fd0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c311fa64c0_0 .net/2u *"_ivl_0", 31 0, L_000001c311fd0088;  1 drivers
v000001c311fa50c0_0 .net "clk", 0 0, L_000001c311ef0210;  alias, 1 drivers
v000001c311fa5ca0_0 .net "inst", 31 0, L_000001c311fb8e90;  alias, 1 drivers
v000001c311fa5700_0 .net "inst_mem_in", 31 0, v000001c311fa3e00_0;  alias, 1 drivers
v000001c311fa6880_0 .net "pc_reg_in", 31 0, L_000001c311fb91a0;  1 drivers
v000001c311fa4a80_0 .net "rst", 0 0, v000001c311fb2590_0;  alias, 1 drivers
L_000001c311fb4b10 .arith/sum 32, v000001c311fa3e00_0, L_000001c311fd0088;
S_000001c311f7fae0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001c311f7f630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001c311fb8e90 .functor BUFZ 32, L_000001c311fb4d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c311fa2fa0_0 .net "Data_Out", 31 0, L_000001c311fb8e90;  alias, 1 drivers
v000001c311fa3cc0 .array "InstMem", 0 1023, 31 0;
v000001c311fa30e0_0 .net *"_ivl_0", 31 0, L_000001c311fb4d90;  1 drivers
v000001c311fa4120_0 .net *"_ivl_3", 9 0, L_000001c311fb3850;  1 drivers
v000001c311fa2460_0 .net *"_ivl_4", 11 0, L_000001c311fb50b0;  1 drivers
L_000001c311fd01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c311fa3400_0 .net *"_ivl_7", 1 0, L_000001c311fd01a8;  1 drivers
v000001c311fa39a0_0 .net "addr", 31 0, v000001c311fa3e00_0;  alias, 1 drivers
v000001c311fa3fe0_0 .net "clk", 0 0, L_000001c311ef0210;  alias, 1 drivers
v000001c311fa3d60_0 .var/i "i", 31 0;
L_000001c311fb4d90 .array/port v000001c311fa3cc0, L_000001c311fb50b0;
L_000001c311fb3850 .part v000001c311fa3e00_0, 0, 10;
L_000001c311fb50b0 .concat [ 10 2 0 0], L_000001c311fb3850, L_000001c311fd01a8;
S_000001c311f7eff0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001c311f7f630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001c311ef7220 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001c311fa48a0_0 .net "DataIn", 31 0, L_000001c311fb91a0;  alias, 1 drivers
v000001c311fa3e00_0 .var "DataOut", 31 0;
v000001c311fa2b40_0 .net "PC_Write", 0 0, v000001c311f8d3c0_0;  alias, 1 drivers
v000001c311fa2c80_0 .net "clk", 0 0, L_000001c311ef0210;  alias, 1 drivers
v000001c311fa34a0_0 .net "rst", 0 0, v000001c311fb2590_0;  alias, 1 drivers
S_000001c311f7fc70 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001c311f7f630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001c311ef6e20 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001c311ef1780 .functor NOT 1, L_000001c311fb3e90, C4<0>, C4<0>, C4<0>;
L_000001c311ef17f0 .functor NOT 1, L_000001c311fb3d50, C4<0>, C4<0>, C4<0>;
L_000001c311e852c0 .functor AND 1, L_000001c311ef1780, L_000001c311ef17f0, C4<1>, C4<1>;
L_000001c311e85790 .functor NOT 1, L_000001c311fb3170, C4<0>, C4<0>, C4<0>;
L_000001c311e85cd0 .functor AND 1, L_000001c311e852c0, L_000001c311e85790, C4<1>, C4<1>;
L_000001c311e85170 .functor AND 32, L_000001c311fb2f90, L_000001c311fb4b10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c311fba240 .functor NOT 1, L_000001c311fb4430, C4<0>, C4<0>, C4<0>;
L_000001c311fb9130 .functor NOT 1, L_000001c311fb5470, C4<0>, C4<0>, C4<0>;
L_000001c311fb9210 .functor AND 1, L_000001c311fba240, L_000001c311fb9130, C4<1>, C4<1>;
L_000001c311fb8950 .functor AND 1, L_000001c311fb9210, L_000001c311fb4ed0, C4<1>, C4<1>;
L_000001c311fb89c0 .functor AND 32, L_000001c311fb4cf0, L_000001c311fb33f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c311fb8db0 .functor OR 32, L_000001c311e85170, L_000001c311fb89c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c311fba320 .functor NOT 1, L_000001c311fb4250, C4<0>, C4<0>, C4<0>;
L_000001c311fba0f0 .functor AND 1, L_000001c311fba320, L_000001c311fb3b70, C4<1>, C4<1>;
L_000001c311fb96e0 .functor NOT 1, L_000001c311fb3a30, C4<0>, C4<0>, C4<0>;
L_000001c311fb8cd0 .functor AND 1, L_000001c311fba0f0, L_000001c311fb96e0, C4<1>, C4<1>;
L_000001c311fb8bf0 .functor AND 32, L_000001c311fb3350, v000001c311fa3e00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c311fb9050 .functor OR 32, L_000001c311fb8db0, L_000001c311fb8bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c311fb9440 .functor NOT 1, L_000001c311fb3f30, C4<0>, C4<0>, C4<0>;
L_000001c311fb9c90 .functor AND 1, L_000001c311fb9440, L_000001c311fb51f0, C4<1>, C4<1>;
L_000001c311fb9ec0 .functor AND 1, L_000001c311fb9c90, L_000001c311fb3c10, C4<1>, C4<1>;
L_000001c311fb9280 .functor AND 32, L_000001c311fb4e30, L_000001c311fb65f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c311fb8790 .functor OR 32, L_000001c311fb9050, L_000001c311fb9280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c311fb9830 .functor NOT 1, L_000001c311fb3030, C4<0>, C4<0>, C4<0>;
L_000001c311fb97c0 .functor AND 1, L_000001c311fb5290, L_000001c311fb9830, C4<1>, C4<1>;
L_000001c311fba2b0 .functor NOT 1, L_000001c311fb4a70, C4<0>, C4<0>, C4<0>;
L_000001c311fb9c20 .functor AND 1, L_000001c311fb97c0, L_000001c311fba2b0, C4<1>, C4<1>;
L_000001c311fb8800 .functor AND 32, L_000001c311fb5010, v000001c311f83950_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c311fb91a0 .functor OR 32, L_000001c311fb8790, L_000001c311fb8800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c311fa3040_0 .net *"_ivl_1", 0 0, L_000001c311fb3e90;  1 drivers
v000001c311fa4260_0 .net *"_ivl_11", 0 0, L_000001c311fb3170;  1 drivers
v000001c311fa3c20_0 .net *"_ivl_12", 0 0, L_000001c311e85790;  1 drivers
v000001c311fa35e0_0 .net *"_ivl_14", 0 0, L_000001c311e85cd0;  1 drivers
v000001c311fa4080_0 .net *"_ivl_16", 31 0, L_000001c311fb2f90;  1 drivers
v000001c311fa2e60_0 .net *"_ivl_18", 31 0, L_000001c311e85170;  1 drivers
v000001c311fa4300_0 .net *"_ivl_2", 0 0, L_000001c311ef1780;  1 drivers
v000001c311fa4940_0 .net *"_ivl_21", 0 0, L_000001c311fb4430;  1 drivers
v000001c311fa43a0_0 .net *"_ivl_22", 0 0, L_000001c311fba240;  1 drivers
v000001c311fa2500_0 .net *"_ivl_25", 0 0, L_000001c311fb5470;  1 drivers
v000001c311fa28c0_0 .net *"_ivl_26", 0 0, L_000001c311fb9130;  1 drivers
v000001c311fa2aa0_0 .net *"_ivl_28", 0 0, L_000001c311fb9210;  1 drivers
v000001c311fa25a0_0 .net *"_ivl_31", 0 0, L_000001c311fb4ed0;  1 drivers
v000001c311fa3680_0 .net *"_ivl_32", 0 0, L_000001c311fb8950;  1 drivers
v000001c311fa2f00_0 .net *"_ivl_34", 31 0, L_000001c311fb4cf0;  1 drivers
v000001c311fa4580_0 .net *"_ivl_36", 31 0, L_000001c311fb89c0;  1 drivers
v000001c311fa2be0_0 .net *"_ivl_38", 31 0, L_000001c311fb8db0;  1 drivers
v000001c311fa4440_0 .net *"_ivl_41", 0 0, L_000001c311fb4250;  1 drivers
v000001c311fa3ea0_0 .net *"_ivl_42", 0 0, L_000001c311fba320;  1 drivers
v000001c311fa3ae0_0 .net *"_ivl_45", 0 0, L_000001c311fb3b70;  1 drivers
v000001c311fa2780_0 .net *"_ivl_46", 0 0, L_000001c311fba0f0;  1 drivers
v000001c311fa44e0_0 .net *"_ivl_49", 0 0, L_000001c311fb3a30;  1 drivers
v000001c311fa2960_0 .net *"_ivl_5", 0 0, L_000001c311fb3d50;  1 drivers
v000001c311fa4620_0 .net *"_ivl_50", 0 0, L_000001c311fb96e0;  1 drivers
v000001c311fa3180_0 .net *"_ivl_52", 0 0, L_000001c311fb8cd0;  1 drivers
v000001c311fa2320_0 .net *"_ivl_54", 31 0, L_000001c311fb3350;  1 drivers
v000001c311fa2640_0 .net *"_ivl_56", 31 0, L_000001c311fb8bf0;  1 drivers
v000001c311fa3220_0 .net *"_ivl_58", 31 0, L_000001c311fb9050;  1 drivers
v000001c311fa26e0_0 .net *"_ivl_6", 0 0, L_000001c311ef17f0;  1 drivers
v000001c311fa3900_0 .net *"_ivl_61", 0 0, L_000001c311fb3f30;  1 drivers
v000001c311fa3a40_0 .net *"_ivl_62", 0 0, L_000001c311fb9440;  1 drivers
v000001c311fa2a00_0 .net *"_ivl_65", 0 0, L_000001c311fb51f0;  1 drivers
v000001c311fa32c0_0 .net *"_ivl_66", 0 0, L_000001c311fb9c90;  1 drivers
v000001c311fa2d20_0 .net *"_ivl_69", 0 0, L_000001c311fb3c10;  1 drivers
v000001c311fa3720_0 .net *"_ivl_70", 0 0, L_000001c311fb9ec0;  1 drivers
v000001c311fa37c0_0 .net *"_ivl_72", 31 0, L_000001c311fb4e30;  1 drivers
v000001c311fa3360_0 .net *"_ivl_74", 31 0, L_000001c311fb9280;  1 drivers
v000001c311fa3860_0 .net *"_ivl_76", 31 0, L_000001c311fb8790;  1 drivers
v000001c311fa3b80_0 .net *"_ivl_79", 0 0, L_000001c311fb5290;  1 drivers
v000001c311fa61a0_0 .net *"_ivl_8", 0 0, L_000001c311e852c0;  1 drivers
v000001c311fa5c00_0 .net *"_ivl_81", 0 0, L_000001c311fb3030;  1 drivers
v000001c311fa5480_0 .net *"_ivl_82", 0 0, L_000001c311fb9830;  1 drivers
v000001c311fa6a60_0 .net *"_ivl_84", 0 0, L_000001c311fb97c0;  1 drivers
v000001c311fa5e80_0 .net *"_ivl_87", 0 0, L_000001c311fb4a70;  1 drivers
v000001c311fa4c60_0 .net *"_ivl_88", 0 0, L_000001c311fba2b0;  1 drivers
v000001c311fa5de0_0 .net *"_ivl_90", 0 0, L_000001c311fb9c20;  1 drivers
v000001c311fa5340_0 .net *"_ivl_92", 31 0, L_000001c311fb5010;  1 drivers
v000001c311fa4e40_0 .net *"_ivl_94", 31 0, L_000001c311fb8800;  1 drivers
v000001c311fa5f20_0 .net "ina", 31 0, L_000001c311fb4b10;  1 drivers
v000001c311fa6ce0_0 .net "inb", 31 0, L_000001c311fb33f0;  alias, 1 drivers
v000001c311fa5980_0 .net "inc", 31 0, v000001c311fa3e00_0;  alias, 1 drivers
v000001c311fa7140_0 .net "ind", 31 0, L_000001c311fb65f0;  alias, 1 drivers
v000001c311fa4ee0_0 .net "ine", 31 0, v000001c311f83950_0;  alias, 1 drivers
L_000001c311fd00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c311fa5d40_0 .net "inf", 31 0, L_000001c311fd00d0;  1 drivers
L_000001c311fd0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c311fa57a0_0 .net "ing", 31 0, L_000001c311fd0118;  1 drivers
L_000001c311fd0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c311fa58e0_0 .net "inh", 31 0, L_000001c311fd0160;  1 drivers
v000001c311fa55c0_0 .net "out", 31 0, L_000001c311fb91a0;  alias, 1 drivers
v000001c311fa4f80_0 .net "sel", 2 0, L_000001c311fb47f0;  alias, 1 drivers
L_000001c311fb3e90 .part L_000001c311fb47f0, 2, 1;
L_000001c311fb3d50 .part L_000001c311fb47f0, 1, 1;
L_000001c311fb3170 .part L_000001c311fb47f0, 0, 1;
LS_000001c311fb2f90_0_0 .concat [ 1 1 1 1], L_000001c311e85cd0, L_000001c311e85cd0, L_000001c311e85cd0, L_000001c311e85cd0;
LS_000001c311fb2f90_0_4 .concat [ 1 1 1 1], L_000001c311e85cd0, L_000001c311e85cd0, L_000001c311e85cd0, L_000001c311e85cd0;
LS_000001c311fb2f90_0_8 .concat [ 1 1 1 1], L_000001c311e85cd0, L_000001c311e85cd0, L_000001c311e85cd0, L_000001c311e85cd0;
LS_000001c311fb2f90_0_12 .concat [ 1 1 1 1], L_000001c311e85cd0, L_000001c311e85cd0, L_000001c311e85cd0, L_000001c311e85cd0;
LS_000001c311fb2f90_0_16 .concat [ 1 1 1 1], L_000001c311e85cd0, L_000001c311e85cd0, L_000001c311e85cd0, L_000001c311e85cd0;
LS_000001c311fb2f90_0_20 .concat [ 1 1 1 1], L_000001c311e85cd0, L_000001c311e85cd0, L_000001c311e85cd0, L_000001c311e85cd0;
LS_000001c311fb2f90_0_24 .concat [ 1 1 1 1], L_000001c311e85cd0, L_000001c311e85cd0, L_000001c311e85cd0, L_000001c311e85cd0;
LS_000001c311fb2f90_0_28 .concat [ 1 1 1 1], L_000001c311e85cd0, L_000001c311e85cd0, L_000001c311e85cd0, L_000001c311e85cd0;
LS_000001c311fb2f90_1_0 .concat [ 4 4 4 4], LS_000001c311fb2f90_0_0, LS_000001c311fb2f90_0_4, LS_000001c311fb2f90_0_8, LS_000001c311fb2f90_0_12;
LS_000001c311fb2f90_1_4 .concat [ 4 4 4 4], LS_000001c311fb2f90_0_16, LS_000001c311fb2f90_0_20, LS_000001c311fb2f90_0_24, LS_000001c311fb2f90_0_28;
L_000001c311fb2f90 .concat [ 16 16 0 0], LS_000001c311fb2f90_1_0, LS_000001c311fb2f90_1_4;
L_000001c311fb4430 .part L_000001c311fb47f0, 2, 1;
L_000001c311fb5470 .part L_000001c311fb47f0, 1, 1;
L_000001c311fb4ed0 .part L_000001c311fb47f0, 0, 1;
LS_000001c311fb4cf0_0_0 .concat [ 1 1 1 1], L_000001c311fb8950, L_000001c311fb8950, L_000001c311fb8950, L_000001c311fb8950;
LS_000001c311fb4cf0_0_4 .concat [ 1 1 1 1], L_000001c311fb8950, L_000001c311fb8950, L_000001c311fb8950, L_000001c311fb8950;
LS_000001c311fb4cf0_0_8 .concat [ 1 1 1 1], L_000001c311fb8950, L_000001c311fb8950, L_000001c311fb8950, L_000001c311fb8950;
LS_000001c311fb4cf0_0_12 .concat [ 1 1 1 1], L_000001c311fb8950, L_000001c311fb8950, L_000001c311fb8950, L_000001c311fb8950;
LS_000001c311fb4cf0_0_16 .concat [ 1 1 1 1], L_000001c311fb8950, L_000001c311fb8950, L_000001c311fb8950, L_000001c311fb8950;
LS_000001c311fb4cf0_0_20 .concat [ 1 1 1 1], L_000001c311fb8950, L_000001c311fb8950, L_000001c311fb8950, L_000001c311fb8950;
LS_000001c311fb4cf0_0_24 .concat [ 1 1 1 1], L_000001c311fb8950, L_000001c311fb8950, L_000001c311fb8950, L_000001c311fb8950;
LS_000001c311fb4cf0_0_28 .concat [ 1 1 1 1], L_000001c311fb8950, L_000001c311fb8950, L_000001c311fb8950, L_000001c311fb8950;
LS_000001c311fb4cf0_1_0 .concat [ 4 4 4 4], LS_000001c311fb4cf0_0_0, LS_000001c311fb4cf0_0_4, LS_000001c311fb4cf0_0_8, LS_000001c311fb4cf0_0_12;
LS_000001c311fb4cf0_1_4 .concat [ 4 4 4 4], LS_000001c311fb4cf0_0_16, LS_000001c311fb4cf0_0_20, LS_000001c311fb4cf0_0_24, LS_000001c311fb4cf0_0_28;
L_000001c311fb4cf0 .concat [ 16 16 0 0], LS_000001c311fb4cf0_1_0, LS_000001c311fb4cf0_1_4;
L_000001c311fb4250 .part L_000001c311fb47f0, 2, 1;
L_000001c311fb3b70 .part L_000001c311fb47f0, 1, 1;
L_000001c311fb3a30 .part L_000001c311fb47f0, 0, 1;
LS_000001c311fb3350_0_0 .concat [ 1 1 1 1], L_000001c311fb8cd0, L_000001c311fb8cd0, L_000001c311fb8cd0, L_000001c311fb8cd0;
LS_000001c311fb3350_0_4 .concat [ 1 1 1 1], L_000001c311fb8cd0, L_000001c311fb8cd0, L_000001c311fb8cd0, L_000001c311fb8cd0;
LS_000001c311fb3350_0_8 .concat [ 1 1 1 1], L_000001c311fb8cd0, L_000001c311fb8cd0, L_000001c311fb8cd0, L_000001c311fb8cd0;
LS_000001c311fb3350_0_12 .concat [ 1 1 1 1], L_000001c311fb8cd0, L_000001c311fb8cd0, L_000001c311fb8cd0, L_000001c311fb8cd0;
LS_000001c311fb3350_0_16 .concat [ 1 1 1 1], L_000001c311fb8cd0, L_000001c311fb8cd0, L_000001c311fb8cd0, L_000001c311fb8cd0;
LS_000001c311fb3350_0_20 .concat [ 1 1 1 1], L_000001c311fb8cd0, L_000001c311fb8cd0, L_000001c311fb8cd0, L_000001c311fb8cd0;
LS_000001c311fb3350_0_24 .concat [ 1 1 1 1], L_000001c311fb8cd0, L_000001c311fb8cd0, L_000001c311fb8cd0, L_000001c311fb8cd0;
LS_000001c311fb3350_0_28 .concat [ 1 1 1 1], L_000001c311fb8cd0, L_000001c311fb8cd0, L_000001c311fb8cd0, L_000001c311fb8cd0;
LS_000001c311fb3350_1_0 .concat [ 4 4 4 4], LS_000001c311fb3350_0_0, LS_000001c311fb3350_0_4, LS_000001c311fb3350_0_8, LS_000001c311fb3350_0_12;
LS_000001c311fb3350_1_4 .concat [ 4 4 4 4], LS_000001c311fb3350_0_16, LS_000001c311fb3350_0_20, LS_000001c311fb3350_0_24, LS_000001c311fb3350_0_28;
L_000001c311fb3350 .concat [ 16 16 0 0], LS_000001c311fb3350_1_0, LS_000001c311fb3350_1_4;
L_000001c311fb3f30 .part L_000001c311fb47f0, 2, 1;
L_000001c311fb51f0 .part L_000001c311fb47f0, 1, 1;
L_000001c311fb3c10 .part L_000001c311fb47f0, 0, 1;
LS_000001c311fb4e30_0_0 .concat [ 1 1 1 1], L_000001c311fb9ec0, L_000001c311fb9ec0, L_000001c311fb9ec0, L_000001c311fb9ec0;
LS_000001c311fb4e30_0_4 .concat [ 1 1 1 1], L_000001c311fb9ec0, L_000001c311fb9ec0, L_000001c311fb9ec0, L_000001c311fb9ec0;
LS_000001c311fb4e30_0_8 .concat [ 1 1 1 1], L_000001c311fb9ec0, L_000001c311fb9ec0, L_000001c311fb9ec0, L_000001c311fb9ec0;
LS_000001c311fb4e30_0_12 .concat [ 1 1 1 1], L_000001c311fb9ec0, L_000001c311fb9ec0, L_000001c311fb9ec0, L_000001c311fb9ec0;
LS_000001c311fb4e30_0_16 .concat [ 1 1 1 1], L_000001c311fb9ec0, L_000001c311fb9ec0, L_000001c311fb9ec0, L_000001c311fb9ec0;
LS_000001c311fb4e30_0_20 .concat [ 1 1 1 1], L_000001c311fb9ec0, L_000001c311fb9ec0, L_000001c311fb9ec0, L_000001c311fb9ec0;
LS_000001c311fb4e30_0_24 .concat [ 1 1 1 1], L_000001c311fb9ec0, L_000001c311fb9ec0, L_000001c311fb9ec0, L_000001c311fb9ec0;
LS_000001c311fb4e30_0_28 .concat [ 1 1 1 1], L_000001c311fb9ec0, L_000001c311fb9ec0, L_000001c311fb9ec0, L_000001c311fb9ec0;
LS_000001c311fb4e30_1_0 .concat [ 4 4 4 4], LS_000001c311fb4e30_0_0, LS_000001c311fb4e30_0_4, LS_000001c311fb4e30_0_8, LS_000001c311fb4e30_0_12;
LS_000001c311fb4e30_1_4 .concat [ 4 4 4 4], LS_000001c311fb4e30_0_16, LS_000001c311fb4e30_0_20, LS_000001c311fb4e30_0_24, LS_000001c311fb4e30_0_28;
L_000001c311fb4e30 .concat [ 16 16 0 0], LS_000001c311fb4e30_1_0, LS_000001c311fb4e30_1_4;
L_000001c311fb5290 .part L_000001c311fb47f0, 2, 1;
L_000001c311fb3030 .part L_000001c311fb47f0, 1, 1;
L_000001c311fb4a70 .part L_000001c311fb47f0, 0, 1;
LS_000001c311fb5010_0_0 .concat [ 1 1 1 1], L_000001c311fb9c20, L_000001c311fb9c20, L_000001c311fb9c20, L_000001c311fb9c20;
LS_000001c311fb5010_0_4 .concat [ 1 1 1 1], L_000001c311fb9c20, L_000001c311fb9c20, L_000001c311fb9c20, L_000001c311fb9c20;
LS_000001c311fb5010_0_8 .concat [ 1 1 1 1], L_000001c311fb9c20, L_000001c311fb9c20, L_000001c311fb9c20, L_000001c311fb9c20;
LS_000001c311fb5010_0_12 .concat [ 1 1 1 1], L_000001c311fb9c20, L_000001c311fb9c20, L_000001c311fb9c20, L_000001c311fb9c20;
LS_000001c311fb5010_0_16 .concat [ 1 1 1 1], L_000001c311fb9c20, L_000001c311fb9c20, L_000001c311fb9c20, L_000001c311fb9c20;
LS_000001c311fb5010_0_20 .concat [ 1 1 1 1], L_000001c311fb9c20, L_000001c311fb9c20, L_000001c311fb9c20, L_000001c311fb9c20;
LS_000001c311fb5010_0_24 .concat [ 1 1 1 1], L_000001c311fb9c20, L_000001c311fb9c20, L_000001c311fb9c20, L_000001c311fb9c20;
LS_000001c311fb5010_0_28 .concat [ 1 1 1 1], L_000001c311fb9c20, L_000001c311fb9c20, L_000001c311fb9c20, L_000001c311fb9c20;
LS_000001c311fb5010_1_0 .concat [ 4 4 4 4], LS_000001c311fb5010_0_0, LS_000001c311fb5010_0_4, LS_000001c311fb5010_0_8, LS_000001c311fb5010_0_12;
LS_000001c311fb5010_1_4 .concat [ 4 4 4 4], LS_000001c311fb5010_0_16, LS_000001c311fb5010_0_20, LS_000001c311fb5010_0_24, LS_000001c311fb5010_0_28;
L_000001c311fb5010 .concat [ 16 16 0 0], LS_000001c311fb5010_1_0, LS_000001c311fb5010_1_4;
S_000001c311f808f0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001c311d49fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001c311fa4b20_0 .net "Write_Data", 31 0, v000001c311f72450_0;  alias, 1 drivers
v000001c311fa5fc0_0 .net "addr", 31 0, v000001c311f71a50_0;  alias, 1 drivers
v000001c311fa5660_0 .net "clk", 0 0, L_000001c311ef0210;  alias, 1 drivers
v000001c311fa49e0_0 .net "mem_out", 31 0, v000001c311fa5ac0_0;  alias, 1 drivers
v000001c311fa5840_0 .net "mem_read", 0 0, v000001c311f729f0_0;  alias, 1 drivers
v000001c311fa6240_0 .net "mem_write", 0 0, v000001c311f73990_0;  alias, 1 drivers
S_000001c311f802b0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001c311f808f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001c311fa5160 .array "DataMem", 1023 0, 31 0;
v000001c311fa6100_0 .net "Data_In", 31 0, v000001c311f72450_0;  alias, 1 drivers
v000001c311fa5ac0_0 .var "Data_Out", 31 0;
v000001c311fa70a0_0 .net "Write_en", 0 0, v000001c311f73990_0;  alias, 1 drivers
v000001c311fa6d80_0 .net "addr", 31 0, v000001c311f71a50_0;  alias, 1 drivers
v000001c311fa5b60_0 .net "clk", 0 0, L_000001c311ef0210;  alias, 1 drivers
v000001c311fa5520_0 .var/i "i", 31 0;
S_000001c311f7f180 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001c311d49fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001c311fac1a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001c311fac1d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001c311fac210 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001c311fac248 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001c311fac280 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001c311fac2b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001c311fac2f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001c311fac328 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001c311fac360 .param/l "j" 0 9 19, C4<000010000000>;
P_000001c311fac398 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001c311fac3d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001c311fac408 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001c311fac440 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001c311fac478 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001c311fac4b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001c311fac4e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001c311fac520 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001c311fac558 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001c311fac590 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001c311fac5c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001c311fac600 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001c311fac638 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001c311fac670 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001c311fac6a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001c311fac6e0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001c311fa62e0_0 .net "MEM_ALU_OUT", 31 0, v000001c311f71a50_0;  alias, 1 drivers
v000001c311fa6740_0 .net "MEM_Data_mem_out", 31 0, v000001c311fa5ac0_0;  alias, 1 drivers
v000001c311fa5200_0 .net "MEM_memread", 0 0, v000001c311f729f0_0;  alias, 1 drivers
v000001c311fa52a0_0 .net "MEM_opcode", 11 0, v000001c311f71230_0;  alias, 1 drivers
v000001c311fa4bc0_0 .net "MEM_rd_ind", 4 0, v000001c311f71af0_0;  alias, 1 drivers
v000001c311fa53e0_0 .net "MEM_rd_indzero", 0 0, v000001c311f737b0_0;  alias, 1 drivers
v000001c311fa6380_0 .net "MEM_regwrite", 0 0, v000001c311f721d0_0;  alias, 1 drivers
v000001c311fa6560_0 .var "WB_ALU_OUT", 31 0;
v000001c311fa4d00_0 .var "WB_Data_mem_out", 31 0;
v000001c311fa6600_0 .var "WB_memread", 0 0;
v000001c311fa66a0_0 .var "WB_rd_ind", 4 0;
v000001c311fa67e0_0 .var "WB_rd_indzero", 0 0;
v000001c311fa4da0_0 .var "WB_regwrite", 0 0;
v000001c311fa6920_0 .net "clk", 0 0, L_000001c31201f140;  1 drivers
v000001c311fa6b00_0 .var "hlt", 0 0;
v000001c311fa6c40_0 .net "rst", 0 0, v000001c311fb2590_0;  alias, 1 drivers
E_000001c311ef72e0 .event posedge, v000001c311f72bd0_0, v000001c311fa6920_0;
S_000001c311f7f310 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001c311d49fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001c31201f1b0 .functor AND 32, v000001c311fa4d00_0, L_000001c312023e10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c31201f220 .functor NOT 1, v000001c311fa6600_0, C4<0>, C4<0>, C4<0>;
L_000001c31203ada0 .functor AND 32, v000001c311fa6560_0, L_000001c312023d70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001c31203b0b0 .functor OR 32, L_000001c31201f1b0, L_000001c31203ada0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c311fa6ba0_0 .net "Write_Data_RegFile", 31 0, L_000001c31203b0b0;  alias, 1 drivers
v000001c311fa6e20_0 .net *"_ivl_0", 31 0, L_000001c312023e10;  1 drivers
v000001c311fa6ec0_0 .net *"_ivl_2", 31 0, L_000001c31201f1b0;  1 drivers
v000001c311fa6f60_0 .net *"_ivl_4", 0 0, L_000001c31201f220;  1 drivers
v000001c311fa7000_0 .net *"_ivl_6", 31 0, L_000001c312023d70;  1 drivers
v000001c311fa7460_0 .net *"_ivl_8", 31 0, L_000001c31203ada0;  1 drivers
v000001c311fa82c0_0 .net "alu_out", 31 0, v000001c311fa6560_0;  alias, 1 drivers
v000001c311fa9580_0 .net "mem_out", 31 0, v000001c311fa4d00_0;  alias, 1 drivers
v000001c311fa85e0_0 .net "mem_read", 0 0, v000001c311fa6600_0;  alias, 1 drivers
LS_000001c312023e10_0_0 .concat [ 1 1 1 1], v000001c311fa6600_0, v000001c311fa6600_0, v000001c311fa6600_0, v000001c311fa6600_0;
LS_000001c312023e10_0_4 .concat [ 1 1 1 1], v000001c311fa6600_0, v000001c311fa6600_0, v000001c311fa6600_0, v000001c311fa6600_0;
LS_000001c312023e10_0_8 .concat [ 1 1 1 1], v000001c311fa6600_0, v000001c311fa6600_0, v000001c311fa6600_0, v000001c311fa6600_0;
LS_000001c312023e10_0_12 .concat [ 1 1 1 1], v000001c311fa6600_0, v000001c311fa6600_0, v000001c311fa6600_0, v000001c311fa6600_0;
LS_000001c312023e10_0_16 .concat [ 1 1 1 1], v000001c311fa6600_0, v000001c311fa6600_0, v000001c311fa6600_0, v000001c311fa6600_0;
LS_000001c312023e10_0_20 .concat [ 1 1 1 1], v000001c311fa6600_0, v000001c311fa6600_0, v000001c311fa6600_0, v000001c311fa6600_0;
LS_000001c312023e10_0_24 .concat [ 1 1 1 1], v000001c311fa6600_0, v000001c311fa6600_0, v000001c311fa6600_0, v000001c311fa6600_0;
LS_000001c312023e10_0_28 .concat [ 1 1 1 1], v000001c311fa6600_0, v000001c311fa6600_0, v000001c311fa6600_0, v000001c311fa6600_0;
LS_000001c312023e10_1_0 .concat [ 4 4 4 4], LS_000001c312023e10_0_0, LS_000001c312023e10_0_4, LS_000001c312023e10_0_8, LS_000001c312023e10_0_12;
LS_000001c312023e10_1_4 .concat [ 4 4 4 4], LS_000001c312023e10_0_16, LS_000001c312023e10_0_20, LS_000001c312023e10_0_24, LS_000001c312023e10_0_28;
L_000001c312023e10 .concat [ 16 16 0 0], LS_000001c312023e10_1_0, LS_000001c312023e10_1_4;
LS_000001c312023d70_0_0 .concat [ 1 1 1 1], L_000001c31201f220, L_000001c31201f220, L_000001c31201f220, L_000001c31201f220;
LS_000001c312023d70_0_4 .concat [ 1 1 1 1], L_000001c31201f220, L_000001c31201f220, L_000001c31201f220, L_000001c31201f220;
LS_000001c312023d70_0_8 .concat [ 1 1 1 1], L_000001c31201f220, L_000001c31201f220, L_000001c31201f220, L_000001c31201f220;
LS_000001c312023d70_0_12 .concat [ 1 1 1 1], L_000001c31201f220, L_000001c31201f220, L_000001c31201f220, L_000001c31201f220;
LS_000001c312023d70_0_16 .concat [ 1 1 1 1], L_000001c31201f220, L_000001c31201f220, L_000001c31201f220, L_000001c31201f220;
LS_000001c312023d70_0_20 .concat [ 1 1 1 1], L_000001c31201f220, L_000001c31201f220, L_000001c31201f220, L_000001c31201f220;
LS_000001c312023d70_0_24 .concat [ 1 1 1 1], L_000001c31201f220, L_000001c31201f220, L_000001c31201f220, L_000001c31201f220;
LS_000001c312023d70_0_28 .concat [ 1 1 1 1], L_000001c31201f220, L_000001c31201f220, L_000001c31201f220, L_000001c31201f220;
LS_000001c312023d70_1_0 .concat [ 4 4 4 4], LS_000001c312023d70_0_0, LS_000001c312023d70_0_4, LS_000001c312023d70_0_8, LS_000001c312023d70_0_12;
LS_000001c312023d70_1_4 .concat [ 4 4 4 4], LS_000001c312023d70_0_16, LS_000001c312023d70_0_20, LS_000001c312023d70_0_24, LS_000001c312023d70_0_28;
L_000001c312023d70 .concat [ 16 16 0 0], LS_000001c312023d70_1_0, LS_000001c312023d70_1_4;
    .scope S_000001c311f7eff0;
T_0 ;
    %wait E_000001c311ef6f60;
    %load/vec4 v000001c311fa34a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c311fa3e00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c311fa2b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001c311fa48a0_0;
    %assign/vec4 v000001c311fa3e00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c311f7fae0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c311fa3d60_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001c311fa3d60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c311fa3d60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %load/vec4 v000001c311fa3d60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c311fa3d60_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa3cc0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001c311f80a80;
T_2 ;
    %wait E_000001c311ef7020;
    %load/vec4 v000001c311fa2280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001c311f89fe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f89b80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311fa46c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311fa23c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311fa41c0_0, 0;
    %assign/vec4 v000001c311fa3f40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c311fa21e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001c311fa2820_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001c311f89fe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f89b80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311fa46c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311fa23c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311fa41c0_0, 0;
    %assign/vec4 v000001c311fa3f40_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001c311fa21e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001c311fa4760_0;
    %assign/vec4 v000001c311f89b80_0, 0;
    %load/vec4 v000001c311fa2dc0_0;
    %assign/vec4 v000001c311f89fe0_0, 0;
    %load/vec4 v000001c311fa4760_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001c311fa23c0_0, 0;
    %load/vec4 v000001c311fa4760_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c311fa3f40_0, 4, 5;
    %load/vec4 v000001c311fa4760_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001c311fa4760_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001c311fa3f40_0, 4, 5;
    %load/vec4 v000001c311fa4760_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001c311fa4760_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c311fa4760_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001c311fa4760_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001c311fa4760_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001c311fa4760_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001c311fa41c0_0, 0;
    %load/vec4 v000001c311fa4760_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001c311fa4760_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001c311fa46c0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001c311fa4760_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001c311fa46c0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001c311fa4760_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001c311fa46c0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c311f7f7c0;
T_3 ;
    %wait E_000001c311ef6f60;
    %load/vec4 v000001c311f87740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c311f874c0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001c311f874c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c311f874c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311f87600, 0, 4;
    %load/vec4 v000001c311f874c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c311f874c0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c311f877e0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001c311f87380_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001c311f87100_0;
    %load/vec4 v000001c311f877e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311f87600, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311f87600, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c311f7f7c0;
T_4 ;
    %wait E_000001c311ef6ba0;
    %load/vec4 v000001c311f877e0_0;
    %load/vec4 v000001c311f86f20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001c311f877e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001c311f87380_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001c311f87100_0;
    %assign/vec4 v000001c311f86c00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c311f86f20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c311f87600, 4;
    %assign/vec4 v000001c311f86c00_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c311f7f7c0;
T_5 ;
    %wait E_000001c311ef6ba0;
    %load/vec4 v000001c311f877e0_0;
    %load/vec4 v000001c311f87060_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001c311f877e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001c311f87380_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001c311f87100_0;
    %assign/vec4 v000001c311f86ca0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001c311f87060_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c311f87600, 4;
    %assign/vec4 v000001c311f86ca0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c311f7f7c0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001c311f80120;
    %jmp t_0;
    .scope S_000001c311f80120;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c311f86980_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001c311f86980_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001c311f86980_0;
    %ix/getv/s 4, v000001c311f86980_0;
    %load/vec4a v000001c311f87600, 4;
    %ix/getv/s 4, v000001c311f86980_0;
    %load/vec4a v000001c311f87600, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001c311f86980_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c311f86980_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001c311f7f7c0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001c311f80440;
T_7 ;
    %wait E_000001c311ef78e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c311f88280_0, 0, 32;
    %load/vec4 v000001c311f86fc0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c311f86fc0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c311f867a0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001c311f88280_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c311f86fc0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c311f86fc0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c311f86fc0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c311f867a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001c311f88280_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001c311f86fc0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c311f86fc0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c311f86fc0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c311f86fc0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c311f86fc0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c311f86fc0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001c311f867a0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001c311f867a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001c311f88280_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c311f80da0;
T_8 ;
    %wait E_000001c311ef6f60;
    %load/vec4 v000001c311f8c4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c311f8d0a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001c311f8c920_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001c311f8c920_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001c311f8d0a0_0;
    %load/vec4 v000001c311f8bb60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001c311f8d0a0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c311f8d0a0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001c311f8d0a0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001c311f8d0a0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001c311f8d0a0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001c311f8d0a0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001c311f80da0;
T_9 ;
    %wait E_000001c311ef6f60;
    %load/vec4 v000001c311f8c4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c311f8bde0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001c311f8c6a0_0;
    %assign/vec4 v000001c311f8bde0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c311f7fe00;
T_10 ;
    %wait E_000001c311ef77a0;
    %load/vec4 v000001c311f8d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c311f8d3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c311f8d820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c311f8d640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c311f8b8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c311f8cd80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c311f8cb00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001c311f8b5c0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001c311f8d000_0;
    %load/vec4 v000001c311f8b160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001c311f8b980_0;
    %load/vec4 v000001c311f8b160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001c311f8cba0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001c311f8cce0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001c311f8d000_0;
    %load/vec4 v000001c311f8cc40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001c311f8b980_0;
    %load/vec4 v000001c311f8cc40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c311f8d3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c311f8d820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c311f8d640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c311f8b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c311f8cd80_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001c311f8cec0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c311f8d3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c311f8d820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c311f8d640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c311f8b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c311f8cd80_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c311f8d3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c311f8d820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c311f8d640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c311f8b8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c311f8cd80_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001c311f80c10;
T_11 ;
    %wait E_000001c311ef71e0;
    %load/vec4 v000001c311f813d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001c311f82370_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f82550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f81510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f818d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f83770_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f81fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f81a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f82c30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f81bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f81f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f81e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f83590_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f831d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f82050_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f81970_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311f811f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311f83270_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311f81ab0_0, 0;
    %assign/vec4 v000001c311f81010_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001c311f81290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001c311f836d0_0;
    %assign/vec4 v000001c311f81010_0, 0;
    %load/vec4 v000001c311f82410_0;
    %assign/vec4 v000001c311f81ab0_0, 0;
    %load/vec4 v000001c311f81330_0;
    %assign/vec4 v000001c311f83270_0, 0;
    %load/vec4 v000001c311f81650_0;
    %assign/vec4 v000001c311f811f0_0, 0;
    %load/vec4 v000001c311f82b90_0;
    %assign/vec4 v000001c311f81970_0, 0;
    %load/vec4 v000001c311f822d0_0;
    %assign/vec4 v000001c311f82050_0, 0;
    %load/vec4 v000001c311f81150_0;
    %assign/vec4 v000001c311f831d0_0, 0;
    %load/vec4 v000001c311f82230_0;
    %assign/vec4 v000001c311f83590_0, 0;
    %load/vec4 v000001c311f82870_0;
    %assign/vec4 v000001c311f81e70_0, 0;
    %load/vec4 v000001c311f83450_0;
    %assign/vec4 v000001c311f81f10_0, 0;
    %load/vec4 v000001c311f820f0_0;
    %assign/vec4 v000001c311f81bf0_0, 0;
    %load/vec4 v000001c311f81b50_0;
    %assign/vec4 v000001c311f82c30_0, 0;
    %load/vec4 v000001c311f833b0_0;
    %assign/vec4 v000001c311f81a10_0, 0;
    %load/vec4 v000001c311f815b0_0;
    %assign/vec4 v000001c311f81fb0_0, 0;
    %load/vec4 v000001c311f83310_0;
    %assign/vec4 v000001c311f83770_0, 0;
    %load/vec4 v000001c311f81c90_0;
    %assign/vec4 v000001c311f818d0_0, 0;
    %load/vec4 v000001c311f82190_0;
    %assign/vec4 v000001c311f81510_0, 0;
    %load/vec4 v000001c311f82cd0_0;
    %assign/vec4 v000001c311f82550_0, 0;
    %load/vec4 v000001c311f810b0_0;
    %assign/vec4 v000001c311f82370_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001c311f82370_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f82550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f81510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f818d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f83770_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f81fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f81a10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f82c30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f81bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f81f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f81e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f83590_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f831d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f82050_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f81970_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311f811f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311f83270_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311f81ab0_0, 0;
    %assign/vec4 v000001c311f81010_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c311f7f4a0;
T_12 ;
    %wait E_000001c311ef7760;
    %load/vec4 v000001c311f8bac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001c311f83db0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f83950_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f839f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f83e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f83b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f83a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f840d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f83c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f84670_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f83d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f84170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f84490_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f847b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f842b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f84030_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311f83ef0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311f84530_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311f84350_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001c311f845d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f84850_0, 0;
    %assign/vec4 v000001c311f83810_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001c311f8b840_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001c311f825f0_0;
    %assign/vec4 v000001c311f83810_0, 0;
    %load/vec4 v000001c311f816f0_0;
    %assign/vec4 v000001c311f84850_0, 0;
    %load/vec4 v000001c311f84210_0;
    %assign/vec4 v000001c311f845d0_0, 0;
    %load/vec4 v000001c311f84e90_0;
    %assign/vec4 v000001c311f84350_0, 0;
    %load/vec4 v000001c311f84c10_0;
    %assign/vec4 v000001c311f84530_0, 0;
    %load/vec4 v000001c311f83bd0_0;
    %assign/vec4 v000001c311f83ef0_0, 0;
    %load/vec4 v000001c311f82690_0;
    %assign/vec4 v000001c311f84030_0, 0;
    %load/vec4 v000001c311f84df0_0;
    %assign/vec4 v000001c311f842b0_0, 0;
    %load/vec4 v000001c311f83f90_0;
    %assign/vec4 v000001c311f847b0_0, 0;
    %load/vec4 v000001c311f84b70_0;
    %assign/vec4 v000001c311f84490_0, 0;
    %load/vec4 v000001c311f84cb0_0;
    %assign/vec4 v000001c311f84170_0, 0;
    %load/vec4 v000001c311f84710_0;
    %assign/vec4 v000001c311f83d10_0, 0;
    %load/vec4 v000001c311f84a30_0;
    %assign/vec4 v000001c311f84670_0, 0;
    %load/vec4 v000001c311f843f0_0;
    %assign/vec4 v000001c311f83c70_0, 0;
    %load/vec4 v000001c311f84d50_0;
    %assign/vec4 v000001c311f840d0_0, 0;
    %load/vec4 v000001c311f848f0_0;
    %assign/vec4 v000001c311f83a90_0, 0;
    %load/vec4 v000001c311f84990_0;
    %assign/vec4 v000001c311f83b30_0, 0;
    %load/vec4 v000001c311f84ad0_0;
    %assign/vec4 v000001c311f83e50_0, 0;
    %load/vec4 v000001c311f829b0_0;
    %assign/vec4 v000001c311f839f0_0, 0;
    %load/vec4 v000001c311f82910_0;
    %assign/vec4 v000001c311f83950_0, 0;
    %load/vec4 v000001c311f838b0_0;
    %assign/vec4 v000001c311f83db0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001c311f83db0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f83950_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f839f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f83e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f83b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f83a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f840d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f83c70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f84670_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f83d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f84170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f84490_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f847b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f842b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f84030_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311f83ef0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311f84530_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311f84350_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001c311f845d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f84850_0, 0;
    %assign/vec4 v000001c311f83810_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c311d83350;
T_13 ;
    %wait E_000001c311ef7320;
    %load/vec4 v000001c311f772c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001c311f77860_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001c311d831c0;
T_14 ;
    %wait E_000001c311ef6b60;
    %load/vec4 v000001c311f761e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001c311f77720_0;
    %pad/u 33;
    %load/vec4 v000001c311f76500_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001c311f777c0_0, 0;
    %assign/vec4 v000001c311f77040_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001c311f77720_0;
    %pad/u 33;
    %load/vec4 v000001c311f76500_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001c311f777c0_0, 0;
    %assign/vec4 v000001c311f77040_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001c311f77720_0;
    %pad/u 33;
    %load/vec4 v000001c311f76500_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001c311f777c0_0, 0;
    %assign/vec4 v000001c311f77040_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001c311f77720_0;
    %pad/u 33;
    %load/vec4 v000001c311f76500_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001c311f777c0_0, 0;
    %assign/vec4 v000001c311f77040_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001c311f77720_0;
    %pad/u 33;
    %load/vec4 v000001c311f76500_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001c311f777c0_0, 0;
    %assign/vec4 v000001c311f77040_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001c311f77720_0;
    %pad/u 33;
    %load/vec4 v000001c311f76500_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001c311f777c0_0, 0;
    %assign/vec4 v000001c311f77040_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001c311f76500_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001c311f77040_0;
    %load/vec4 v000001c311f76500_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001c311f77720_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001c311f76500_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001c311f76500_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001c311f77040_0, 0;
    %load/vec4 v000001c311f77720_0;
    %ix/getv 4, v000001c311f76500_0;
    %shiftl 4;
    %assign/vec4 v000001c311f777c0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001c311f76500_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001c311f77040_0;
    %load/vec4 v000001c311f76500_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001c311f77720_0;
    %load/vec4 v000001c311f76500_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001c311f76500_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001c311f77040_0, 0;
    %load/vec4 v000001c311f77720_0;
    %ix/getv 4, v000001c311f76500_0;
    %shiftr 4;
    %assign/vec4 v000001c311f777c0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c311f77040_0, 0;
    %load/vec4 v000001c311f77720_0;
    %load/vec4 v000001c311f76500_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001c311f777c0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c311f77040_0, 0;
    %load/vec4 v000001c311f76500_0;
    %load/vec4 v000001c311f77720_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001c311f777c0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001c311d16040;
T_15 ;
    %wait E_000001c311ef5f20;
    %load/vec4 v000001c311f72bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001c311f737b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f721d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f73990_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311f729f0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001c311f71230_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311f71af0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311f72450_0, 0;
    %assign/vec4 v000001c311f71a50_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001c311e988d0_0;
    %assign/vec4 v000001c311f71a50_0, 0;
    %load/vec4 v000001c311f714b0_0;
    %assign/vec4 v000001c311f72450_0, 0;
    %load/vec4 v000001c311f719b0_0;
    %assign/vec4 v000001c311f71af0_0, 0;
    %load/vec4 v000001c311e80340_0;
    %assign/vec4 v000001c311f71230_0, 0;
    %load/vec4 v000001c311e98a10_0;
    %assign/vec4 v000001c311f729f0_0, 0;
    %load/vec4 v000001c311e80160_0;
    %assign/vec4 v000001c311f73990_0, 0;
    %load/vec4 v000001c311f73710_0;
    %assign/vec4 v000001c311f721d0_0, 0;
    %load/vec4 v000001c311f730d0_0;
    %assign/vec4 v000001c311f737b0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001c311f802b0;
T_16 ;
    %wait E_000001c311ef6ba0;
    %load/vec4 v000001c311fa70a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001c311fa6100_0;
    %load/vec4 v000001c311fa6d80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa5160, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001c311f802b0;
T_17 ;
    %wait E_000001c311ef6ba0;
    %load/vec4 v000001c311fa6d80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001c311fa5160, 4;
    %assign/vec4 v000001c311fa5ac0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001c311f802b0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c311fa5520_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001c311fa5520_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c311fa5520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa5160, 0, 4;
    %load/vec4 v000001c311fa5520_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c311fa5520_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa5160, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa5160, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa5160, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa5160, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa5160, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa5160, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa5160, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa5160, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa5160, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa5160, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa5160, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c311fa5160, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001c311f802b0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c311fa5520_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001c311fa5520_0;
    %cmpi/s 1023, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001c311fa5520_0;
    %load/vec4a v000001c311fa5160, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001c311fa5520_0, 0, 10>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001c311fa5520_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c311fa5520_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001c311f7f180;
T_20 ;
    %wait E_000001c311ef72e0;
    %load/vec4 v000001c311fa6c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001c311fa67e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311fa6b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311fa4da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c311fa6600_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001c311fa66a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001c311fa4d00_0, 0;
    %assign/vec4 v000001c311fa6560_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001c311fa62e0_0;
    %assign/vec4 v000001c311fa6560_0, 0;
    %load/vec4 v000001c311fa6740_0;
    %assign/vec4 v000001c311fa4d00_0, 0;
    %load/vec4 v000001c311fa5200_0;
    %assign/vec4 v000001c311fa6600_0, 0;
    %load/vec4 v000001c311fa4bc0_0;
    %assign/vec4 v000001c311fa66a0_0, 0;
    %load/vec4 v000001c311fa6380_0;
    %assign/vec4 v000001c311fa4da0_0, 0;
    %load/vec4 v000001c311fa53e0_0;
    %assign/vec4 v000001c311fa67e0_0, 0;
    %load/vec4 v000001c311fa52a0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001c311fa6b00_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001c311d49fd0;
T_21 ;
    %wait E_000001c311ef6420;
    %load/vec4 v000001c311fb0dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c311fb14b0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001c311fb14b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c311fb14b0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001c311f1bc30;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c311fb2450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c311fb2590_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001c311f1bc30;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001c311fb2450_0;
    %inv;
    %assign/vec4 v000001c311fb2450_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001c311f1bc30;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SparseMatrixCount/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c311fb2590_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c311fb2590_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001c311fb23b0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
