$date
	Sun Feb 06 01:36:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module seq_logic_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # CLK $end
$var reg 1 $ select $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 # CLK $end
$var wire 1 $ select $end
$var wire 1 % mux_out $end
$var reg 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
1#
0"
x!
$end
#10000
0#
#15000
1%
1"
#20000
1!
1#
#25000
0%
0"
#30000
0#
#35000
0$
#40000
1%
0!
1#
#45000
1"
#50000
0#
#55000
0"
#60000
0%
1!
1#
#65000
1$
#70000
0#
#75000
