Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 13 00:11:14 2022
| Host         : Bryan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.913        0.000                      0                  179        0.166        0.000                      0                  179        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.913        0.000                      0                  179        0.166        0.000                      0                  179        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.807ns (17.297%)  route 3.859ns (82.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.616     5.200    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDRE (Prop_fdre_C_Q)         0.478     5.678 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[1]/Q
                         net (fo=173, routed)         3.243     8.921    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[4]_0[1]
    SLICE_X57Y84         LUT3 (Prop_lut3_I1_O)        0.329     9.250 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.616     9.866    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[2]_i_1_n_0
    SLICE_X57Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.435    14.839    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[2]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y82         FDRE (Setup_fdre_C_D)       -0.283    14.779    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.123ns (27.962%)  route 2.893ns (72.038%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.546     5.130    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/Q
                         net (fo=5, routed)           0.869     6.517    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]
    SLICE_X55Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.641 f  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.433     7.074    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.149     7.223 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.863     8.086    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X57Y81         LUT3 (Prop_lut3_I1_O)        0.332     8.418 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_1/O
                         net (fo=7, routed)           0.728     9.146    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X61Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.500    14.904    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]/C
                         clock pessimism              0.258    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X61Y82         FDRE (Setup_fdre_C_CE)      -0.205    14.922    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.123ns (27.945%)  route 2.896ns (72.055%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.546     5.130    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/Q
                         net (fo=5, routed)           0.869     6.517    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]
    SLICE_X55Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.641 f  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.433     7.074    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.149     7.223 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.863     8.086    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X57Y81         LUT3 (Prop_lut3_I1_O)        0.332     8.418 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_1/O
                         net (fo=7, routed)           0.731     9.149    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.500    14.904    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]_rep/C
                         clock pessimism              0.258    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X60Y82         FDRE (Setup_fdre_C_CE)      -0.169    14.958    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.123ns (27.945%)  route 2.896ns (72.055%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.546     5.130    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/Q
                         net (fo=5, routed)           0.869     6.517    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]
    SLICE_X55Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.641 f  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.433     7.074    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.149     7.223 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.863     8.086    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X57Y81         LUT3 (Prop_lut3_I1_O)        0.332     8.418 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_1/O
                         net (fo=7, routed)           0.731     9.149    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.500    14.904    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[1]/C
                         clock pessimism              0.258    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X60Y82         FDRE (Setup_fdre_C_CE)      -0.169    14.958    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.123ns (27.945%)  route 2.896ns (72.055%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.546     5.130    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/Q
                         net (fo=5, routed)           0.869     6.517    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]
    SLICE_X55Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.641 f  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.433     7.074    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.149     7.223 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.863     8.086    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X57Y81         LUT3 (Prop_lut3_I1_O)        0.332     8.418 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_1/O
                         net (fo=7, routed)           0.731     9.149    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.500    14.904    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[3]/C
                         clock pessimism              0.258    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X60Y82         FDRE (Setup_fdre_C_CE)      -0.169    14.958    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.123ns (27.945%)  route 2.896ns (72.055%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.546     5.130    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/Q
                         net (fo=5, routed)           0.869     6.517    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]
    SLICE_X55Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.641 f  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.433     7.074    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.149     7.223 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.863     8.086    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X57Y81         LUT3 (Prop_lut3_I1_O)        0.332     8.418 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_1/O
                         net (fo=7, routed)           0.731     9.149    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.500    14.904    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[4]/C
                         clock pessimism              0.258    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X60Y82         FDRE (Setup_fdre_C_CE)      -0.169    14.958    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.149ns (31.492%)  route 2.500ns (68.508%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.546     5.130    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/Q
                         net (fo=5, routed)           0.869     6.517    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]
    SLICE_X55Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.641 f  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.433     7.074    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.149     7.223 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.863     8.086    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I0_O)        0.358     8.444 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.335     8.779    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X56Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.435    14.839    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X56Y82         FDRE (Setup_fdre_C_CE)      -0.371    14.691    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.149ns (31.492%)  route 2.500ns (68.508%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.546     5.130    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/Q
                         net (fo=5, routed)           0.869     6.517    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]
    SLICE_X55Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.641 f  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.433     7.074    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.149     7.223 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.863     8.086    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I0_O)        0.358     8.444 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.335     8.779    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X56Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.435    14.839    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[1]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X56Y82         FDRE (Setup_fdre_C_CE)      -0.371    14.691    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.149ns (31.492%)  route 2.500ns (68.508%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.546     5.130    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/Q
                         net (fo=5, routed)           0.869     6.517    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]
    SLICE_X55Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.641 f  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.433     7.074    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.149     7.223 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.863     8.086    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I0_O)        0.358     8.444 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.335     8.779    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X56Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.435    14.839    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[2]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X56Y82         FDRE (Setup_fdre_C_CE)      -0.371    14.691    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.149ns (31.492%)  route 2.500ns (68.508%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.546     5.130    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/Q
                         net (fo=5, routed)           0.869     6.517    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]
    SLICE_X55Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.641 f  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_5/O
                         net (fo=1, routed)           0.433     7.074    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_5_n_0
    SLICE_X55Y79         LUT4 (Prop_lut4_I3_O)        0.149     7.223 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_4/O
                         net (fo=10, routed)          0.863     8.086    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_pixel_ctr_q[4]_i_4_n_0
    SLICE_X57Y81         LUT2 (Prop_lut2_I0_O)        0.358     8.444 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.335     8.779    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]_i_1_n_0
    SLICE_X56Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.435    14.839    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X56Y82         FDRE (Setup_fdre_C_CE)      -0.371    14.691    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  5.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.555     1.499    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.114     1.754    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[2]
    SLICE_X54Y79         LUT6 (Prop_lut6_I4_O)        0.045     1.799 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.799    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]_i_1_n_0
    SLICE_X54Y79         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.823     2.013    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.502     1.512    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.121     1.633    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.555     1.499    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.115     1.778    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[0]
    SLICE_X55Y79         LUT5 (Prop_lut5_I2_O)        0.048     1.826 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.826    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[3]_i_1_n_0
    SLICE_X55Y79         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.823     2.013    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[3]/C
                         clock pessimism             -0.502     1.512    
    SLICE_X55Y79         FDRE (Hold_fdre_C_D)         0.107     1.619    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.555     1.499    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.115     1.778    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[0]
    SLICE_X55Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.823 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.823    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[2]_i_1_n_0
    SLICE_X55Y79         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.823     2.013    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[2]/C
                         clock pessimism             -0.502     1.512    
    SLICE_X55Y79         FDRE (Hold_fdre_C_D)         0.091     1.603    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.146%)  route 0.128ns (40.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.585     1.529    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X59Y81         FDSE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=13, routed)          0.128     1.798    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_d
    SLICE_X59Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.843 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_inv_i_1/O
                         net (fo=1, routed)           0.000     1.843    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_inv_i_1_n_0
    SLICE_X59Y81         FDSE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.853     2.042    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X59Y81         FDSE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
                         clock pessimism             -0.514     1.529    
    SLICE_X59Y81         FDSE (Hold_fdse_C_D)         0.091     1.620    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 keyboard_controller/a_button/L_edge/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_letter_2_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.223%)  route 0.184ns (49.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.553     1.497    keyboard_controller/a_button/L_edge/CLK
    SLICE_X57Y74         FDRE                                         r  keyboard_controller/a_button/L_edge/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.141     1.638 f  keyboard_controller/a_button/L_edge/M_last_q_reg/Q
                         net (fo=7, routed)           0.184     1.822    betaCPU/control_unit/M_last_q
    SLICE_X56Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.867 r  betaCPU/control_unit/M_input_letter_2_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.867    betaCPU/r/M_input_letter_2_q_reg[0]_0
    SLICE_X56Y74         FDRE                                         r  betaCPU/r/M_input_letter_2_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.818     2.008    betaCPU/r/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  betaCPU/r/M_input_letter_2_q_reg[0]/C
                         clock pessimism             -0.499     1.510    
    SLICE_X56Y74         FDRE (Hold_fdre_C_D)         0.121     1.631    betaCPU/r/M_input_letter_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 keyboard_controller/a_button/L_edge/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.088%)  route 0.185ns (49.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.553     1.497    keyboard_controller/a_button/L_edge/CLK
    SLICE_X57Y74         FDRE                                         r  keyboard_controller/a_button/L_edge/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  keyboard_controller/a_button/L_edge/M_last_q_reg/Q
                         net (fo=7, routed)           0.185     1.823    betaCPU/control_unit/M_last_q
    SLICE_X56Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.868 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.868    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[3]_i_1_n_0
    SLICE_X56Y74         FDSE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.818     2.008    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X56Y74         FDSE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[3]/C
                         clock pessimism             -0.499     1.510    
    SLICE_X56Y74         FDSE (Hold_fdse_C_D)         0.120     1.630    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.251ns (66.993%)  route 0.124ns (33.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.560     1.504    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.148     1.652 f  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.124     1.775    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[4]
    SLICE_X56Y82         LUT5 (Prop_lut5_I3_O)        0.103     1.878 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.878    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q[3]_i_1_n_0
    SLICE_X56Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.826     2.016    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.132     1.636    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 betaCPU/r/M_input_letter_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_letter_1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.553     1.497    betaCPU/r/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  betaCPU/r/M_input_letter_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  betaCPU/r/M_input_letter_1_q_reg[0]/Q
                         net (fo=4, routed)           0.160     1.821    betaCPU/control_unit/M_input_letter_1_q[0]
    SLICE_X56Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.866 r  betaCPU/control_unit/M_input_letter_1_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    betaCPU/r/M_input_letter_1_q_reg[0]_0
    SLICE_X56Y74         FDRE                                         r  betaCPU/r/M_input_letter_1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.818     2.008    betaCPU/r/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  betaCPU/r/M_input_letter_1_q_reg[0]/C
                         clock pessimism             -0.512     1.497    
    SLICE_X56Y74         FDRE (Hold_fdre_C_D)         0.121     1.618    betaCPU/r/M_input_letter_1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.247ns (64.312%)  route 0.137ns (35.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.553     1.497    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.148     1.645 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]/Q
                         net (fo=4, routed)           0.137     1.782    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[1]
    SLICE_X56Y74         LUT5 (Prop_lut5_I4_O)        0.099     1.881 r  betaCPU/control_unit/M_input_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.881    betaCPU/r/M_input_ctr_q_reg[0]_0
    SLICE_X56Y74         FDRE                                         r  betaCPU/r/M_input_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.818     2.008    betaCPU/r/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  betaCPU/r/M_input_ctr_q_reg[0]/C
                         clock pessimism             -0.512     1.497    
    SLICE_X56Y74         FDRE (Hold_fdre_C_D)         0.121     1.618    betaCPU/r/M_input_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 FSM_onehot_M_button_debugger_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_button_debugger_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.579     1.523    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  FSM_onehot_M_button_debugger_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  FSM_onehot_M_button_debugger_q_reg[1]/Q
                         net (fo=2, routed)           0.177     1.864    keyboard_controller/a_button/button_cond/io_led_OBUF[0]
    SLICE_X60Y74         LUT3 (Prop_lut3_I2_O)        0.045     1.909 r  keyboard_controller/a_button/button_cond/FSM_onehot_M_button_debugger_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.909    keyboard_controller_n_4
    SLICE_X60Y74         FDRE                                         r  FSM_onehot_M_button_debugger_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.845     2.035    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  FSM_onehot_M_button_debugger_q_reg[1]/C
                         clock pessimism             -0.513     1.523    
    SLICE_X60Y74         FDRE (Hold_fdre_C_D)         0.120     1.643    FSM_onehot_M_button_debugger_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y74   FSM_onehot_M_button_debugger_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y82   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y82   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y82   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y82   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y82   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y79   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y79   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   keyboard_controller/a_button/button_cond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   keyboard_controller/a_button/button_cond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   keyboard_controller/a_button/button_cond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y71   keyboard_controller/a_button/button_cond/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   FSM_onehot_M_button_debugger_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y82   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y82   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y82   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y82   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   FSM_onehot_M_button_debugger_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y79   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y79   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y79   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y79   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y79   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y81   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[10]/C



