<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Firmware SDK: twr/src/twr_dma.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Firmware SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('twr__dma_8c_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">twr_dma.c</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;twr_dma.h&gt;</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;twr_irq.h&gt;</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#include &lt;twr_scheduler.h&gt;</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#include &lt;twr_fifo.h&gt;</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#include &lt;stm32l0xx.h&gt;</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#define _TWR_DMA_CHECK_IRQ_OF_CHANNEL_(__CHANNEL) \</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">    if ((DMA1-&gt;ISR &amp; DMA_ISR_GIF##__CHANNEL) != 0) \</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">    { \</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">        if ((DMA1-&gt;ISR &amp; DMA_ISR_TEIF##__CHANNEL) != 0) \</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">        { \</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">            _twr_dma_irq_handler(TWR_DMA_CHANNEL_##__CHANNEL, TWR_DMA_EVENT_ERROR); \</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">        } \</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">        else if ((DMA1-&gt;ISR &amp; DMA_ISR_HTIF##__CHANNEL) != 0) \</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">        { \</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">            _twr_dma_irq_handler(TWR_DMA_CHANNEL_##__CHANNEL, TWR_DMA_EVENT_HALF_DONE); \</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">            DMA1-&gt;IFCR |= DMA_IFCR_CHTIF##__CHANNEL; \</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">        } \</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">        else if ((DMA1-&gt;ISR &amp; DMA_ISR_TCIF##__CHANNEL) != 0) \</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">        { \</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">            _twr_dma_irq_handler(TWR_DMA_CHANNEL_##__CHANNEL, TWR_DMA_EVENT_DONE); \</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">            DMA1-&gt;IFCR |= DMA_IFCR_CTCIF##__CHANNEL; \</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">        } \</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="structtwr__dma__pending__event__t.html">   26</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;{</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    uint8_t channel : 4;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    uint8_t event : 4;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;} <a class="code" href="structtwr__dma__pending__event__t.html">twr_dma_pending_event_t</a>;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">static</span> <a class="code" href="structtwr__dma__pending__event__t.html">twr_dma_pending_event_t</a> _twr_dma_pending_event_buffer[2 * 7 * <span class="keyword">sizeof</span>(<a class="code" href="structtwr__dma__pending__event__t.html">twr_dma_pending_event_t</a>)];</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">static</span> <span class="keyword">struct</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;{</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    <span class="keywordtype">bool</span> is_initialized;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="keyword">struct</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    {</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        DMA_Channel_TypeDef *instance;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        void (*event_handler)(<a class="code" href="group__twr__dma.html#gab7f539aa72934d8ceb537edb796da981">twr_dma_channel_t</a>, <a class="code" href="group__twr__dma.html#ga75edabcce5ce8776d57389f9523274c2">twr_dma_event_t</a>, <span class="keywordtype">void</span> *);</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        <span class="keywordtype">void</span> *event_param;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    } channel[7];</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <a class="code" href="structtwr__fifo__t.html">twr_fifo_t</a> fifo_pending;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <a class="code" href="group__twr__scheduler.html#ga9875dc9fa022d703de84dfdeb47bea66">twr_scheduler_task_id_t</a> task_id;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;} _twr_dma;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> _twr_dma_task(<span class="keywordtype">void</span> *param);</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> _twr_dma_irq_handler(<a class="code" href="group__twr__dma.html#gab7f539aa72934d8ceb537edb796da981">twr_dma_channel_t</a> channel, <a class="code" href="group__twr__dma.html#ga75edabcce5ce8776d57389f9523274c2">twr_dma_event_t</a> event);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group__twr__dma.html#ga7bd1f60a61692a40e29d7ae4992f0c3d">   56</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__twr__dma.html#ga7bd1f60a61692a40e29d7ae4992f0c3d">twr_dma_init</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordflow">if</span> (_twr_dma.is_initialized)</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    {</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    }</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="comment">// Initialize channel instances</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    _twr_dma.channel[<a class="code" href="group__twr__dma.html#ggab7f539aa72934d8ceb537edb796da981a84933547377f7f41d5bda9960c46b86a">TWR_DMA_CHANNEL_1</a>].instance = DMA1_Channel1;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    _twr_dma.channel[<a class="code" href="group__twr__dma.html#ggab7f539aa72934d8ceb537edb796da981a9194c6af4f1ad7044d349a55aad7dc19">TWR_DMA_CHANNEL_2</a>].instance = DMA1_Channel2;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    _twr_dma.channel[<a class="code" href="group__twr__dma.html#ggab7f539aa72934d8ceb537edb796da981aa66f3f5f56d5c73ac7814ee6257dab64">TWR_DMA_CHANNEL_3</a>].instance = DMA1_Channel3;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    _twr_dma.channel[<a class="code" href="group__twr__dma.html#ggab7f539aa72934d8ceb537edb796da981aa68cf98417bebabc45184cb5c0d2177c">TWR_DMA_CHANNEL_4</a>].instance = DMA1_Channel4;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    _twr_dma.channel[<a class="code" href="group__twr__dma.html#ggab7f539aa72934d8ceb537edb796da981a89c95e976a264547b913464470fbe8c9">TWR_DMA_CHANNEL_5</a>].instance = DMA1_Channel5;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    _twr_dma.channel[<a class="code" href="group__twr__dma.html#ggab7f539aa72934d8ceb537edb796da981a41f71cfeb6ef2f0e9a10d79dbe8ef476">TWR_DMA_CHANNEL_6</a>].instance = DMA1_Channel6;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    _twr_dma.channel[<a class="code" href="group__twr__dma.html#ggab7f539aa72934d8ceb537edb796da981a2a849a8b2c36282e5b869d9bae201f0f">TWR_DMA_CHANNEL_7</a>].instance = DMA1_Channel7;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <a class="code" href="group__twr__fifo.html#gae90183e9e9b656a8733ebfaaa4f25bae">twr_fifo_init</a>(&amp;_twr_dma.fifo_pending, _twr_dma_pending_event_buffer, <span class="keyword">sizeof</span>(_twr_dma_pending_event_buffer));</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    _twr_dma.task_id = <a class="code" href="group__twr__scheduler.html#gaffd07a0c9f390fb3fbdca75a85dd9959">twr_scheduler_register</a>(_twr_dma_task, NULL, <a class="code" href="group__twr__tick.html#ga5d0fc2aa3d886eccbde0caf3be3b2625">TWR_TICK_INFINITY</a>);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="comment">// Enable DMA1</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    RCC-&gt;AHBENR |= RCC_AHBENR_DMA1EN;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="comment">// Errata workaround</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    RCC-&gt;AHBENR;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="comment">// Enable DMA 1 channel 1 interrupt</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    NVIC_SetPriority(DMA1_Channel1_IRQn, 0);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    NVIC_EnableIRQ(DMA1_Channel1_IRQn);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="comment">// Enable DMA 1 channel 2 and 3 interrupts</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    NVIC_SetPriority(DMA1_Channel2_3_IRQn, 1);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">// Enable DMA 1 channel 4, 5, 6 and 7 interrupts</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 2);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;}</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__twr__dma.html#ga0a3b3a12d52c011c18fc5eba31e4cf2a">   95</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__twr__dma.html#ga0a3b3a12d52c011c18fc5eba31e4cf2a">twr_dma_channel_config</a>(<a class="code" href="group__twr__dma.html#gab7f539aa72934d8ceb537edb796da981">twr_dma_channel_t</a> channel, <a class="code" href="structtwr__dma__channel__config__t.html">twr_dma_channel_config_t</a> *config)</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;{</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    DMA_Channel_TypeDef *dma_channel = _twr_dma.channel[channel].instance;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    uint32_t dma_cselr_pos = channel * 4;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="group__twr__irq.html#ga4bf4bcae31426886c47fd4dc9b81ce99">twr_irq_disable</a>();</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="comment">// Set DMA direction</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordflow">if</span> (config-&gt;<a class="code" href="structtwr__dma__channel__config__t.html#a1772b5f33c711e51d90f06d8d42599ef">direction</a> == <a class="code" href="group__twr__dma.html#gga7bb4f1131dcf18505cf4bd38b69d565ea156436c3df2d87b35ff3b3456d46cedf">TWR_DMA_DIRECTION_TO_PERIPHERAL</a>)</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        dma_channel-&gt;CCR |= DMA_CCR_DIR;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    }</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        dma_channel-&gt;CCR &amp;= ~DMA_CCR_DIR;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    }</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="comment">// Set memory data size</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    dma_channel-&gt;CCR &amp;= ~DMA_CCR_MSIZE_Msk;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">if</span> (config-&gt;<a class="code" href="structtwr__dma__channel__config__t.html#abb2694cedec4a82842d785fe218697ec">data_size_memory</a> == <a class="code" href="group__twr__dma.html#gga79dc189a81e81e75e661659966a8d974aa10a7e431e61129fda44336a75adb8c6">TWR_DMA_SIZE_2</a>)</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    {</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        dma_channel-&gt;CCR |= DMA_CCR_MSIZE_0;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    }</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (config-&gt;<a class="code" href="structtwr__dma__channel__config__t.html#abb2694cedec4a82842d785fe218697ec">data_size_memory</a> == <a class="code" href="group__twr__dma.html#gga79dc189a81e81e75e661659966a8d974abcd00e8250851db11e052b36921cad34">TWR_DMA_SIZE_4</a>)</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        dma_channel-&gt;CCR |= DMA_CCR_MSIZE_1;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    }</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="comment">// Set peripheral data size</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    dma_channel-&gt;CCR &amp;= ~DMA_CCR_PSIZE_Msk;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordflow">if</span> (config-&gt;<a class="code" href="structtwr__dma__channel__config__t.html#aecb78e9130b712667ea91278b01ae5a2">data_size_peripheral</a> == <a class="code" href="group__twr__dma.html#gga79dc189a81e81e75e661659966a8d974aa10a7e431e61129fda44336a75adb8c6">TWR_DMA_SIZE_2</a>)</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        dma_channel-&gt;CCR |= DMA_CCR_PSIZE_0;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    }</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (config-&gt;<a class="code" href="structtwr__dma__channel__config__t.html#aecb78e9130b712667ea91278b01ae5a2">data_size_peripheral</a> == <a class="code" href="group__twr__dma.html#gga79dc189a81e81e75e661659966a8d974abcd00e8250851db11e052b36921cad34">TWR_DMA_SIZE_4</a>)</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        dma_channel-&gt;CCR |= DMA_CCR_PSIZE_1;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    }</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="comment">// Set DMA mode</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordflow">if</span> (config-&gt;<a class="code" href="structtwr__dma__channel__config__t.html#a100aa084cf35ebcf1e1a61a07b725443">mode</a> == <a class="code" href="group__twr__dma.html#ggada8eba9b15878d1cb2c6ffc3d8dff8beac0180c46d3435b23af0a4a2d9919cabb">TWR_DMA_MODE_STANDARD</a>)</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    {</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        dma_channel-&gt;CCR &amp;= ~DMA_CCR_CIRC;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    }</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (config-&gt;<a class="code" href="structtwr__dma__channel__config__t.html#a100aa084cf35ebcf1e1a61a07b725443">mode</a> == <a class="code" href="group__twr__dma.html#ggada8eba9b15878d1cb2c6ffc3d8dff8bea9fb6fa5614571ac2934df0e3986543f3">TWR_DMA_MODE_CIRCULAR</a>)</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    {</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        dma_channel-&gt;CCR |= DMA_CCR_CIRC;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    }</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="comment">// Set memory incrementation</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    dma_channel-&gt;CCR |= DMA_CCR_MINC;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="comment">// Set DMA channel priority</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    dma_channel-&gt;CCR &amp;= ~DMA_CCR_PL_Msk;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    dma_channel-&gt;CCR |= config-&gt;<a class="code" href="structtwr__dma__channel__config__t.html#af09fd2ff00540bc1f2cb3cd0dd7bb53c">priority</a> &lt;&lt; DMA_CCR_PL_Pos;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="comment">// Configure request selection for DMA1 Channel</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    DMA1_CSELR-&gt;CSELR &amp;= ~(0xf &lt;&lt; dma_cselr_pos);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    DMA1_CSELR-&gt;CSELR |= config-&gt;<a class="code" href="structtwr__dma__channel__config__t.html#a3ca020f85a676c89136ae419281f1fc3">request</a> &lt;&lt; dma_cselr_pos;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">// Configure DMA channel data length</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    dma_channel-&gt;CNDTR = config-&gt;<a class="code" href="structtwr__dma__channel__config__t.html#ad115adddf54a1f5292914c0d5a87af48">length</a>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="comment">// Configure DMA channel source address</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    dma_channel-&gt;CPAR = (uint32_t) config-&gt;<a class="code" href="structtwr__dma__channel__config__t.html#a7e79dcac1ca3494f512f5e5e7feb805a">address_peripheral</a>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="comment">// Configure DMA channel destination address</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    dma_channel-&gt;CMAR = (uint32_t) config-&gt;<a class="code" href="structtwr__dma__channel__config__t.html#ae1cbcba25732120df85c17b64ebf42bf">address_memory</a>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="comment">// Enable the transfer complete, half-complete and error interrupts</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    dma_channel-&gt;CCR |= DMA_CCR_TCIE | DMA_CCR_HTIE | DMA_CCR_TEIE;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <a class="code" href="group__twr__irq.html#gaf133f90ab90bb3cb13750b0e8d02792f">twr_irq_enable</a>();</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;}</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__twr__dma.html#ga55dce1090705bb46d493341972ca25ac">  173</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__twr__dma.html#ga55dce1090705bb46d493341972ca25ac">twr_dma_set_event_handler</a>(<a class="code" href="group__twr__dma.html#gab7f539aa72934d8ceb537edb796da981">twr_dma_channel_t</a> channel, <span class="keywordtype">void</span> (*event_handler)(<a class="code" href="group__twr__dma.html#gab7f539aa72934d8ceb537edb796da981">twr_dma_channel_t</a>, <a class="code" href="group__twr__dma.html#ga75edabcce5ce8776d57389f9523274c2">twr_dma_event_t</a>, <span class="keywordtype">void</span> *), <span class="keywordtype">void</span> *event_param)</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;{</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    _twr_dma.channel[channel].event_handler = event_handler;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    _twr_dma.channel[channel].event_param = event_param;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;}</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__twr__dma.html#ga14113380c3f8e4f0e4d478d6775e0dd4">  179</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__twr__dma.html#ga14113380c3f8e4f0e4d478d6775e0dd4">twr_dma_channel_run</a>(<a class="code" href="group__twr__dma.html#gab7f539aa72934d8ceb537edb796da981">twr_dma_channel_t</a> channel)</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;{</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    _twr_dma.channel[channel].instance-&gt;CCR |= DMA_CCR_EN;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;}</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__twr__dma.html#gafd30d79e3596d4db446ec026e35b56d9">  184</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__twr__dma.html#gafd30d79e3596d4db446ec026e35b56d9">twr_dma_channel_stop</a>(<a class="code" href="group__twr__dma.html#gab7f539aa72934d8ceb537edb796da981">twr_dma_channel_t</a> channel)</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;{</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    _twr_dma.channel[channel].instance-&gt;CCR &amp;= ~DMA_CCR_EN;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;}</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="keywordtype">size_t</span> twr_dma_channel_get_length(<a class="code" href="group__twr__dma.html#gab7f539aa72934d8ceb537edb796da981">twr_dma_channel_t</a> channel)</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;{</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">return</span> (<span class="keywordtype">size_t</span>) _twr_dma.channel[channel].instance-&gt;CNDTR;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;}</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="keywordtype">void</span> _twr_dma_task(<span class="keywordtype">void</span> *param)</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;{</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    (void) param;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <a class="code" href="structtwr__dma__pending__event__t.html">twr_dma_pending_event_t</a> pending_event;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">while</span> (<a class="code" href="group__twr__fifo.html#gac964da9bfe020888cd31365496280b5e">twr_fifo_read</a>(&amp;_twr_dma.fifo_pending, &amp;pending_event, <span class="keyword">sizeof</span>(<a class="code" href="structtwr__dma__pending__event__t.html">twr_dma_pending_event_t</a>)) != 0)</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    {</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <span class="keywordflow">if</span> (_twr_dma.channel[pending_event.channel].event_handler != NULL)</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        {</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            _twr_dma.channel[pending_event.channel].event_handler(pending_event.channel, pending_event.event, _twr_dma.channel[pending_event.channel].event_param);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    }</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="keywordtype">void</span> _twr_dma_irq_handler(<a class="code" href="group__twr__dma.html#gab7f539aa72934d8ceb537edb796da981">twr_dma_channel_t</a> channel, <a class="code" href="group__twr__dma.html#ga75edabcce5ce8776d57389f9523274c2">twr_dma_event_t</a> event)</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;{</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordflow">if</span> (event == <a class="code" href="group__twr__dma.html#gga75edabcce5ce8776d57389f9523274c2a312d45f580f1a183638af9313d2341bf">TWR_DMA_EVENT_DONE</a> &amp;&amp; !(_twr_dma.channel[channel].instance-&gt;CCR &amp; DMA_CCR_CIRC))</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    {</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <a class="code" href="group__twr__dma.html#gafd30d79e3596d4db446ec026e35b56d9">twr_dma_channel_stop</a>(channel);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    }</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <a class="code" href="structtwr__dma__pending__event__t.html">twr_dma_pending_event_t</a> pending_event = { channel, <span class="keyword">event</span> };</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="group__twr__fifo.html#gac5be6a0c2ddcdc584b6134ef5ce58f78">twr_fifo_irq_write</a>(&amp;_twr_dma.fifo_pending, &amp;pending_event, <span class="keyword">sizeof</span>(<a class="code" href="structtwr__dma__pending__event__t.html">twr_dma_pending_event_t</a>));</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <a class="code" href="group__twr__scheduler.html#gaa80e2e8343f96fbfb2dde7812b995511">twr_scheduler_plan_now</a>(_twr_dma.task_id);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;}</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="keywordtype">void</span> DMA1_Channel1_IRQHandler(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;{</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    _TWR_DMA_CHECK_IRQ_OF_CHANNEL_(1);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;}</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="keywordtype">void</span> DMA1_Channel2_3_IRQHandler(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;{</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    _TWR_DMA_CHECK_IRQ_OF_CHANNEL_(2);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    _TWR_DMA_CHECK_IRQ_OF_CHANNEL_(3);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;}</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="keywordtype">void</span> DMA1_Channel4_5_6_7_IRQHandler(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;{</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    _TWR_DMA_CHECK_IRQ_OF_CHANNEL_(4);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    _TWR_DMA_CHECK_IRQ_OF_CHANNEL_(5);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    _TWR_DMA_CHECK_IRQ_OF_CHANNEL_(6);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    _TWR_DMA_CHECK_IRQ_OF_CHANNEL_(7);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;}</div><div class="ttc" id="structtwr__dma__channel__config__t_html_a3ca020f85a676c89136ae419281f1fc3"><div class="ttname"><a href="structtwr__dma__channel__config__t.html#a3ca020f85a676c89136ae419281f1fc3">twr_dma_channel_config_t::request</a></div><div class="ttdeci">twr_dma_request_t request</div><div class="ttdoc">DMA channel request. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00168">twr_dma.h:168</a></div></div>
<div class="ttc" id="group__twr__dma_html_gab7f539aa72934d8ceb537edb796da981"><div class="ttname"><a href="group__twr__dma.html#gab7f539aa72934d8ceb537edb796da981">twr_dma_channel_t</a></div><div class="ttdeci">twr_dma_channel_t</div><div class="ttdoc">DMA channels. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00012">twr_dma.h:12</a></div></div>
<div class="ttc" id="group__twr__dma_html_gga79dc189a81e81e75e661659966a8d974abcd00e8250851db11e052b36921cad34"><div class="ttname"><a href="group__twr__dma.html#gga79dc189a81e81e75e661659966a8d974abcd00e8250851db11e052b36921cad34">TWR_DMA_SIZE_4</a></div><div class="ttdoc">DMA channel data size 4B. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00114">twr_dma.h:114</a></div></div>
<div class="ttc" id="group__twr__fifo_html_gac5be6a0c2ddcdc584b6134ef5ce58f78"><div class="ttname"><a href="group__twr__fifo.html#gac5be6a0c2ddcdc584b6134ef5ce58f78">twr_fifo_irq_write</a></div><div class="ttdeci">size_t twr_fifo_irq_write(twr_fifo_t *fifo, const void *buffer, size_t length)</div><div class="ttdoc">Write data to FIFO from interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="twr__fifo_8c_source.html#l00101">twr_fifo.c:101</a></div></div>
<div class="ttc" id="group__twr__irq_html_gaf133f90ab90bb3cb13750b0e8d02792f"><div class="ttname"><a href="group__twr__irq.html#gaf133f90ab90bb3cb13750b0e8d02792f">twr_irq_enable</a></div><div class="ttdeci">void twr_irq_enable(void)</div><div class="ttdoc">Enable interrupt requests globally (call can be nested) </div><div class="ttdef"><b>Definition:</b> <a href="twr__irq_8c_source.html#l00021">twr_irq.c:21</a></div></div>
<div class="ttc" id="group__twr__dma_html_ggab7f539aa72934d8ceb537edb796da981aa66f3f5f56d5c73ac7814ee6257dab64"><div class="ttname"><a href="group__twr__dma.html#ggab7f539aa72934d8ceb537edb796da981aa66f3f5f56d5c73ac7814ee6257dab64">TWR_DMA_CHANNEL_3</a></div><div class="ttdoc">DMA channel 3. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00021">twr_dma.h:21</a></div></div>
<div class="ttc" id="group__twr__scheduler_html_gaffd07a0c9f390fb3fbdca75a85dd9959"><div class="ttname"><a href="group__twr__scheduler.html#gaffd07a0c9f390fb3fbdca75a85dd9959">twr_scheduler_register</a></div><div class="ttdeci">twr_scheduler_task_id_t twr_scheduler_register(void(*task)(void *), void *param, twr_tick_t tick)</div><div class="ttdoc">Register task in scheduler. </div><div class="ttdef"><b>Definition:</b> <a href="twr__scheduler_8c_source.html#l00053">twr_scheduler.c:53</a></div></div>
<div class="ttc" id="structtwr__dma__channel__config__t_html_ae1cbcba25732120df85c17b64ebf42bf"><div class="ttname"><a href="structtwr__dma__channel__config__t.html#ae1cbcba25732120df85c17b64ebf42bf">twr_dma_channel_config_t::address_memory</a></div><div class="ttdeci">void * address_memory</div><div class="ttdoc">RAM memory address. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00186">twr_dma.h:186</a></div></div>
<div class="ttc" id="structtwr__dma__channel__config__t_html_ad115adddf54a1f5292914c0d5a87af48"><div class="ttname"><a href="structtwr__dma__channel__config__t.html#ad115adddf54a1f5292914c0d5a87af48">twr_dma_channel_config_t::length</a></div><div class="ttdeci">size_t length</div><div class="ttdoc">DMA channel data length. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00180">twr_dma.h:180</a></div></div>
<div class="ttc" id="group__twr__dma_html_ggab7f539aa72934d8ceb537edb796da981a9194c6af4f1ad7044d349a55aad7dc19"><div class="ttname"><a href="group__twr__dma.html#ggab7f539aa72934d8ceb537edb796da981a9194c6af4f1ad7044d349a55aad7dc19">TWR_DMA_CHANNEL_2</a></div><div class="ttdoc">DMA channel 2. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00018">twr_dma.h:18</a></div></div>
<div class="ttc" id="structtwr__dma__channel__config__t_html_a100aa084cf35ebcf1e1a61a07b725443"><div class="ttname"><a href="structtwr__dma__channel__config__t.html#a100aa084cf35ebcf1e1a61a07b725443">twr_dma_channel_config_t::mode</a></div><div class="ttdeci">twr_dma_mode_t mode</div><div class="ttdoc">DMA channel mode. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00183">twr_dma.h:183</a></div></div>
<div class="ttc" id="group__twr__dma_html_ggab7f539aa72934d8ceb537edb796da981a84933547377f7f41d5bda9960c46b86a"><div class="ttname"><a href="group__twr__dma.html#ggab7f539aa72934d8ceb537edb796da981a84933547377f7f41d5bda9960c46b86a">TWR_DMA_CHANNEL_1</a></div><div class="ttdoc">DMA channel 1. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00015">twr_dma.h:15</a></div></div>
<div class="ttc" id="group__twr__dma_html_gga7bb4f1131dcf18505cf4bd38b69d565ea156436c3df2d87b35ff3b3456d46cedf"><div class="ttname"><a href="group__twr__dma.html#gga7bb4f1131dcf18505cf4bd38b69d565ea156436c3df2d87b35ff3b3456d46cedf">TWR_DMA_DIRECTION_TO_PERIPHERAL</a></div><div class="ttdoc">DMA channel direction from RAM to peripheral. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00096">twr_dma.h:96</a></div></div>
<div class="ttc" id="group__twr__dma_html_ga0a3b3a12d52c011c18fc5eba31e4cf2a"><div class="ttname"><a href="group__twr__dma.html#ga0a3b3a12d52c011c18fc5eba31e4cf2a">twr_dma_channel_config</a></div><div class="ttdeci">void twr_dma_channel_config(twr_dma_channel_t channel, twr_dma_channel_config_t *config)</div><div class="ttdoc">Configure DMA channel. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8c_source.html#l00095">twr_dma.c:95</a></div></div>
<div class="ttc" id="group__twr__dma_html_ga55dce1090705bb46d493341972ca25ac"><div class="ttname"><a href="group__twr__dma.html#ga55dce1090705bb46d493341972ca25ac">twr_dma_set_event_handler</a></div><div class="ttdeci">void twr_dma_set_event_handler(twr_dma_channel_t channel, void(*event_handler)(twr_dma_channel_t, twr_dma_event_t, void *), void *event_param)</div><div class="ttdoc">Set callback function. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8c_source.html#l00173">twr_dma.c:173</a></div></div>
<div class="ttc" id="structtwr__dma__channel__config__t_html_a7e79dcac1ca3494f512f5e5e7feb805a"><div class="ttname"><a href="structtwr__dma__channel__config__t.html#a7e79dcac1ca3494f512f5e5e7feb805a">twr_dma_channel_config_t::address_peripheral</a></div><div class="ttdeci">void * address_peripheral</div><div class="ttdoc">Peripheral address. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00189">twr_dma.h:189</a></div></div>
<div class="ttc" id="group__twr__fifo_html_gae90183e9e9b656a8733ebfaaa4f25bae"><div class="ttname"><a href="group__twr__fifo.html#gae90183e9e9b656a8733ebfaaa4f25bae">twr_fifo_init</a></div><div class="ttdeci">void twr_fifo_init(twr_fifo_t *fifo, void *buffer, size_t size)</div><div class="ttdoc">Initialize FIFO buffer. </div><div class="ttdef"><b>Definition:</b> <a href="twr__fifo_8c_source.html#l00004">twr_fifo.c:4</a></div></div>
<div class="ttc" id="group__twr__dma_html_gga79dc189a81e81e75e661659966a8d974aa10a7e431e61129fda44336a75adb8c6"><div class="ttname"><a href="group__twr__dma.html#gga79dc189a81e81e75e661659966a8d974aa10a7e431e61129fda44336a75adb8c6">TWR_DMA_SIZE_2</a></div><div class="ttdoc">DMA channel data size 2B. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00111">twr_dma.h:111</a></div></div>
<div class="ttc" id="group__twr__dma_html_ga14113380c3f8e4f0e4d478d6775e0dd4"><div class="ttname"><a href="group__twr__dma.html#ga14113380c3f8e4f0e4d478d6775e0dd4">twr_dma_channel_run</a></div><div class="ttdeci">void twr_dma_channel_run(twr_dma_channel_t channel)</div><div class="ttdoc">Start DMA channel. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8c_source.html#l00179">twr_dma.c:179</a></div></div>
<div class="ttc" id="structtwr__dma__channel__config__t_html"><div class="ttname"><a href="structtwr__dma__channel__config__t.html">twr_dma_channel_config_t</a></div><div class="ttdoc">DMA channel configuration. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00165">twr_dma.h:165</a></div></div>
<div class="ttc" id="group__twr__dma_html_ga75edabcce5ce8776d57389f9523274c2"><div class="ttname"><a href="group__twr__dma.html#ga75edabcce5ce8776d57389f9523274c2">twr_dma_event_t</a></div><div class="ttdeci">twr_dma_event_t</div><div class="ttdoc">DMA channel event. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00132">twr_dma.h:132</a></div></div>
<div class="ttc" id="group__twr__dma_html_ggab7f539aa72934d8ceb537edb796da981a2a849a8b2c36282e5b869d9bae201f0f"><div class="ttname"><a href="group__twr__dma.html#ggab7f539aa72934d8ceb537edb796da981a2a849a8b2c36282e5b869d9bae201f0f">TWR_DMA_CHANNEL_7</a></div><div class="ttdoc">DMA channel 7. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00033">twr_dma.h:33</a></div></div>
<div class="ttc" id="structtwr__dma__channel__config__t_html_a1772b5f33c711e51d90f06d8d42599ef"><div class="ttname"><a href="structtwr__dma__channel__config__t.html#a1772b5f33c711e51d90f06d8d42599ef">twr_dma_channel_config_t::direction</a></div><div class="ttdeci">twr_dma_direction_t direction</div><div class="ttdoc">DMA channel direction. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00171">twr_dma.h:171</a></div></div>
<div class="ttc" id="group__twr__dma_html_ggada8eba9b15878d1cb2c6ffc3d8dff8beac0180c46d3435b23af0a4a2d9919cabb"><div class="ttname"><a href="group__twr__dma.html#ggada8eba9b15878d1cb2c6ffc3d8dff8beac0180c46d3435b23af0a4a2d9919cabb">TWR_DMA_MODE_STANDARD</a></div><div class="ttdoc">DMA channel mode standard. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00123">twr_dma.h:123</a></div></div>
<div class="ttc" id="group__twr__dma_html_ggab7f539aa72934d8ceb537edb796da981a89c95e976a264547b913464470fbe8c9"><div class="ttname"><a href="group__twr__dma.html#ggab7f539aa72934d8ceb537edb796da981a89c95e976a264547b913464470fbe8c9">TWR_DMA_CHANNEL_5</a></div><div class="ttdoc">DMA channel 5, used for SPI. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00027">twr_dma.h:27</a></div></div>
<div class="ttc" id="group__twr__dma_html_ggab7f539aa72934d8ceb537edb796da981a41f71cfeb6ef2f0e9a10d79dbe8ef476"><div class="ttname"><a href="group__twr__dma.html#ggab7f539aa72934d8ceb537edb796da981a41f71cfeb6ef2f0e9a10d79dbe8ef476">TWR_DMA_CHANNEL_6</a></div><div class="ttdoc">DMA channel 6. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00030">twr_dma.h:30</a></div></div>
<div class="ttc" id="structtwr__dma__channel__config__t_html_abb2694cedec4a82842d785fe218697ec"><div class="ttname"><a href="structtwr__dma__channel__config__t.html#abb2694cedec4a82842d785fe218697ec">twr_dma_channel_config_t::data_size_memory</a></div><div class="ttdeci">twr_dma_size_t data_size_memory</div><div class="ttdoc">DMA channel memory data size. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00174">twr_dma.h:174</a></div></div>
<div class="ttc" id="group__twr__scheduler_html_ga9875dc9fa022d703de84dfdeb47bea66"><div class="ttname"><a href="group__twr__scheduler.html#ga9875dc9fa022d703de84dfdeb47bea66">twr_scheduler_task_id_t</a></div><div class="ttdeci">size_t twr_scheduler_task_id_t</div><div class="ttdoc">Task ID assigned by scheduler. </div><div class="ttdef"><b>Definition:</b> <a href="twr__scheduler_8h_source.html#l00022">twr_scheduler.h:22</a></div></div>
<div class="ttc" id="group__twr__dma_html_ggab7f539aa72934d8ceb537edb796da981aa68cf98417bebabc45184cb5c0d2177c"><div class="ttname"><a href="group__twr__dma.html#ggab7f539aa72934d8ceb537edb796da981aa68cf98417bebabc45184cb5c0d2177c">TWR_DMA_CHANNEL_4</a></div><div class="ttdoc">DMA channel 4. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00024">twr_dma.h:24</a></div></div>
<div class="ttc" id="group__twr__dma_html_gga75edabcce5ce8776d57389f9523274c2a312d45f580f1a183638af9313d2341bf"><div class="ttname"><a href="group__twr__dma.html#gga75edabcce5ce8776d57389f9523274c2a312d45f580f1a183638af9313d2341bf">TWR_DMA_EVENT_DONE</a></div><div class="ttdoc">DMA channel event done. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00141">twr_dma.h:141</a></div></div>
<div class="ttc" id="group__twr__dma_html_gafd30d79e3596d4db446ec026e35b56d9"><div class="ttname"><a href="group__twr__dma.html#gafd30d79e3596d4db446ec026e35b56d9">twr_dma_channel_stop</a></div><div class="ttdeci">void twr_dma_channel_stop(twr_dma_channel_t channel)</div><div class="ttdoc">Stop DMA channel. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8c_source.html#l00184">twr_dma.c:184</a></div></div>
<div class="ttc" id="group__twr__fifo_html_gac964da9bfe020888cd31365496280b5e"><div class="ttname"><a href="group__twr__fifo.html#gac964da9bfe020888cd31365496280b5e">twr_fifo_read</a></div><div class="ttdeci">size_t twr_fifo_read(twr_fifo_t *fifo, void *buffer, size_t length)</div><div class="ttdoc">Read data from FIFO. </div><div class="ttdef"><b>Definition:</b> <a href="twr__fifo_8c_source.html#l00063">twr_fifo.c:63</a></div></div>
<div class="ttc" id="group__twr__dma_html_ggada8eba9b15878d1cb2c6ffc3d8dff8bea9fb6fa5614571ac2934df0e3986543f3"><div class="ttname"><a href="group__twr__dma.html#ggada8eba9b15878d1cb2c6ffc3d8dff8bea9fb6fa5614571ac2934df0e3986543f3">TWR_DMA_MODE_CIRCULAR</a></div><div class="ttdoc">DMA channel mode circular. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00126">twr_dma.h:126</a></div></div>
<div class="ttc" id="group__twr__irq_html_ga4bf4bcae31426886c47fd4dc9b81ce99"><div class="ttname"><a href="group__twr__irq.html#ga4bf4bcae31426886c47fd4dc9b81ce99">twr_irq_disable</a></div><div class="ttdeci">void twr_irq_disable(void)</div><div class="ttdoc">Disable interrupt requests globally (call can be nested) </div><div class="ttdef"><b>Definition:</b> <a href="twr__irq_8c_source.html#l00007">twr_irq.c:7</a></div></div>
<div class="ttc" id="structtwr__dma__pending__event__t_html"><div class="ttname"><a href="structtwr__dma__pending__event__t.html">twr_dma_pending_event_t</a></div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8c_source.html#l00026">twr_dma.c:26</a></div></div>
<div class="ttc" id="structtwr__fifo__t_html"><div class="ttname"><a href="structtwr__fifo__t.html">twr_fifo_t</a></div><div class="ttdoc">Structure of FIFO instance. </div><div class="ttdef"><b>Definition:</b> <a href="twr__fifo_8h_source.html#l00012">twr_fifo.h:12</a></div></div>
<div class="ttc" id="group__twr__dma_html_ga7bd1f60a61692a40e29d7ae4992f0c3d"><div class="ttname"><a href="group__twr__dma.html#ga7bd1f60a61692a40e29d7ae4992f0c3d">twr_dma_init</a></div><div class="ttdeci">void twr_dma_init(void)</div><div class="ttdoc">Initialize DMA. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8c_source.html#l00056">twr_dma.c:56</a></div></div>
<div class="ttc" id="structtwr__dma__channel__config__t_html_aecb78e9130b712667ea91278b01ae5a2"><div class="ttname"><a href="structtwr__dma__channel__config__t.html#aecb78e9130b712667ea91278b01ae5a2">twr_dma_channel_config_t::data_size_peripheral</a></div><div class="ttdeci">twr_dma_size_t data_size_peripheral</div><div class="ttdoc">DMA channel peripheral data size. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00177">twr_dma.h:177</a></div></div>
<div class="ttc" id="group__twr__tick_html_ga5d0fc2aa3d886eccbde0caf3be3b2625"><div class="ttname"><a href="group__twr__tick.html#ga5d0fc2aa3d886eccbde0caf3be3b2625">TWR_TICK_INFINITY</a></div><div class="ttdeci">#define TWR_TICK_INFINITY</div><div class="ttdoc">Maximum timestamp value. </div><div class="ttdef"><b>Definition:</b> <a href="twr__tick_8h_source.html#l00012">twr_tick.h:12</a></div></div>
<div class="ttc" id="group__twr__scheduler_html_gaa80e2e8343f96fbfb2dde7812b995511"><div class="ttname"><a href="group__twr__scheduler.html#gaa80e2e8343f96fbfb2dde7812b995511">twr_scheduler_plan_now</a></div><div class="ttdeci">void twr_scheduler_plan_now(twr_scheduler_task_id_t task_id)</div><div class="ttdoc">Schedule specified task for immediate execution. </div><div class="ttdef"><b>Definition:</b> <a href="twr__scheduler_8c_source.html#l00106">twr_scheduler.c:106</a></div></div>
<div class="ttc" id="structtwr__dma__channel__config__t_html_af09fd2ff00540bc1f2cb3cd0dd7bb53c"><div class="ttname"><a href="structtwr__dma__channel__config__t.html#af09fd2ff00540bc1f2cb3cd0dd7bb53c">twr_dma_channel_config_t::priority</a></div><div class="ttdeci">twr_dma_priority_t priority</div><div class="ttdoc">DMA channel priority. </div><div class="ttdef"><b>Definition:</b> <a href="twr__dma_8h_source.html#l00192">twr_dma.h:192</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d73e12314111b7bfd81a2766bdc3e4ad.html">twr</a></li><li class="navelem"><a class="el" href="dir_9dd87411b26a65f317c162c91fc8d49c.html">src</a></li><li class="navelem"><b>twr_dma.c</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
