I"ëZ<p><br /></p>

<p>programë§ˆë‹¤ ì‚¬ìš©í•  ìˆ˜ ìˆëŠ” address spaceê°€ ìˆìŒ</p>

<p><img src="https://user-images.githubusercontent.com/79521972/169217938-dd532ae6-0848-4179-aa81-fe2b4d1aec62.png" alt="image" style="zoom:67%;" /></p>

<ul>
  <li>
    <p>CPUì—ëŠ” ì—¬ëŸ¬ í”„ë¡œê·¸ë¨ë“¤ì´ ì¡´ì¬í•˜ê³  ê° í”„ë¡œê·¸ë¨ ë§ˆë‹¤ëŠ” ì£¼ì†Œê°€ ì¡´ì¬í•œë‹¤.</p>
  </li>
  <li>
    <p>HDDì—ëŠ” ê° í”„ë¡œê·¸ë¨ì´ ì‚¬ìš©í•  ìˆ˜ ìˆëŠ” virtual memory ê³µê°„ì´ í• ë‹¹ë˜ì–´ ìˆê³ </p>
  </li>
  <li>
    <p>programë§ˆë‹¤ ì‚¬ìš©í•  ìˆ˜ ìˆëŠ” ìš©ëŸ‰ì´ 100GBë¼ê³  í•˜ê³  ì‹¤ì œ(physical) ë©”ëª¨ë¦¬ì—ëŠ” 10GBë§Œ ìˆë‹¤ê³  í•´ ë³´ì</p>
  </li>
  <li>í”„ë¡œê·¸ë¨ì€ 100GBë¥¼ ì‚¬ìš©í•  ìˆ˜ ìˆì§€ë§Œ ì‹¤ì œë¡œ busë¥¼ í†µí•´ ê°€ëŠ” ê²ƒëŠ” PM(Physical memory)ì—ì„œ ê°„ë‹¤.
    <ul>
      <li>ê·¼ë° ì–´ë–»ê²Œ 10GBì—ì„œ ì˜¤ëŠ”ë° 100GBë¥¼ ì‚¬ìš©?</li>
    </ul>
  </li>
  <li>VMì—ì„œ ì¼ë¶€ë¶„ì€ PMì— ì¡´ì¬í•˜ì§€ë§Œ VMì˜ ë‚˜ë¨¸ì§€ ë¶€ë¶„ì€ hard diskì— ìˆë‹¤. ê·¸ë˜ì„œ PMì— ì—†ë‹¤ë©´ 100ë§Œë°°ë¥¼ ê¸°ë‹¤ë ¤ì„œ harddiskì— ê°”ë‹¤ì™€ì•¼ í•˜ê¸° ë•Œë¬¸ì— ì ì‹œ stop í•´ ë†“ê³  ê°”ë‹¤ì˜¤ëŠ” ë„ì¤‘ì— ë‹¤ë¥¸ programì„ ì‹¤í–‰ì‹œí‚¤ë„ë¡ í•œë‹¤.</li>
  <li>
    <p>ì´ ë•Œì˜ miss rateì„ ìµœì†Œí™”í•˜ê¸° ìœ„í•´ì„œ fully associativity ë°©ì‹ì„ ì‚¬ìš©í•´ì•¼ í•œë‹¤.</p>

    <ul>
      <li>ì´ë¥¼ í†µí•´ í”„ë¡œê·¸ë¨ í• ë‹¹ëœ ì—¬ëŸ¬ address ë“¤ì´ ëª¨ë‘ ê°™ì€ 0ë²ˆì§€ë¥¼ ê°€ì§€ê² ì§€ë§Œ ì´ê²ƒì´ ì‹¤ì œ PMì— mapping ë  ë•ŒëŠ” ë‹¤ë¥¸ ê³³ì— ìœ„ì¹˜í•˜ê²Œ ë˜ëŠ” ê²ƒì´ë‹¤.</li>
      <li>
        <p>ê·¼ë° fully associativeëŠ” ì–´ë””ì— ìœ„ì¹˜í–ˆëŠ”ì§€ë¥¼ ì•„ëŠ” ê²ƒì´ ì¤‘ìš”í•˜ë‹¤.</p>

        <ul>
          <li>ì–´ë”” ë“¤ì–´ìˆë‹¤ê³  ê¸°ë¡ì„ í•˜ëŠ” ì¥ì¹˜(table)ê°€ PMì— ë”°ë¡œ ì¡´ì¬ -&gt; Page Table</li>
        </ul>
      </li>
    </ul>
  </li>
</ul>

<p><br /></p>

<ul>
  <li>
    <p>performance ì¦‰, miss rateì„ ì œì¼ ì‹ ê²½ì¨ì•¼ í•œë‹¤.</p>
  </li>
  <li>
    <p>ê°€ì ¸ì˜¤ëŠ” ë‹¨ìœ„ê°€ cacheì—ì„œëŠ” <strong>block</strong>ì´ì—ˆëŠ”ë° hard diskëŠ” <strong>page</strong>ì´ë‹¤.</p>
  </li>
  <li>To reduce miss-rate
    <ol>
      <li>Block sizeë¥¼ ëŠ˜ë¦°ë‹¤.(Blockë³´ë‹¤ ë” í° Page ë‹¨ìœ„)</li>
      <li>associativityë¥¼ ëŠ˜ë¦°ë‹¤. (-&gt; fully associativity; ëŠ˜ë¦´ìˆ˜ ìˆëŠ” ìµœëŒ€ì˜ associativity)
        <ul>
          <li>VMì—ì„œëŠ” ë¬´ì¡°ê±´ fully associativity</li>
        </ul>
      </li>
      <li>capacity sizeë¥¼ í‚¤ìš´ë‹¤.</li>
    </ol>
  </li>
  <li>addressê°€ ì–´ë”” ë“¤ì–´ìˆëŠ”ì§€ë¥¼ ì•Œë ¤ì£¼ê¸° ìœ„í•´ ê°ê°ì˜ VMë§ˆë‹¤ Page Table(PT)ë¥¼ ì¤€ë‹¤.
    <ul>
      <li>ë‚´ê°€ ì“°ê³  ìˆëŠ” pageëŠ” ë‹¤ë¥¸ ì‚¬ëŒë“¤ ë³´ê³  accessí•˜ì§€ ëª»í•˜ê²Œ í•  ìˆ˜ ìˆë‹¤.</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<p>miss rateì„ ìµœì†Œí™”í•˜ê¸° ìœ„í•´ì„œ fully associativeë¥¼ ì‚¬ìš© -&gt; ì•„ë¬´ë°ë‚˜ ë“¤ì–´ê°ˆ ìˆ˜ ìˆìŒ</p>

<p>ì´ ë•Œ ì–´ë”” ë“¤ì–´ì™”ëŠ”ì§€ ì–´ë–»ê²Œ ì•„ëŠëƒ? -&gt; Page Table</p>

<p>í”„ë¡œê·¸ë¨ë§ˆë‹¤ page tableì„ ê°–ê¸° ë•Œë¬¸ì— A í”„ë¡œê·¸ë¨ì˜ 0ë²ˆì§€ì™€ B í”„ë¡œê·¸ë¨ì˜ 0ë²ˆì§€ëŠ” ë‹¤ë¥¸ ê³³ì— ìœ„ì¹˜í•´ ìˆë‹¤.</p>

<p><img src="https://user-images.githubusercontent.com/79521972/171068710-f392610d-7c7d-4091-858a-38ab11127c4e.png" alt="image" /></p>

<p><img src="https://user-images.githubusercontent.com/79521972/171068801-d59a965d-d313-4adb-921e-ed7aa55ef556.png" alt="image" /></p>

<ol>
  <li>CPUê°€ page tableì— ê°€ì„œ í•´ë‹¹ pageì— ì ‘ê·¼í•œë‹¤.</li>
  <li>ì´ ë•Œ, Memoryì— ì˜¬ë¼ì˜¨ ìƒíƒœê°€ ì•„ë‹ˆë©´(invaild), Interuptë¥¼ ë°œìƒí•œë‹¤.</li>
  <li>OS ë‚´ë¶€ì˜ ISRì—ì„œ ì´ ì¸í„°ëŸ½íŠ¸ë¥¼ ì²˜ë¦¬í•˜ëŸ¬ Diskì—ì„œ pageë¥¼ ì°¾ëŠ”ë‹¤.</li>
  <li>ì°¾ì€ Pageë¥¼ Memoryì— ì˜¬ë ¤ Frameí™” í•œë‹¤.</li>
  <li>page tableì„ ì—…ë°ì´íŠ¸ í•œë‹¤.</li>
  <li>CPUì—ê²Œ ë‹¤ì‹œ ìˆ˜í–‰í•˜ë¼ê³  ëª…ë ¹í•œë‹¤.</li>
</ol>

<p><br /></p>

<h1 id="virtual-memory">Virtual memory</h1>

<h2 id="virtual-memory-1">Virtual Memory</h2>

<ul>
  <li>Gives the illusion of bigger memory</li>
  <li>Main memory (DRAM) acts as cache for hard disk</li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/169217291-052e2f4c-4d36-4a58-9819-185138d771de.png" alt="image" /></p>

<p>cache &lt;-&gt; Main memory : hardware ì ì¸ ì´ë™</p>

<p>CPUì—ëŠ” ê° ì—¬ëŸ¬ê°œì˜ í”„ë¡œê·¸ë¨ì´ ìˆì„í…ë° ê°ê° cacheì˜ ë©”ëª¨ë¦¬ë¥¼ ì‚¬ìš©í•˜ëŠ” ê²ƒì´ë‹¤.(virtual mermoy)</p>

<p>main memory &lt;-&gt; Hard disk : OSê°€ ê´€ë¦¬</p>

<p><br /></p>

<h2 id="memory-hierarchy">Memory Hierarchy</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/169217340-a8c9cecc-3038-4956-91cd-4484451f9862.png" alt="image" /></p>

<p>stall í•˜ê¸°ì— ë„ˆë¬´ ê¸´ ì‹œê°„ì´ ê±¸ë¦¬ëŠ” ê²½ìš°ëŠ” page fault</p>

<p><br /></p>

<h2 id="hard-disk">Hard disk</h2>

<ul>
  <li>Nonvolatile, rotating magnetic storage</li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/169942344-593987fb-debe-4cfd-9f8f-cae6072f7116.png" alt="image" /></p>

<ul>
  <li><strong>Takes milliseconds to seek correct location on disk</strong></li>
</ul>

<p>sectorê°€ í•˜ë‚˜ì˜ ë°ì´í„°ë¥¼ ì €ì¥í•˜ëŠ” ë‹¨ìœ„</p>

<p><br /></p>

<h2 id="disk-sectors-and-access">Disk Sectors and Access</h2>

<ul>
  <li>Tens of thousands of tracks per surface, and each track is divided into sectors</li>
  <li><strong>Each sector</strong> records
    <ul>
      <li>Sector ID</li>
      <li>Data (512 bytes, 4096 bytes proposed)</li>
      <li>Error correcting code (ECC)</li>
      <li>Used to hide defects and recording errors</li>
      <li>Synchronization fields and gaps</li>
    </ul>
  </li>
  <li>Access to a sector involves
    <ul>
      <li>Queuing delay if other accesses are pending</li>
      <li>Seek: move the heads</li>
      <li>Rotational latency</li>
      <li>Data transfer</li>
      <li>Controller overhead</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="disk-access-exampleì‹œí—˜">Disk Access Example(ì‹œí—˜)</h2>

<ul>
  <li>
    <p>Given â€“ 512B sector, 15,000rpm, 4ms average seek time,  100MB/s transfer rate, 0.2ms controller overhead, idle  disk</p>
  </li>
  <li>
    <p>Average read time</p>

    <ul>
      <li>4ms seek time 
+ Â½ / (15,000/60) = 2ms rotational latency 
+ 512 / 100MB/s = 0.005ms transfer time 
+ 0.2ms controller delay 
= 6.2ms</li>
    </ul>
  </li>
  <li>
    <p>If actual average seek time is 1ms â€“ Average read time = 3.2ms</p>
  </li>
</ul>

<p><br /></p>

<h2 id="disk-performance-issues">Disk Performance Issues</h2>

<ul>
  <li>Manufacturers quote average seek time
    <ul>
      <li>Based on all possible seeks</li>
      <li><strong>Locality</strong> and <strong>OS scheduling</strong> lead to smaller actual average seek times
        <ul>
          <li>í•œ trackì˜ sectorì— accessí•˜ë©´ ë‹¤ìŒì—ë„ ê·¸ ê·¼ì²˜ë¥¼ accessí•  í™•ë¥ ì´ ë†’ë‹¤.</li>
        </ul>
      </li>
    </ul>
  </li>
  <li>Smart disk controller allocate physical sectors on disk
    <ul>
      <li>Present logical sector interface to host</li>
      <li>SCSI, ATA, SATA</li>
    </ul>
  </li>
  <li>Disk drives include <strong>caches</strong> (RAM)
    <ul>
      <li>Prefetch sectors in anticipation of access</li>
      <li>Avoid seek and rotational delay</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="virtual-memory-2">Virtual Memory</h2>

<ul>
  <li>Virtual addresses
    <ul>
      <li>Programs use virtual addresses</li>
      <li>Entire virtual address space stored on a hard drive</li>
      <li>Subset of virtual address data in DRAM</li>
      <li>CPU <strong>translates</strong> virtual addresses into physical addresses  (DRAM addresses)
        <ul>
          <li>translate by page table</li>
        </ul>
      </li>
      <li>Data not in DRAM fetched from hard drive
        <ul>
          <li>OSê°€ page fault ë°œìƒì‹œí‚´(cacheì˜ missì™€ ê°™ì€ ê²ƒ)</li>
        </ul>
      </li>
    </ul>
  </li>
  <li>Memory Protection
    <ul>
      <li>Each program has own virtual to physical mapping(PT)</li>
      <li>Two programs can use <strong>same virtual address</strong> for <strong>different data</strong></li>
      <li>Programs donâ€™t need to be aware others are running</li>
      <li>One program (or virus) canâ€™t corrupt memory used by  another</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="cachevirtual-analogues">Cache/Virtual Analogues</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/169942935-5960adc5-5e20-4265-ad37-406c0ab35ec1.png" alt="image" /></p>

<p><strong>Physical memory acts as cache for vitual memory</strong></p>

<p><br /></p>

<h2 id="virtual-memory-definitions">Virtual Memory Definitions</h2>

<ul>
  <li><strong>Page size</strong>: amount of memory transferred  from hard disk to DRAM at once</li>
  <li><strong>Address translation</strong>: determining physical  address from virtual address</li>
  <li><strong>Page table</strong>: lookup table used to translate  virtual addresses to physical addresses</li>
</ul>

<p><br /></p>

<h2 id="virtual-and-physical-address">Virtual and Physical Address</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/169943212-90371f0b-4842-4249-88e9-f9ecf22c2e13.png" alt="image" /></p>

<p><strong>Most accesses hit</strong> in physical memory</p>

<p>But programs have the large capacity of virtual memory</p>

<ul>
  <li>ëª¨ë“  í”„ë¡œê·¸ë¨ì€ ê°ìì˜ Virtual address ìš©ëŸ‰ì„ ëª¨ë‘ ì‚¬ìš©í•œë‹¤.</li>
  <li>ê·¸ëŸ°ë° ì´ ì¤‘ì—ì„œ Physical addressì— ìˆëŠ” ê²ƒì€ ì¼ë¶€ë¶„ ë§Œì´ ë“¤ì–´ì™€ ìˆë‹¤.</li>
</ul>

<p><br /></p>

<h2 id="address-translation">Address Translation</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/169943344-c99e07cd-6410-40dd-a590-e1a02b461d9e.png" alt="image" /></p>

<p>VPN: Virtual Page Number</p>

<p>PPN: Physical Page Number</p>

<ul>
  <li>Virtual address = virtual page number + page offset</li>
  <li>page sizeê°€ 4kë¼ê³  í•˜ë©´ ê·¸ 4kê°€ ë˜ëŠ” page ì¤‘ì—ì„œ ì–´ë””ì¸ì§€ë¥¼ ì•Œì•„ë‚´ëŠ” ê²ƒì´ page offsetì´ë‹¤.</li>
  <li>Virtual addressì—ì„œë‚˜ physical addressì—ì„œì˜ page ëŠ” ë˜‘ê°™ì„ ê²ƒì´ê¸° ë•Œë¬¸ì— ë™ì¼í•œ page offsetì´ ì¡´ì¬í•œë‹¤.</li>
  <li>ë”°ë¼ì„œ VPN -&gt; PPN ë³€í™˜ ê³¼ì •ì´ translationì˜ ì „ë¶€ì´ë‹¤.</li>
</ul>

<p><br /></p>

<h2 id="vitual-memory-example">Vitual Memory Example</h2>

<ul>
  <li><strong>System</strong>
    <ul>
      <li>Virtual memory size: 2 GB = 2<sup>31</sup> bytes</li>
      <li>Physical memory size: 128 MB = 2<sup>27</sup> bytes</li>
      <li>Page size: 4 KB = 2<sup>12</sup> bytes</li>
    </ul>
  </li>
  <li><strong>Organization</strong>:
    <ul>
      <li>Virtual address: 31 bits</li>
      <li>Physical address: 27 bits</li>
      <li>Page offset: 12 bits</li>
      <li># Virtual pages = 2<sup>31</sup>/2<sup>12</sup> = 2<sup>19 </sup>(VPN = 19 bits)</li>
      <li># Physical pages = 2<sup>27</sup>/2<sup>12</sup> = 2<sup>15</sup> (PPN = 15 bits)</li>
    </ul>
  </li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/169944025-1a8d131f-7c7a-4c69-bbb6-7efc7c5d5953.png" alt="image" /></p>

<p><br /></p>

<h2 id="virtual-memory-example">Virtual Memory Example</h2>

<ul>
  <li>19-bit virtual page numbers (VPN)</li>
  <li>15-bit physical page numbers (PPN)</li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/169943773-16a658b8-214d-40ec-b178-8d25e07ee333.png" alt="image" /></p>

<p>virtual page number 7FFFF -&gt; 111 1111 1111 1111 1111 -&gt; 19bit</p>

<p><br /></p>

<p><img src="https://user-images.githubusercontent.com/79521972/169943825-2b037ce7-c54b-469f-8e44-f2c3466fa774.png" alt="image" /></p>

<p><br /></p>

<p><img src="https://user-images.githubusercontent.com/79521972/170392568-acb68b86-4e57-47a6-96ec-16a12c834a39.png" alt="image" /></p>

<ul>
  <li>ìœ„ì—ì„œ ë´¤ë“¯ì´ page offsetì€ 12 bitì´ê¸° ë•Œë¬¸ì— 3byteì´ë¯€ë¡œ 0x247Cì˜ ì£¼ì†Œì—ì„œ ë’¤ì˜ 47CëŠ” page offsetì„ ë‚˜íƒ€ë‚¸ë‹¤.
    <ul>
      <li>47C -&gt; 0100 0111 1100</li>
    </ul>
  </li>
  <li>ë”°ë¼ì„œ VPNëŠ” 0x2ê°€ ë˜ê³  ì´ë¥¼ PPNìœ¼ë¡œ ë³€í™˜í•´ì•¼ í•œë‹¤.
    <ul>
      <li>0x2ëŠ” VPNì—ì„œ 00002ë¥¼ ëœ»í•˜ê³  ì´ëŠ” Physical memoryì˜ 7FFFì— ìˆë‹¤.</li>
      <li>00002 (VPN) =&gt; 7FFF (PPN)</li>
      <li>ê·¸ë˜ì„œ Virtual addressì˜ 2ë¶€ë¶„ì„ 7FFFë¡œ ë°”ê¿”ì£¼ë©´ ëœë‹¤.</li>
    </ul>
  </li>
  <li>ë”°ë¼ì„œ ìµœì¢…ì ìœ¼ë¡œ Physical addressëŠ”  0x7FFF47C ê°€ ëœë‹¤.</li>
</ul>

<p>ìœ„ ê·¸ë¦¼ì—ì„œ VMê³¼ PMì´ ì´ì–´ì§„ ê²ƒì€ ëˆ„êµ¬ë¥¼ í†µí•´ì„œ ì´ë£¨ì–´ ì§€ëŠ”ê°€?(Virtial memoryë¥¼ Physical memoryì˜ ì–´ë””ì— ë‘ì–´ì•¼ í•˜ëŠ”ê°€)</p>

<ul>
  <li>fully associative</li>
</ul>

<p><br /></p>

<h2 id="how-to-perform-translation">How to perform translation?</h2>

<ul>
  <li>Page table
    <ul>
      <li>Entry for each virtual page</li>
      <li>Entry fields:
        <ul>
          <li><strong>Valid bit</strong>: 1 if page in physical memory</li>
          <li><strong>Physical page number</strong>: where the page is located</li>
        </ul>
      </li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="page-table-example">Page Table Example</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/170418303-da1d5e5a-f72a-491e-bde4-8fa6e4c0b110.png" alt="image" /></p>

<p>Virtual page numberë¡œ page tableì— ë¨¼ì € ì ‘ê·¼í•´ì„œ ìˆìœ¼ë©´ í•´ë‹¹ tableì—ì„œ Physical page numberì™€ page offsetì„ í•©ì³ physical addressë¥¼ ë§Œë“¤ì–´ ë‚¼ ìˆ˜ ìˆë‹¤.</p>

<p><br /></p>

<h2 id="page-table-example-1">Page Table Example 1</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/169944630-db8738d7-0f94-436a-af85-60bb61367eca.png" alt="image" /></p>

<p>What is the physical address of virtual address 0x5F20?</p>

<p><img src="https://user-images.githubusercontent.com/79521972/170392702-794230a3-b792-4f72-b790-e8830d6bd2e6.png" alt="image" /></p>

<p><br /></p>

<h2 id="page-table-example-2">Page Table Example 2</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/169944848-e7326e4e-4f51-4129-9dc5-8ec95d542b1d.png" alt="image" /></p>

<p>What is the physical  address of virtual address <strong>0x73E0</strong>?</p>

<ul>
  <li>VPN = <strong>7</strong></li>
  <li>Entry 7 is invalid (V = 0) -&gt; <strong>page fault</strong>
    <ul>
      <li>Virtual page must be paged into physical memory from disk (page fault)</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="mapping-pages-to-storage">Mapping Pages to Storage</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/169944968-833c24f9-4811-4104-b86f-dc84120124b3.png" alt="image" /></p>

<p><br /></p>

<h2 id="replacement-and-writes">Replacement and Writes</h2>

<p>hard disk ê¹Œì§€ ê°€ì•¼í•˜ëŠ” ê²½ìš°ë¥¼ ëŒ€ë¹„í•˜ì—¬ miss rateì„ ì¤„ì—¬ì•¼ í•˜ê¸° ë•Œë¬¸ì— performanceê°€ ì¤‘ìš”í•˜ë‹¤.</p>

<ul>
  <li><strong>To reduce page fault rate</strong>, prefer least recently used (<strong>LRU</strong>) replacement
    <ul>
      <li><strong>Reference bit</strong> (aka <strong>use bit</strong>) in PTE(page table entry) set to 1 on access to  page</li>
      <li>Periodically cleared to 0 <strong>by OS</strong>
        <ul>
          <li>ì£¼ê¸°ì ìœ¼ë¡œ 0ìœ¼ë¡œ ë°”ê¿”ì£¼ê¸° ë•Œë¬¸ì— ìì£¼ ì“°ëŠ” ì£¼ì†ŒëŠ” ê³„ì† 1ë¡œ ë˜ì–´ìˆì„ í…ë° ì“´ ì§€ ì˜¤ë˜ ëœ ê²ƒì€ 0ìœ¼ë¡œ ë°”ë€ŒëŠ” ê²ƒì´ë‹¤.</li>
        </ul>
      </li>
      <li>A page with reference bit = 0 has not been used recently</li>
    </ul>
  </li>
  <li>Disk writes take millions of cycles
    <ul>
      <li>Write through is impractical - ë§¤ìš° ë¹„íš¨ìœ¨ì 
        <ul>
          <li>memoryì— ì¨ì§ˆ ë•Œë§ˆë‹¤ diskì— ì˜¬ë¦¬ëŠ” ê²ƒ -&gt; ë¯¸ì¹œì§“</li>
        </ul>
      </li>
      <li>Use write-back
        <ul>
          <li>ê³„ì† memoryë§Œ writeí•˜ë‹¤ê°€ memory pageê°€ ì«“ê²¨ ë‚˜ì•¼ í•  ë•Œ memoryì— ì¨ì§€ëŠ” ë°©ì‹</li>
          <li>ì¦‰, ë©”ëª¨ë¦¬ì˜ í•œ ë¶€ë¶„ì´ ìƒˆë¡œìš´ ë‚´ìš©ìœ¼ë¡œ ë°”ë€Œë ¤ê³  í•  ë•Œ</li>
        </ul>
      </li>
      <li>Dirty bit in PTE set when page is written
        <ul>
          <li>ë©”ëª¨ë¦¬ê°€ ì“°ì—¬ì¡ŒëŠ”ì§€(ë‚´ìš©ì´ ë°”ë€Œì—ˆëŠ”ì§€) í™•ì¸í•˜ëŠ” bit</li>
        </ul>
      </li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="page-table-challenges">Page Table Challenges</h2>

<ul>
  <li><strong>Page table is large</strong>
    <ul>
      <li>usually located in physical memory</li>
    </ul>
  </li>
  <li>Load/store requires <strong>2 main memory accesses</strong>:  (ì¤‘ìš”í•œ ë¶€ë¶„)
    <ul>
      <li>one for translation (page table read)</li>
      <li>
        <p>one to access data (after translation)</p>
      </li>
      <li>ì¦‰, ì‹¤ì œ ë©”ëª¨ë¦¬ì— ì ‘ê·¼í•˜ê¸° ì „ì— Page Tableì„ í†µí•´ ì–´ë””ì— ìˆëŠ”ì§€ë¥¼ ë¨¼ì € ë³´ëŠ” ê²ƒ</li>
    </ul>
  </li>
  <li>
    <p>ê·¼ë° page tableë„ ê²°êµ­ì€ DRAMì´ê¸° ë•Œë¬¸ì— ëŠë¦¬ë‹¤.</p>
  </li>
  <li>ì´ ë‘ ë²ˆ access í•˜ëŠ” ê²ƒë„ ë” ì¤„ì¼ ìˆ˜ ìˆì„ê¹Œ? -&gt; <strong>locality ì‚¬ìš©</strong></li>
  <li>Cuts memory performance in half
    <ul>
      <li>Unless we get cleverâ€¦</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="translation-lookaside-buffer-tlb">Translation Lookaside Buffer (TLB)</h2>

<ul>
  <li>
    <p>ì¼ì¢…ì˜ page table cache</p>
  </li>
  <li><strong>Small cache</strong> of <strong>most recent translations</strong></li>
  <li>
    <p>Reduces # of memory accesses for most loads/stores from 2 to 1</p>
  </li>
  <li>TLBì— ì—†ìœ¼ë©´ missì´ê¸° ë•Œë¬¸ì— PTê°€ì„œ ê°€ì ¸ì˜´</li>
  <li>TLBê°€ ê½‰ì°¨ë©´ ì«“ê²¨ë‚¼ ë•Œ ë©”ëª¨ë¦¬ì— write</li>
</ul>

<p><br /></p>

<p>ë”°ë¼ì„œ CPUì—ì„œ ë°”ë¡œ Page tableì„ ë³´ê³  ë¬¼ë¦¬ì  ì£¼ì†Œë¡œ ë³€í™˜í•˜ëŠ” ê²ƒì´ ì•„ë‹ˆë¼ ì¤‘ê°„ì— ìˆëŠ” TLBë¥¼ ë¨¼ì € ë´ì„œ ìµœê·¼ì— accessí–ˆë˜ virtual pageê°€ physical pageì˜ ì–´ë””ì— ìœ„ì¹˜í•´ ìˆëŠ”ì§€ ë°”ë¡œ ë³€í™˜í•˜ëŠ” ê²ƒì´ë‹¤.(ìˆë‹¤ë©´)</p>

<ul>
  <li>TLBê°€ hitë©´ ë°”ë¡œ ê°€ì ¸ì˜´</li>
  <li>TLBê°€ missë©´ Page tableì— ê°€ì„œ ë§Œì•½ valid ì´ë©´ ìµœê·¼ì— accessë§Œ ì•ˆ ë˜ì—ˆì„ ë¿ì´ì§€ ìˆë‹¤ëŠ” ëœ»ì´ë¯€ë¡œ TLBë¡œ ì˜®ê²¨ì„œ Physical memoryë¡œ ì°¾ì•„ê°€ê³ </li>
  <li>page tableì— ê°€ë´¤ë”ë‹ˆ validê°€ 0ì´ë©´ physical memoryì— ë°ì´í„°ê°€ ì¡´ì¬í•˜ì§€ ì•ŠëŠ”ë‹¤ëŠ” ëœ»ì´ê¸° ë•Œë¬¸ì— <strong>page fault</strong>ì´ê³  Hard diskë¡œ ê°€ëŠ”ë° ì´ëŠ” ì‹œê°„ì´ ë„ˆë¬´ ë§ì´ ê±¸ë¦¬ê¸° ë•Œë¬¸ì— ê·¸ëƒ¥ ì´ í”„ë¡œê·¸ë¨ì€ stop ì‹œí‚¤ê³  ê¸°ë‹¤ë¦¬ê³  ìˆëŠ” ë‹¤ë¥¸ í”„ë¡œê·¸ë¨ì„ ì‹¤í–‰ì‹œì¼œ ì¤€ë‹¤.</li>
</ul>

<p><br /></p>

<ul>
  <li>ì •ë¦¬í•˜ìë©´ ì›ë˜ëŠ” CPUì—ì„œ ì ‘ê·¼í•˜ê³ ì í•˜ëŠ” virtual addressê°€ ìˆëŠ”ë° ì´ëŠ” Physical addessë¡œ ë³€í™˜ë˜ì–´ì•¼ í•œë‹¤. ê·¸ëŸ°ë° ë³€í™˜ì„ í•˜ë ¤ë©´ fully associative êµ¬ì¡°ì—ì„œ ì°¾ì•„ì•¼ í•˜ê¸° ë•Œë¬¸ì— page tableì„ ì´ìš©í•˜ì—¬ ê°€ìƒ ë©”ëª¨ë¦¬ ê³µê°„ì„ indexë¡œ ì§€ì •í•œ ê³³ì„ ë³´ê³  ë³€í™˜ì„ í•˜ëŠ” ê²ƒì´ë‹¤. ê·¸ëŸ°ë° ì—¬ê¸°ì„œ ë˜ page tableì—ì„œ ë³€í™˜ì„ í–ˆë˜ ê²ƒì„  TLBì— ê¸°ë¡í•˜ì—¬ page tableì„ ë“¤ë¦¬ì§€ ì•Šê³  ë¬¼ë¦¬ì  ì£¼ì†Œë¥¼ ì–»ì„ ìˆ˜ ìˆê²Œ ëœë‹¤.
    <ul>
      <li>ì¦‰, CPUê°€ ì–´ë–¤ virtual addressë¥¼ ì‚¬ìš©í•˜ë ¤ê³  í•˜ëŠ”ë° TLBë¥¼ ë¨¼ì € ë´ì„œ ìµœê·¼ì— virtual pageì—ì„œ physical pageë¡œ ë³€í™˜ ëœ ê²ƒì´ ìˆë‚˜ ë³´ê³  ìˆë‹¤ë©´ ë°”ë¡œ ë³€í™˜ ë˜ê³  ì—†ë‹¤ë©´ page tableì— ê°€ì„œ í•´ë‹¹ ê°€ìƒ ì£¼ì†Œì— í•´ë‹¹í•˜ëŠ” physical addressê°€ ìˆë‚˜ ë³´ê³  ìˆë‹¤ë©´ ê·¸ ì£¼ì†Œë¡œ ë³€í™˜ì´ ë˜ê³  ë§Œì•½ ì—†ë‹¤ë©´ hard diskì— ê°€ì„œ ê°€ì ¸ì™€ì•¼ í•˜ëŠ” ê²ƒì´ë‹¤.</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="tlb">TLB</h2>

<ul>
  <li><strong>Page table accesses</strong>: high temporal locality
    <ul>
      <li>Large page size, so consecutive loads/stores likely  to access same page</li>
    </ul>
  </li>
  <li>TLB
    <ul>
      <li>Small: accessed in &lt; 1 cycle
        <ul>
          <li>CPUì™€ ê±°ì˜ ê°™ì€ cycle</li>
        </ul>
      </li>
      <li>Typically 16 ~ 512 entries</li>
      <li><strong>Fully associative</strong>, N-wayë„ ì ì€ ë¹„ìœ¨ë¡œ ì‚¬ìš©í•˜ê¸´ í•¨.
        <ul>
          <li>-&gt; 99 % hit rates typical
            <ul>
              <li>it means ê±°ì˜ memory accessë¥¼ í•œ ë²ˆë§Œ í•œë‹¤.</li>
            </ul>
          </li>
        </ul>
      </li>
      <li>Reduces # of memory accesses for most loads/stores <strong>from 2 to 1</strong></li>
    </ul>
  </li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/170393324-ea90b5bd-988a-49f5-bbf4-72cb83e7462b.png" alt="image" /></p>

<p><br /></p>

<h2 id="example-2-entry-tlb">Example 2-Entry TLB</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/169945461-bd53c7d5-8ba8-4a64-86d5-f3f09db93bfc.png" alt="image" /></p>

<ul>
  <li>
    <p>2ê°œ ì§œë¦¬ TLB</p>
  </li>
  <li>
    <p>TLBë¥¼ ë¨¼ì € ë´ì„œ ê°™ì€ ê²ƒì´ ìˆë‹¤ë©´ í•´ë‹¹ Physical page numberë¥¼ ë°”ë¡œ ê°€ì ¸ì™€ì„œ ì‚¬ìš©í•œë‹¤.</p>
  </li>
  <li>
    <p>cacheë‘ ë‹¤ë¥¸ ì </p>
    <ul>
      <li>cacheì—ì„œëŠ” Tagì´ë˜ ê²Œ</li>
      <li>TLBì—ì„œëŠ” Virtual Page Numberì´ë‹¤.</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="fast-translation-using-a-tlb">Fast Translation Using a TLB</h2>

<p>â˜ The next few slides are excerpts(ë°œì·Œ) from the book, COD, and Prof. Mary  Jane Irwinâ€™s lecture notes (PSU).</p>

<p><img src="https://user-images.githubusercontent.com/79521972/169945533-cdc01d8a-70ea-4705-aa0a-d1bb593a01cb.png" alt="image" /></p>

<ul>
  <li>TLB miss -&gt; Page Tableì—ì„œ ê°€ì ¸ì˜´
    <ul>
      <li>validë¡œ íŒë‹¨</li>
    </ul>
  </li>
  <li>Page Table miss -&gt; Page fault -&gt; Hard diskì—ì„œ ê°€ì ¸ì˜´</li>
</ul>

<p><br /></p>

<h2 id="trasnlation-lookaside-buffers-tlbs">Trasnlation Lookaside Buffers (TLBs)</h2>

<ul>
  <li>Just like any other cache, the TLB can be organized as fully associative, set-associative, or direct-mapped</li>
  <li>TLB access time is typically smaller than cache access time (because TLBs are much smaller than caches)
    <ul>
      <li>TLBs are typically not more than 512 entries even on high end machines</li>
    </ul>
  </li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/169945603-2f5379f9-f35c-4de4-88ca-88b360f2326b.png" alt="image" /></p>

<p><br /></p>

<h2 id="translation-lookaside-buffers-tlbs">Translation Lookaside Buffers (TLBs)</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/169947452-5370d03e-2e15-428e-ae15-bad155a8640b.png" alt="image" /></p>

<ul>
  <li>A TLB miss is it a <strong>page fault</strong> or merely a <strong>TLB miss</strong>?
    <ul>
      <li>If the page is loaded into main memory, then the <strong>TLB miss can be handled</strong> (in hardware or software) by loading the translation information <strong>from the page table</strong> into the TLB .
        <ul>
          <li>Takes 10â€™s of cycles to find and load the translation info into the TLB</li>
        </ul>
      </li>
      <li><strong>If the page is not in main memory, then itâ€™s a true page fault</strong>
        <ul>
          <li>Takes 1,000,000â€™s of cycles to service a page fault</li>
        </ul>
      </li>
    </ul>
  </li>
  <li>TLB misses are much more frequent than true page faults</li>
</ul>

<p>ì§„í–‰ê³¼ì •</p>

<ol>
  <li>CPUì—ì„œ Virtual addressê°€ ë‚˜ì˜¨ë‹¤.</li>
  <li>TLBì— ì°¾ì•„ê°€ì„œ PAê°€ ìˆëŠ”ì§€ í™•ì¸í•˜ì—¬ hitë©´ cacheì— ìˆìœ¼ë©´ cacheë¥¼ í†µí•´ ì—†ìœ¼ë©´ main memoryë¥¼ í†µí•´ CPUë¡œ ì „ë‹¬ëœë‹¤.</li>
  <li>ê·¸ëŸ¬ë‚˜ TLB missì´ë©´ page tableì— ê°€ì„œ hitë©´ TLBì— ê°€ì ¸ë‹¤ ë†“ê³  PAë¡œ ë³€í™˜ë˜ì–´ cache or memoryë¥¼ í†µí•´ CPUë¡œ ì „ë‹¬ëœë‹¤.</li>
</ol>

<p><br />
Q) TLB ì—ì„œ virtual page numberë¥¼ í™•ì¸í•˜ëŠ”ë° fully associativeë‘ n-way setì´ë‘ ë‹¤ë¥¸ê°€?</p>

<p>A)</p>

:ET