$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 5 % btn [4:0] $end
  $var wire 16 & sw [15:0] $end
  $var wire 1 ' ps2_clk $end
  $var wire 1 ( ps2_data $end
  $var wire 16 ) ledr [15:0] $end
  $var wire 1 * VGA_CLK $end
  $var wire 1 + VGA_HSYNC $end
  $var wire 1 , VGA_VSYNC $end
  $var wire 1 - VGA_BLANK_N $end
  $var wire 8 . VGA_R [7:0] $end
  $var wire 8 / VGA_G [7:0] $end
  $var wire 8 0 VGA_B [7:0] $end
  $var wire 8 1 seg0 [7:0] $end
  $var wire 8 2 seg1 [7:0] $end
  $var wire 8 3 seg2 [7:0] $end
  $var wire 8 4 seg3 [7:0] $end
  $var wire 8 5 seg4 [7:0] $end
  $var wire 8 6 seg5 [7:0] $end
  $var wire 8 7 seg6 [7:0] $end
  $var wire 8 8 seg7 [7:0] $end
  $scope module top $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 5 % btn [4:0] $end
   $var wire 16 & sw [15:0] $end
   $var wire 1 ' ps2_clk $end
   $var wire 1 ( ps2_data $end
   $var wire 16 ) ledr [15:0] $end
   $var wire 1 * VGA_CLK $end
   $var wire 1 + VGA_HSYNC $end
   $var wire 1 , VGA_VSYNC $end
   $var wire 1 - VGA_BLANK_N $end
   $var wire 8 . VGA_R [7:0] $end
   $var wire 8 / VGA_G [7:0] $end
   $var wire 8 0 VGA_B [7:0] $end
   $var wire 8 1 seg0 [7:0] $end
   $var wire 8 2 seg1 [7:0] $end
   $var wire 8 3 seg2 [7:0] $end
   $var wire 8 4 seg3 [7:0] $end
   $var wire 8 5 seg4 [7:0] $end
   $var wire 8 6 seg5 [7:0] $end
   $var wire 8 7 seg6 [7:0] $end
   $var wire 8 8 seg7 [7:0] $end
   $var wire 8 9 q [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b00001 %
b1000000000000001 &
0'
0(
b0000000000000000 )
0*
0+
0,
0-
b00000000 .
b00000000 /
b00000000 0
b00000000 1
b00000000 2
b00000000 3
b00000000 4
b00000000 5
b00000000 6
b00000000 7
b00000000 8
b00000000 9
#1
#2
#3
#4
#5
b1000000000000000 &
#6
b1000000000000001 &
#7
#8
b0000000000000001 &
#9
#10
#11
b0000000000000000 &
#12
b0000000000000001 &
#13
#14
#15
