/* SPDX-License-Identifier: GPL-2.0-only */

/* Generated by bios2gpio tool */

#include <soc/gpio.h>

static const struct pad_config gpio_table[] = {
	/* ------- GPIO Group GPD ------- */

	/* GPD0 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPD0, NONE, DEEP),
	/* GPD1 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPD1, NONE, PWROK, OFF, ACPI),
	/* GPD10 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPD10, NONE, RSMRST),
	/* GPD11 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPD11, NONE, RSMRST),
	/* GPD12 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPD12, NONE, RSMRST),
	/* GPD2 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPD2, NONE, RSMRST, OFF, ACPI),
	/* GPD3 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPD3, NONE, RSMRST, OFF, ACPI),
	/* GPD4 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPD4, NONE, RSMRST, OFF, ACPI),
	/* GPD5 - GPIO */
	PAD_CFG_GPI_SCI(GPD5, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPD6 - GPIO */
	PAD_CFG_GPI_SCI(GPD6, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPD7 - GPIO */
	PAD_CFG_GPI_SMI(GPD7, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPD8 - GPIO */
	PAD_CFG_GPI_SMI(GPD8, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPD9 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPD9, NONE, RSMRST),

	/* ------- GPIO Group GPP_A ------- */

	/* GPP_A0 - GPIO */
	PAD_CFG_GPI_SCI(GPP_A0, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_A1 - GPIO */
	PAD_CFG_GPI_SCI(GPP_A1, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_A10 - GPIO */
	PAD_CFG_GPI_SMI(GPP_A10, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_A11 - GPIO */
	PAD_CFG_GPI_SMI(GPP_A11, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_A12 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_A12, NONE, RSMRST),
	/* GPP_A13 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_A13, NONE, RSMRST),
	/* GPP_A14 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_A14, NONE, RSMRST),
	/* GPP_A2 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_A2, NONE, RSMRST),
	/* GPP_A3 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_A3, NONE, DEEP),
	/* GPP_A4 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A4, NONE, PWROK, OFF, ACPI),
	/* GPP_A5 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A5, NONE, RSMRST, OFF, ACPI),
	/* GPP_A6 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A6, NONE, RSMRST, OFF, ACPI),
	/* GPP_A7 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A7, NONE, RSMRST, OFF, ACPI),
	/* GPP_A8 - GPIO */
	PAD_CFG_GPI_SCI(GPP_A8, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_A9 - GPIO */
	PAD_CFG_GPI_SCI(GPP_A9, NONE, RSMRST, EDGE_SINGLE, INVERT),

	/* ------- GPIO Group GPP_B ------- */

	/* GPP_B0 - GPIO */
	PAD_CFG_GPI_SMI(GPP_B0, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_B1 - GPIO */
	PAD_CFG_GPI_SMI(GPP_B1, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_B10 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B10, NONE, RSMRST, OFF, ACPI),
	/* GPP_B11 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B11, NONE, RSMRST, OFF, ACPI),
	/* GPP_B12 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B12, NONE, RSMRST, OFF, ACPI),
	/* GPP_B13 - GPIO */
	PAD_CFG_GPI_SCI(GPP_B13, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_B14 - NF1 */
	PAD_CFG_NF(GPP_B14, NONE, RSMRST, NF1),
	/* GPP_B15 - GPIO */
	PAD_CFG_GPI_SMI(GPP_B15, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_B16 - GPIO */
	PAD_CFG_GPI_SMI(GPP_B16, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_B17 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_B17, NONE, RSMRST),
	/* GPP_B18 - NF3 */
	PAD_CFG_NF(GPP_B18, NONE, RSMRST, NF3),
	/* GPP_B19 - NF2 */
	PAD_CFG_NF(GPP_B19, NONE, RSMRST, NF2),
	/* GPP_B2 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_B2, NONE, RSMRST),
	/* GPP_B20 - NF2 */
	PAD_CFG_NF(GPP_B20, NONE, RSMRST, NF2),
	/* GPP_B21 - NF2 */
	PAD_CFG_NF(GPP_B21, NONE, RSMRST, NF2),
	/* GPP_B22 - NF1 */
	PAD_CFG_NF(GPP_B22, NONE, RSMRST, NF1),
	/* GPP_B23 - NF1 */
	PAD_CFG_NF(GPP_B23, NONE, RSMRST, NF1),
	/* GPP_B3 - NF3 */
	PAD_CFG_NF(GPP_B3, NONE, RSMRST, NF3),
	/* GPP_B4 - NF2 */
	PAD_CFG_NF(GPP_B4, NONE, RSMRST, NF2),
	/* GPP_B5 - NF2 */
	PAD_CFG_NF(GPP_B5, NONE, RSMRST, NF2),
	/* GPP_B6 - NF2 */
	PAD_CFG_NF(GPP_B6, NONE, RSMRST, NF2),
	/* GPP_B7 - NF1 */
	PAD_CFG_NF(GPP_B7, NONE, RSMRST, NF1),
	/* GPP_B8 - NF1 */
	PAD_CFG_NF(GPP_B8, NONE, RSMRST, NF1),
	/* GPP_B9 - NF2 */
	PAD_CFG_NF(GPP_B9, NONE, DEEP, NF2),

	/* ------- GPIO Group GPP_C ------- */

	/* GPP_C0 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_C0, NONE, RSMRST),
	/* GPP_C1 - GPIO */
	PAD_CFG_GPI_SCI(GPP_C1, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_C10 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_C10, NONE, DEEP),
	/* GPP_C11 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_C11, NONE, PWROK, OFF, ACPI),
	/* GPP_C12 - GPIO */
	PAD_CFG_GPI_SMI(GPP_C12, NONE, DEEP, EDGE_SINGLE, INVERT),
	/* GPP_C13 - GPIO */
	PAD_CFG_GPI_SMI(GPP_C13, NONE, DEEP, EDGE_SINGLE, INVERT),
	/* GPP_C14 - GPIO */
	PAD_CFG_GPI_SMI(GPP_C14, NONE, DEEP, EDGE_SINGLE, INVERT),
	/* GPP_C15 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_C15, NONE, PWROK, OFF, ACPI),
	/* GPP_C16 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_C16, NONE, PWROK, OFF, ACPI),
	/* GPP_C17 - NF1 */
	PAD_CFG_NF(GPP_C17, NONE, PWROK, NF1),
	/* GPP_C18 - NF3 */
	PAD_CFG_NF(GPP_C18, NONE, PWROK, NF3),
	/* GPP_C19 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_C19, NONE, PWROK, OFF, ACPI),
	/* GPP_C2 - GPIO */
	PAD_CFG_GPI_SCI(GPP_C2, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_C20 - NF3 */
	PAD_CFG_NF(GPP_C20, NONE, PWROK, NF3),
	/* GPP_C21 - GPIO */
	PAD_CFG_GPI_SMI(GPP_C21, NONE, PWROK, EDGE_SINGLE, INVERT),
	/* GPP_C22 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_C22, NONE, PWROK, OFF, ACPI),
	/* GPP_C23 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_C23, NONE, PWROK, OFF, ACPI),
	/* GPP_C3 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_C3, NONE, RSMRST),
	/* GPP_C4 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_C4, NONE, DEEP),
	/* GPP_C5 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_C5, NONE, PWROK, OFF, ACPI),
	/* GPP_C6 - NF7 */
	PAD_CFG_NF(GPP_C6, NONE, PWROK, NF7),
	/* GPP_C7 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_C7, NONE, DEEP),
	/* GPP_C8 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_C8, NONE, PWROK, OFF, ACPI),
	/* GPP_C9 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_C9, NONE, DEEP),

	/* ------- GPIO Group GPP_D ------- */

	/* GPP_D0 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_D0, NONE, PWROK, OFF, ACPI),
	/* GPP_D1 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_D1, NONE, PWROK, OFF, ACPI),
	/* GPP_D10 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_D10, NONE, PWROK, OFF, ACPI),
	/* GPP_D11 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_D11, NONE, PWROK, OFF, ACPI),
	/* GPP_D12 - NF1 */
	PAD_CFG_NF(GPP_D12, NONE, PWROK, NF1),
	/* GPP_D13 - GPIO */
	PAD_CFG_GPO(GPP_D13, 0, PWROK),
	/* GPP_D14 - NF1 */
	PAD_CFG_NF(GPP_D14, NONE, PWROK, NF1),
	/* GPP_D15 - GPIO */
	PAD_CFG_GPO(GPP_D15, 0, PWROK),
	/* GPP_D16 - NF2 */
	PAD_CFG_NF(GPP_D16, NONE, PWROK, NF2),
	/* GPP_D17 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_D17, NONE, PWROK),
	/* GPP_D18 - NF2 */
	PAD_CFG_NF(GPP_D18, NONE, PWROK, NF2),
	/* GPP_D19 - NF1 */
	PAD_CFG_NF(GPP_D19, NONE, PWROK, NF1),
	/* GPP_D2 - NF3 */
	PAD_CFG_NF(GPP_D2, NONE, DEEP, NF3),
	/* GPP_D20 - GPIO */
	PAD_CFG_GPI_SCI(GPP_D20, NONE, PWROK, EDGE_SINGLE, INVERT),
	/* GPP_D21 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_D21, NONE, PWROK, OFF, ACPI),
	/* GPP_D3 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_D3, NONE, PWROK, OFF, ACPI),
	/* GPP_D4 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_D4, NONE, PWROK, OFF, ACPI),
	/* GPP_D5 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_D5, NONE, PLTRST),
	/* GPP_D6 - GPIO */
	PAD_CFG_GPI_SCI(GPP_D6, NONE, PWROK, EDGE_SINGLE, INVERT),
	/* GPP_D7 - NF1 */
	PAD_CFG_NF(GPP_D7, NONE, PWROK, NF1),
	/* GPP_D8 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_D8, NONE, PWROK),
	/* GPP_D9 - NF1 */
	PAD_CFG_NF(GPP_D9, NONE, DEEP, NF1),

	/* ------- GPIO Group GPP_E ------- */

	/* GPP_E0 - NF3 */
	PAD_CFG_NF(GPP_E0, NONE, RSMRST, NF3),
	/* GPP_E1 - GPIO */
	PAD_CFG_GPI_SMI(GPP_E1, NONE, DEEP, EDGE_SINGLE, INVERT),
	/* GPP_E10 - NF3 */
	PAD_CFG_NF(GPP_E10, NONE, PWROK, NF3),
	/* GPP_E11 - NF7 */
	PAD_CFG_NF(GPP_E11, NONE, PWROK, NF7),
	/* GPP_E12 - NF3 */
	PAD_CFG_NF(GPP_E12, NONE, PWROK, NF3),
	/* GPP_E13 - NF3 */
	PAD_CFG_NF(GPP_E13, NONE, PWROK, NF3),
	/* GPP_E14 - NF3 */
	PAD_CFG_NF(GPP_E14, NONE, PWROK, NF3),
	/* GPP_E15 - NF3 */
	PAD_CFG_NF(GPP_E15, NONE, PWROK, NF3),
	/* GPP_E16 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_E16, NONE, PWROK),
	/* GPP_E17 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_E17, NONE, PWROK, OFF, ACPI),
	/* GPP_E18 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_E18, NONE, PWROK, OFF, ACPI),
	/* GPP_E19 - GPIO */
	PAD_CFG_GPO(GPP_E19, 0, PLTRST),
	/* GPP_E2 - NF3 */
	PAD_CFG_NF(GPP_E2, NONE, PWROK, NF3),
	/* GPP_E20 - GPIO */
	PAD_CFG_GPO(GPP_E20, 0, PLTRST),
	/* GPP_E21 - GPIO */
	PAD_CFG_GPO(GPP_E21, 0, PLTRST),
	/* GPP_E3 - NF3 */
	PAD_CFG_NF(GPP_E3, NONE, PWROK, NF3),
	/* GPP_E4 - NF3 */
	PAD_CFG_NF(GPP_E4, NONE, PWROK, NF3),
	/* GPP_E5 - NF3 */
	PAD_CFG_NF(GPP_E5, NONE, PWROK, NF3),
	/* GPP_E6 - NF7 */
	PAD_CFG_NF(GPP_E6, NONE, PWROK, NF7),
	/* GPP_E7 - GPIO */
	PAD_CFG_GPI_SCI(GPP_E7, NONE, PWROK, EDGE_SINGLE, INVERT),
	/* GPP_E8 - NF7 */
	PAD_CFG_NF(GPP_E8, NONE, PWROK, NF7),
	/* GPP_E9 - NF3 */
	PAD_CFG_NF(GPP_E9, NONE, PWROK, NF3),

	/* ------- GPIO Group GPP_F ------- */

	/* GPP_F0 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_F0, NONE, PWROK, OFF, ACPI),
	/* GPP_F1 - GPIO */
	PAD_CFG_GPO(GPP_F1, 1, DEEP),
	/* GPP_F10 - GPIO */
	PAD_CFG_GPI_SMI(GPP_F10, NONE, PLTRST, EDGE_SINGLE, INVERT),
	/* GPP_F11 - GPIO */
	PAD_CFG_GPI_SCI(GPP_F11, NONE, PWROK, EDGE_SINGLE, INVERT),
	/* GPP_F12 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_F12, NONE, RSMRST, OFF, ACPI),
	/* GPP_F13 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_F13, NONE, PWROK),
	/* GPP_F14 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_F14, NONE, PWROK, OFF, ACPI),
	/* GPP_F15 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_F15, NONE, PWROK),
	/* GPP_F16 - GPIO */
	PAD_CFG_GPI_SCI(GPP_F16, NONE, PLTRST, EDGE_SINGLE, INVERT),
	/* GPP_F17 - NF4 */
	PAD_CFG_NF(GPP_F17, NONE, DEEP, NF4),
	/* GPP_F18 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_F18, NONE, PWROK, OFF, ACPI),
	/* GPP_F19 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_F19, NONE, DEEP, OFF, ACPI),
	/* GPP_F2 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_F2, NONE, PWROK),
	/* GPP_F20 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_F20, NONE, PWROK, OFF, ACPI),
	/* GPP_F21 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_F21, NONE, PWROK),
	/* GPP_F22 - GPIO */
	PAD_CFG_GPI_SMI(GPP_F22, NONE, PWROK, EDGE_SINGLE, INVERT),
	/* GPP_F23 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_F23, NONE, PWROK, OFF, ACPI),
	/* GPP_F3 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_F3, NONE, PWROK),
	/* GPP_F4 - GPIO */
	PAD_CFG_GPI_SCI(GPP_F4, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_F5 - NF3 */
	PAD_CFG_NF(GPP_F5, NONE, RSMRST, NF3),
	/* GPP_F6 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_F6, NONE, PWROK, OFF, ACPI),
	/* GPP_F7 - GPIO */
	PAD_CFG_GPI_SMI(GPP_F7, NONE, DEEP, EDGE_SINGLE, INVERT),
	/* GPP_F8 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_F8, NONE, PWROK, OFF, ACPI),
	/* GPP_F9 - NF6 */
	PAD_CFG_NF(GPP_F9, NONE, PWROK, NF6),

	/* ------- GPIO Group GPP_G ------- */

	/* GPP_G0 - NF2 */
	PAD_CFG_NF(GPP_G0, NONE, DEEP, NF2),
	/* GPP_G1 - NF1 */
	PAD_CFG_NF(GPP_G1, NONE, PWROK, NF1),
	/* GPP_G2 - NF2 */
	PAD_CFG_NF(GPP_G2, NONE, RSMRST, NF2),
	/* GPP_G3 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_G3, NONE, RSMRST, OFF, ACPI),
	/* GPP_G4 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_G4, NONE, RSMRST, OFF, ACPI),
	/* GPP_G5 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_G5, NONE, RSMRST, OFF, ACPI),
	/* GPP_G6 - GPIO */
	PAD_CFG_GPI_SCI(GPP_G6, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_G7 - NF1 */
	PAD_CFG_NF(GPP_G7, NONE, RSMRST, NF1),

	/* ------- GPIO Group GPP_H ------- */

	/* GPP_H0 - GPIO */
	PAD_CFG_GPI_SMI(GPP_H0, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_H1 - GPIO */
	PAD_CFG_GPI_SMI(GPP_H1, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_H10 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H10, NONE, RSMRST, OFF, ACPI),
	/* GPP_H11 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H11, NONE, RSMRST, OFF, ACPI),
	/* GPP_H12 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H12, NONE, RSMRST, OFF, ACPI),
	/* GPP_H13 - GPIO */
	PAD_CFG_GPI_SCI(GPP_H13, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_H14 - GPIO */
	PAD_CFG_GPI_SCI(GPP_H14, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_H15 - GPIO */
	PAD_CFG_GPI_SMI(GPP_H15, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_H16 - GPIO */
	PAD_CFG_GPI_SMI(GPP_H16, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_H17 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_H17, NONE, RSMRST),
	/* GPP_H18 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_H18, NONE, RSMRST),
	/* GPP_H19 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_H19, NONE, RSMRST),
	/* GPP_H2 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_H2, NONE, RSMRST),
	/* GPP_H20 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_H20, NONE, RSMRST),
	/* GPP_H21 - GPIO */
	PAD_CFG_GPI_SCI(GPP_H21, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_H22 - GPIO */
	PAD_CFG_GPI_SCI(GPP_H22, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_H23 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_H23, NONE, RSMRST),
	/* GPP_H3 - NF3 */
	PAD_CFG_NF(GPP_H3, NONE, RSMRST, NF3),
	/* GPP_H4 - NF2 */
	PAD_CFG_NF(GPP_H4, NONE, RSMRST, NF2),
	/* GPP_H5 - NF2 */
	PAD_CFG_NF(GPP_H5, NONE, RSMRST, NF2),
	/* GPP_H6 - NF2 */
	PAD_CFG_NF(GPP_H6, NONE, RSMRST, NF2),
	/* GPP_H7 - NF1 */
	PAD_CFG_NF(GPP_H7, NONE, RSMRST, NF1),
	/* GPP_H8 - NF1 */
	PAD_CFG_NF(GPP_H8, NONE, RSMRST, NF1),
	/* GPP_H9 - NF2 */
	PAD_CFG_NF(GPP_H9, NONE, DEEP, NF2),

	/* ------- GPIO Group GPP_I ------- */

	/* GPP_I0 - GPIO */
	PAD_CFG_GPO(GPP_I0, 0, RSMRST),
	/* GPP_I1 - NF1 */
	PAD_CFG_NF(GPP_I1, NONE, RSMRST, NF1),
	/* GPP_I10 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I10, NONE, RSMRST, OFF, ACPI),
	/* GPP_I11 - GPIO */
	PAD_CFG_GPO(GPP_I11, 0, RSMRST),
	/* GPP_I12 - GPIO */
	PAD_CFG_GPO(GPP_I12, 0, RSMRST),
	/* GPP_I13 - NF1 */
	PAD_CFG_NF(GPP_I13, NONE, RSMRST, NF1),
	/* GPP_I14 - NF1 */
	PAD_CFG_NF(GPP_I14, NONE, RSMRST, NF1),
	/* GPP_I15 - NF1 */
	PAD_CFG_NF(GPP_I15, NONE, RSMRST, NF1),
	/* GPP_I16 - NF1 */
	PAD_CFG_NF(GPP_I16, NONE, RSMRST, NF1),
	/* GPP_I17 - NF2 */
	PAD_CFG_NF(GPP_I17, NONE, RSMRST, NF2),
	/* GPP_I18 - NF2 */
	PAD_CFG_NF(GPP_I18, NONE, RSMRST, NF2),
	/* GPP_I19 - NF2 */
	PAD_CFG_NF(GPP_I19, NONE, RSMRST, NF2),
	/* GPP_I2 - NF1 */
	PAD_CFG_NF(GPP_I2, NONE, RSMRST, NF1),
	/* GPP_I20 - NF3 */
	PAD_CFG_NF(GPP_I20, NONE, RSMRST, NF3),
	/* GPP_I21 - NF3 */
	PAD_CFG_NF(GPP_I21, NONE, DEEP, NF3),
	/* GPP_I22 - NF3 */
	PAD_CFG_NF(GPP_I22, NONE, PWROK, NF3),
	/* GPP_I3 - NF1 */
	PAD_CFG_NF(GPP_I3, NONE, RSMRST, NF1),
	/* GPP_I4 - NF1 */
	PAD_CFG_NF(GPP_I4, NONE, RSMRST, NF1),
	/* GPP_I5 - NF2 */
	PAD_CFG_NF(GPP_I5, NONE, RSMRST, NF2),
	/* GPP_I6 - NF2 */
	PAD_CFG_NF(GPP_I6, NONE, RSMRST, NF2),
	/* GPP_I7 - NF3 */
	PAD_CFG_NF(GPP_I7, NONE, RSMRST, NF3),
	/* GPP_I8 - NF3 */
	PAD_CFG_NF(GPP_I8, NONE, DEEP, NF3),
	/* GPP_I9 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I9, NONE, RSMRST, OFF, ACPI),

	/* ------- GPIO Group GPP_J ------- */

	/* GPP_J0 - NF3 */
	PAD_CFG_NF(GPP_J0, NONE, RSMRST, NF3),
	/* GPP_J1 - NF2 */
	PAD_CFG_NF(GPP_J1, NONE, RSMRST, NF2),
	/* GPP_J10 - GPIO */
	PAD_CFG_GPI_SCI(GPP_J10, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_J11 - NF1 */
	PAD_CFG_NF(GPP_J11, NONE, RSMRST, NF1),
	/* GPP_J2 - NF2 */
	PAD_CFG_NF(GPP_J2, NONE, RSMRST, NF2),
	/* GPP_J3 - NF1 */
	PAD_CFG_NF(GPP_J3, NONE, RSMRST, NF1),
	/* GPP_J4 - NF1 */
	PAD_CFG_NF(GPP_J4, NONE, RSMRST, NF1),
	/* GPP_J5 - NF2 */
	PAD_CFG_NF(GPP_J5, NONE, DEEP, NF2),
	/* GPP_J6 - NF1 */
	PAD_CFG_NF(GPP_J6, NONE, PWROK, NF1),
	/* GPP_J7 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_J7, NONE, RSMRST, OFF, ACPI),
	/* GPP_J8 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_J8, NONE, RSMRST, OFF, ACPI),
	/* GPP_J9 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_J9, NONE, RSMRST, OFF, ACPI),

	/* ------- GPIO Group GPP_K ------- */

	/* GPP_K0 - GPIO */
	PAD_CFG_GPO(GPP_K0, 0, PLTRST),
	/* GPP_K1 - NF2 */
	PAD_CFG_NF(GPP_K1, NONE, PLTRST, NF2),
	/* GPP_K10 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_K10, NONE, PWROK, OFF, ACPI),
	/* GPP_K11 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_K11, NONE, PWROK),
	/* GPP_K2 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_K2, NONE, PWROK, OFF, ACPI),
	/* GPP_K3 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_K3, NONE, PWROK, OFF, ACPI),
	/* GPP_K4 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_K4, NONE, PLTRST, OFF, ACPI),
	/* GPP_K5 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_K5, NONE, PWROK, OFF, ACPI),
	/* GPP_K6 - NF2 */
	PAD_CFG_NF(GPP_K6, NONE, PWROK, NF2),
	/* GPP_K7 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_K7, NONE, PWROK, OFF, ACPI),
	/* GPP_K8 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_K8, NONE, PWROK, OFF, ACPI),
	/* GPP_K9 - NF1 */
	PAD_CFG_NF(GPP_K9, NONE, PWROK, NF1),

	/* ------- GPIO Group GPP_R ------- */

	/* GPP_R0 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R0, NONE, RSMRST, OFF, ACPI),
	/* GPP_R1 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R1, NONE, RSMRST, OFF, ACPI),
	/* GPP_R10 - NF2 */
	PAD_CFG_NF(GPP_R10, NONE, RSMRST, NF2),
	/* GPP_R11 - NF2 */
	PAD_CFG_NF(GPP_R11, NONE, RSMRST, NF2),
	/* GPP_R12 - NF3 */
	PAD_CFG_NF(GPP_R12, NONE, RSMRST, NF3),
	/* GPP_R13 - NF3 */
	PAD_CFG_NF(GPP_R13, NONE, DEEP, NF3),
	/* GPP_R14 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R14, NONE, RSMRST, OFF, ACPI),
	/* GPP_R15 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R15, NONE, RSMRST, OFF, ACPI),
	/* GPP_R16 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R16, NONE, RSMRST, OFF, ACPI),
	/* GPP_R17 - GPIO */
	PAD_CFG_GPI_SCI(GPP_R17, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_R18 - NF1 */
	PAD_CFG_NF(GPP_R18, NONE, RSMRST, NF1),
	/* GPP_R19 - GPIO */
	PAD_CFG_GPI_SMI(GPP_R19, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_R2 - GPIO */
	PAD_CFG_GPO(GPP_R2, 0, RSMRST),
	/* GPP_R20 - GPIO */
	PAD_CFG_GPI_SMI(GPP_R20, NONE, RSMRST, EDGE_SINGLE, INVERT),
	/* GPP_R21 - GPIO */
	PAD_CFG_GPI_APIC_LOW(GPP_R21, NONE, RSMRST),
	/* GPP_R3 - GPIO */
	PAD_CFG_GPO(GPP_R3, 0, RSMRST),
	/* GPP_R4 - GPIO */
	PAD_CFG_GPO(GPP_R4, 0, RSMRST),
	/* GPP_R5 - NF1 */
	PAD_CFG_NF(GPP_R5, NONE, RSMRST, NF1),
	/* GPP_R6 - NF1 */
	PAD_CFG_NF(GPP_R6, NONE, RSMRST, NF1),
	/* GPP_R7 - NF1 */
	PAD_CFG_NF(GPP_R7, NONE, RSMRST, NF1),
	/* GPP_R8 - NF1 */
	PAD_CFG_NF(GPP_R8, NONE, RSMRST, NF1),
	/* GPP_R9 - NF2 */
	PAD_CFG_NF(GPP_R9, NONE, RSMRST, NF2),

	/* ------- GPIO Group GPP_S ------- */

	/* GPP_S0 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_S0, NONE, PWROK, OFF, ACPI),
	/* GPP_S1 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_S1, NONE, PWROK, OFF, ACPI),
	/* GPP_S2 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_S2, NONE, RSMRST, OFF, ACPI),
	/* GPP_S3 - NF2 */
	PAD_CFG_NF(GPP_S3, NONE, PWROK, NF2),
	/* GPP_S4 - GPIO */
	PAD_CFG_GPI_SMI(GPP_S4, NONE, PWROK, EDGE_SINGLE, INVERT),
	/* GPP_S5 - GPIO */
	PAD_CFG_GPI_SMI(GPP_S5, NONE, DEEP, EDGE_SINGLE, INVERT),
	/* GPP_S6 - NF1 */
	PAD_CFG_NF(GPP_S6, NONE, DEEP, NF1),
	/* GPP_S7 - GPIO */
	PAD_CFG_GPI_SMI(GPP_S7, NONE, PWROK, EDGE_SINGLE, INVERT),
};
