library verilog;
use verilog.vl_types.all;
entity SS_TEST_vlg_vec_tst is
end SS_TEST_vlg_vec_tst;
