#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Sep 12 11:02:39 2025
# Process ID: 13368
# Current directory: C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15768 C:\HamzaMateen\Architecture\_21_lab_RISC_V_Pipelining\_18_lab.xpr
# Log file: C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/vivado.log
# Journal file: C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.xprScanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
uupdate_compile_order -fileset sources_1launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_processor_behav -key {Behavioral:sim_1:Functional:tb_processor} -tclbatch {tb_processor.tcl} -view {C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/tb_register_file_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/tb_register_file_behav.wcfg
source tb_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 769.070 ; gain = 44.410
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/FWD_LOGIC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWD_LOGIC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/IF_ID_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF_ID_Stage
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.ID_EX_Stage
Compiling module xil_defaultlib.FWD_LOGIC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX_MEM_Stage
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEM_WB_Stage
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 820.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 822.770 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/FWD_LOGIC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWD_LOGIC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/IF_ID_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF_ID_Stage
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.ID_EX_Stage
Compiling module xil_defaultlib.FWD_LOGIC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX_MEM_Stage
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEM_WB_Stage
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/xsim.dir/tb_processor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 12 11:39:21 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 824.648 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/FWD_LOGIC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWD_LOGIC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/IF_ID_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF_ID_Stage
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.ID_EX_Stage
Compiling module xil_defaultlib.FWD_LOGIC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX_MEM_Stage
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEM_WB_Stage
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/FWD_LOGIC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWD_LOGIC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/IF_ID_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF_ID_Stage
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.ID_EX_Stage
Compiling module xil_defaultlib.FWD_LOGIC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX_MEM_Stage
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEM_WB_Stage
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/EX_MEM_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/FWD_LOGIC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FWD_LOGIC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/ID_EX_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/IF_ID_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/MEM_WB_Stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/mux_2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.srcs/sim_1/new/tb_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.IF_ID_Stage
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.ID_EX_Stage
Compiling module xil_defaultlib.FWD_LOGIC
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX_MEM_Stage
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEM_WB_Stage
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.tb_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 827.316 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_processor' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/reg_file.mem'
INFO: [SIM-utils-43] Exported 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_processor_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/HamzaMateen/Architecture/_21_lab_RISC_V_Pipelining/_18_lab.sim/sim_1/behav/xsim'
"xelab -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 25ffab6ff29848fd97b8d1aa516543f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_processor_behav xil_defaultlib.tb_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
