###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       186895   # Number of WRITE/WRITEP commands
num_reads_done                 =       570878   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       427197   # Number of read row buffer hits
num_read_cmds                  =       570880   # Number of READ/READP commands
num_writes_done                =       186903   # Number of read requests issued
num_write_row_hits             =       149352   # Number of write row buffer hits
num_act_cmds                   =       181983   # Number of ACT commands
num_pre_cmds                   =       181956   # Number of PRE commands
num_ondemand_pres              =       159631   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9406256   # Cyles of rank active rank.0
rank_active_cycles.1           =      9157515   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       593744   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       842485   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       707271   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8419   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4434   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2093   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          879   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1104   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1653   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2137   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2796   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         4993   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22016   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =          383   # Write cmd latency (cycles)
write_latency[40-59]           =          747   # Write cmd latency (cycles)
write_latency[60-79]           =         1328   # Write cmd latency (cycles)
write_latency[80-99]           =         2656   # Write cmd latency (cycles)
write_latency[100-119]         =         3973   # Write cmd latency (cycles)
write_latency[120-139]         =         6028   # Write cmd latency (cycles)
write_latency[140-159]         =         7325   # Write cmd latency (cycles)
write_latency[160-179]         =         8416   # Write cmd latency (cycles)
write_latency[180-199]         =         8982   # Write cmd latency (cycles)
write_latency[200-]            =       147044   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       233445   # Read request latency (cycles)
read_latency[40-59]            =        66943   # Read request latency (cycles)
read_latency[60-79]            =        86796   # Read request latency (cycles)
read_latency[80-99]            =        29558   # Read request latency (cycles)
read_latency[100-119]          =        22884   # Read request latency (cycles)
read_latency[120-139]          =        19847   # Read request latency (cycles)
read_latency[140-159]          =        11641   # Read request latency (cycles)
read_latency[160-179]          =         9037   # Read request latency (cycles)
read_latency[180-199]          =         7491   # Read request latency (cycles)
read_latency[200-]             =        83233   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   9.3298e+08   # Write energy
read_energy                    =  2.30179e+09   # Read energy
act_energy                     =  4.97905e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.84997e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.04393e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8695e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71429e+09   # Active standby energy rank.1
average_read_latency           =      122.102   # Average read request latency (cycles)
average_interarrival           =      13.1961   # Average request interarrival latency (cycles)
total_energy                   =  1.67105e+10   # Total energy (pJ)
average_power                  =      1671.05   # Average power (mW)
average_bandwidth              =       6.4664   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       213758   # Number of WRITE/WRITEP commands
num_reads_done                 =       600113   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       461331   # Number of read row buffer hits
num_read_cmds                  =       600111   # Number of READ/READP commands
num_writes_done                =       213778   # Number of read requests issued
num_write_row_hits             =       168639   # Number of write row buffer hits
num_act_cmds                   =       184629   # Number of ACT commands
num_pre_cmds                   =       184601   # Number of PRE commands
num_ondemand_pres              =       160365   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9320396   # Cyles of rank active rank.0
rank_active_cycles.1           =      9255423   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       679604   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       744577   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       764255   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7525   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4415   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2151   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          786   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1143   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1714   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2092   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2794   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         5239   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21780   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           14   # Write cmd latency (cycles)
write_latency[20-39]           =          548   # Write cmd latency (cycles)
write_latency[40-59]           =         1034   # Write cmd latency (cycles)
write_latency[60-79]           =         2061   # Write cmd latency (cycles)
write_latency[80-99]           =         4079   # Write cmd latency (cycles)
write_latency[100-119]         =         6294   # Write cmd latency (cycles)
write_latency[120-139]         =         8781   # Write cmd latency (cycles)
write_latency[140-159]         =        10351   # Write cmd latency (cycles)
write_latency[160-179]         =        11483   # Write cmd latency (cycles)
write_latency[180-199]         =        11991   # Write cmd latency (cycles)
write_latency[200-]            =       157122   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       237520   # Read request latency (cycles)
read_latency[40-59]            =        77794   # Read request latency (cycles)
read_latency[60-79]            =        91406   # Read request latency (cycles)
read_latency[80-99]            =        33532   # Read request latency (cycles)
read_latency[100-119]          =        24962   # Read request latency (cycles)
read_latency[120-139]          =        21345   # Read request latency (cycles)
read_latency[140-159]          =        12207   # Read request latency (cycles)
read_latency[160-179]          =         9333   # Read request latency (cycles)
read_latency[180-199]          =         7628   # Read request latency (cycles)
read_latency[200-]             =        84382   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.06708e+09   # Write energy
read_energy                    =  2.41965e+09   # Read energy
act_energy                     =  5.05145e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.2621e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.57397e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81593e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77538e+09   # Active standby energy rank.1
average_read_latency           =      121.499   # Average read request latency (cycles)
average_interarrival           =      12.2865   # Average request interarrival latency (cycles)
total_energy                   =  1.69714e+10   # Total energy (pJ)
average_power                  =      1697.14   # Average power (mW)
average_bandwidth              =       6.9452   # Average bandwidth
