Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 482fc4f2ba104f6dbbafce5545884abf --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "testbench_time_impl.sdf", for root module "testbench/u_memory_top".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "testbench_time_impl.sdf", for root module "testbench/u_memory_top".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.5,C...
Compiling module xil_defaultlib.clk_div_clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.led_mem_blk_mem_gen_prim_wrapper
Compiling module xil_defaultlib.led_mem_blk_mem_gen_prim_width
Compiling module xil_defaultlib.led_mem_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.led_mem_blk_mem_gen_top
Compiling module xil_defaultlib.led_mem_blk_mem_gen_v8_4_2_synth
Compiling module xil_defaultlib.led_mem_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.led_mem
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_time_impl
