#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Jun 23 13:08:33 2015
# Process ID: 6216
# Log file: D:/xilinx/lab2/vivado.log
# Journal file: D:/xilinx/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:\xilinx\lab2\lab2.xpr}
update_compile_order -fileset sim_1
open_bd_design {D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/system.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_axi_gpio_0_0 system_processing_system7_0_0 system_axi_gpio_0_1 system_rst_processing_system7_0_100M_0 system_processing_system7_0_axi_periph_0}]
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {2} CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells sw_4bit]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name netlist_1
set_property iostandard LVCMOS33 [get_ports [list {sw_4bit_tri_o[1]} {sw_4bit_tri_o[0]}]]
set_property package_pin "" [get_ports [list  {sw_4bit_tri_o[1]}]]
startgroup
set_property package_pin T20 [get_ports {sw_4bit_tri_o[0]}]
endgroup
save_constraints
startgroup
set_property package_pin U20 [get_ports {sw_4bit_tri_o[1]}]
endgroup
generate_target all [get_files  D:/xilinx/lab2/lab2.srcs/sources_1/bd/system/system.bd]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
close_design
open_run impl_1
file copy -force D:/xilinx/lab2/lab2.runs/impl_1/system_wrapper.sysdef D:/xilinx/lab2/lab2.sdk/system_wrapper.hdf

launch_sdk -workspace D:/xilinx/lab2/lab2.sdk -hwspec D:/xilinx/lab2/lab2.sdk/system_wrapper.hdf
