// Seed: 3345497640
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always begin
    if (id_3) id_4 = 1;
    else begin : id_4
      if (1) begin
        if (id_2) @(posedge id_4);
        else id_4 <= id_2 + 1;
      end
      id_2 <= 1;
    end
  end
endmodule
`timescale 1 ps / 1ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output id_12;
  input id_11;
  inout id_10;
  inout id_9;
  inout id_8;
  output id_7;
  output id_6;
  output id_5;
  input id_4;
  inout id_3;
  output id_2;
  inout id_1;
  logic id_12;
  logic id_13;
endmodule
module module_2 (
    output id_0,
    input  id_1,
    input  id_2,
    output id_3
);
endmodule
