#include "serial.h"
#include "platform.h"

static BOOLEAN serial_ready = FALSE;

#if defined(PD_ARCH_X86)

/* Standard ISA I/O bases. */
#define COM1_BASE 0x3F8
#define COM3_BASE 0x3E8

/* 16550 register offsets from the I/O base. */
#define UART_THR 0 /* Transmit Holding Register (DLAB=0, write)   */
#define UART_DLL 0 /* Divisor Latch Low          (DLAB=1)         */
#define UART_IER 1 /* Interrupt Enable Register  (DLAB=0)         */
#define UART_DLM 1 /* Divisor Latch High         (DLAB=1)         */
#define UART_FCR 2 /* FIFO Control Register       (write)         */
#define UART_LCR 3 /* Line Control Register                       */
#define UART_MCR 4 /* Modem Control Register                      */
#define UART_LSR 5 /* Line Status Register                        */

#define LSR_THRE 0x20 /* Transmit Holding Register empty */

/* 115200 baud: the UART base clock is 1.8432 MHz / 16 = 115200 Hz, so the
 * 16-bit divisor for 115200 baud is exactly 1. */
#define UART_DIVISOR 1

static inline VOID io_outb(UINT16 port, UINT8 val) {
  __asm__ volatile("outb %0, %1" : : "a"(val), "Nd"(port));
}

static inline UINT8 io_inb(UINT16 port) {
  UINT8 r;
  __asm__ volatile("inb %1, %0" : "=a"(r) : "Nd"(port));
  return r;
}

/* Program a 16550 at I/O base `b` for 115200 8N1, FIFOs on. */
static VOID uart_program(UINT16 b) {
  io_outb(b + UART_IER, 0x00);                 /* mask all interrupts        */
  io_outb(b + UART_LCR, 0x80);                 /* DLAB=1 to set baud divisor */
  io_outb(b + UART_DLL, UART_DIVISOR & 0xFF);  /* divisor low                */
  io_outb(b + UART_DLM, (UART_DIVISOR >> 8));  /* divisor high               */
  io_outb(b + UART_LCR, 0x03);                 /* DLAB=0, 8 bits, no parity, 1 stop */
  io_outb(b + UART_FCR, 0xC7);                 /* enable+clear FIFOs, 14B trigger   */
  io_outb(b + UART_MCR, 0x0B);                 /* DTR | RTS | OUT2                   */
}

#define UART_TX_SPIN_LIMIT 100000u

static VOID uart_putc(UINT16 b, CHAR8 c) {
  UINT32 spins = 0;
  while ((io_inb(b + UART_LSR) & LSR_THRE) == 0) {
    if (++spins >= UART_TX_SPIN_LIMIT)
      return;  /* drop the byte rather than wedge the caller */
  }
  io_outb(b + UART_THR, (UINT8)c);
}

static VOID uart_puts(UINT16 b, CONST CHAR8 *s) {
  for (; *s; ++s)
    uart_putc(b, *s);
}

/* Primary serial console port. COM1 (0x3F8) is what real hardware here
 * actually exposes; COM3 was dead on the target board. Intel AMT's
 * Serial-over-LAN UART replaces it when serial_init finds one. */
static UINT16 serial_base = COM1_BASE;
static UINT16 amt_sol_base;

/* AMT's SOL UART is the ME's "KT" function: a 16550 (class 07/00/02) whose
 * registers sit in an I/O BAR the firmware assigns, not at a COM port. */
#define PCI_VENDOR_INTEL       0x8086
#define PCI_CLASS_SERIAL_16550 0x070002

static UINT16 serial_find_amt_sol(VOID) {
  static EFI_GUID pci_io_guid = EFI_PCI_IO_PROTOCOL_GUID;
  EFI_HANDLE *handles = NULL;
  UINTN count = 0;
  UINT16 base = 0;

  if (BS == NULL ||
      EFI_ERROR(uefi_call_wrapper(BS->LocateHandleBuffer, 5,
                                  ByProtocol, &pci_io_guid, NULL, &count, &handles)))
    return 0;

  for (UINTN i = 0; i < count && base == 0; i++) {
    EFI_PCI_IO_PROTOCOL *pci = NULL;
    UINT32 id = 0, class_rev = 0, bar = 0;
    UINT16 cmd = 0;

    if (EFI_ERROR(uefi_call_wrapper(BS->HandleProtocol, 3,
                                    handles[i], &pci_io_guid, (VOID **)&pci)))
      continue;
    if (EFI_ERROR(uefi_call_wrapper(pci->Pci.Read, 5, pci, EfiPciIoWidthUint32, 0x00, 1, &id)) ||
        EFI_ERROR(uefi_call_wrapper(pci->Pci.Read, 5, pci, EfiPciIoWidthUint32, 0x08, 1, &class_rev)) ||
        EFI_ERROR(uefi_call_wrapper(pci->Pci.Read, 5, pci, EfiPciIoWidthUint32, 0x10, 1, &bar)))
      continue;
    if ((id & 0xFFFF) != PCI_VENDOR_INTEL || (class_rev >> 8) != PCI_CLASS_SERIAL_16550)
      continue;
    // BAR0 must be an assigned I/O BAR
    if ((bar & 1) == 0 || (bar & 0xFFFC) == 0)
      continue;

    // no firmware driver binds KT, so its I/O decode may still be off
    if (!EFI_ERROR(uefi_call_wrapper(pci->Pci.Read, 5, pci, EfiPciIoWidthUint16, 0x04, 1, &cmd)) &&
        (cmd & 1) == 0) {
      cmd |= 1;
      uefi_call_wrapper(pci->Pci.Write, 5, pci, EfiPciIoWidthUint16, 0x04, 1, &cmd);
    }
    base = (UINT16)(bar & 0xFFFC);
  }

  uefi_call_wrapper(BS->FreePool, 1, handles);
  return base;
}

VOID serial_init(VOID) {
  amt_sol_base = serial_find_amt_sol();
  if (amt_sol_base != 0)
    serial_base = amt_sol_base;

  uart_program(serial_base);
  uart_puts(serial_base, amt_sol_base != 0 ? "SERIAL TEST AMT SOL (xnu-loader)\r\n"
                                           : "SERIAL TEST COM1 (xnu-loader)\r\n");

  serial_ready = TRUE;
}

VOID serial_reinit(VOID) {
  uart_program(serial_base);
  serial_ready = TRUE;
}

UINT16 serial_amt_sol_port(VOID) {
  return amt_sol_base;
}

static VOID serial_putc(CHAR8 c) {
  uart_putc(serial_base, c);
}

#elif defined(__aarch64__) && defined(XNU_LOADER_PLATFORM_GENERIC)

/* The console the device tree names (fdt_board.c): a PL011, or a 16550 in any
 * of its register layouts - byte registers, or 32-bit ones on a 4-byte stride
 * like the DesignWare APB UART on Allwinner and Sophgo parts. Firmware has it
 * running already. A baud divisor it set is kept, since a vendor tree often
 * gives no clock to compute a new one from. */
/* pl011 has no reg-shift: its offsets are bytes */
#define PL011_DR      0x00
#define PL011_FR      0x18
#define PL011_FR_TXFF (1U << 5)

#define UART_THR 0  /* tx holding      (DLAB=0) */
#define UART_DLL 0  /* divisor low     (DLAB=1) */
#define UART_IER 1  /* irq enable      (DLAB=0) */
#define UART_DLH 1  /* divisor high    (DLAB=1) */
#define UART_FCR 2  /* FIFO control    (write)  */
#define UART_LCR 3  /* line control             */
#define UART_LSR 5  /* line status              */
#define UART_USR 31 /* DesignWare status (0x7c) */

#define UART_LSR_THRE 0x20 /* transmit holding register empty */
#define UART_LCR_8N1  0x03
#define UART_LCR_DLAB 0x80
#define UART_FCR_INIT 0x07 /* enable FIFOs, clear rx and tx    */

static UINT32 uart_rd(UINT32 reg) {
  UINT64 a = g_board.uart_base + ((UINT64)reg << g_board.uart_shift);
  if (g_board.uart_width == 1)
    return *(volatile UINT8 *)a;
  return *(volatile UINT32 *)a;
}

static VOID uart_wr(UINT32 reg, UINT32 v) {
  UINT64 a = g_board.uart_base + ((UINT64)reg << g_board.uart_shift);
  if (g_board.uart_width == 1)
    *(volatile UINT8 *)a = (UINT8)v;
  else
    *(volatile UINT32 *)a = v;
}

static BOOLEAN uart_is_dw(VOID) {
  return g_board.uart_shift == 2 && g_board.uart_width == 4;
}

static VOID uart_drain(VOID) {
  UINT32 spins = 0;
  while ((uart_rd(UART_LSR) & UART_LSR_THRE) == 0) {
    if (++spins >= 100000u)
      break;
  }
  /* a DesignWare UART drops LCR writes while busy; reading USR clears a latched busy-detect */
  if (uart_is_dw())
    (VOID)uart_rd(UART_USR);
}

static VOID uart_16550_init(VOID) {
  UINT32 lcr, divisor;

  uart_wr(UART_IER, 0);
  uart_wr(UART_FCR, UART_FCR_INIT);
  uart_drain();

  lcr = uart_rd(UART_LCR) & ~UART_LCR_DLAB;
  uart_wr(UART_LCR, lcr | UART_LCR_DLAB);
  divisor = (uart_rd(UART_DLL) & 0xFF) | (uart_rd(UART_DLH) & 0xFF) << 8;
  if (divisor == 0 && g_board.uart_clock && g_board.uart_baud) {
    /* round to nearest: 13.02 at 24MHz, 13.56 at 25MHz, for 115200 */
    divisor = (g_board.uart_clock + 8 * g_board.uart_baud) / (16 * g_board.uart_baud);
    uart_wr(UART_DLL, divisor & 0xFF);
    uart_wr(UART_DLH, (divisor >> 8) & 0xFF);
  }
  uart_wr(UART_LCR, UART_LCR_8N1);
  if (uart_is_dw())
    (VOID)uart_rd(UART_USR);

  /* no clock in the tree: report the one that gives firmware's divisor, so XNU's driver computes it again */
  if (!g_board.uart_clock && divisor && g_board.uart_baud)
    g_board.uart_clock = divisor * 16 * g_board.uart_baud;
}

VOID serial_init(VOID) {
  if (g_board.uart_kind == FDT_UART_16550)
    uart_16550_init();
  serial_ready = g_board.uart_kind != FDT_UART_NONE;
}

VOID serial_reinit(VOID) {
  serial_ready = g_board.uart_kind != FDT_UART_NONE;
}

static VOID serial_putc(CHAR8 c) {
  UINT32 spins = 0;

  if (g_board.uart_kind == FDT_UART_PL011) {
    while ((uart_rd(PL011_FR) & PL011_FR_TXFF) != 0) {
      if (++spins >= 100000u)
        return;  /* bounded: see the x86 uart_putc comment */
    }
    uart_wr(PL011_DR, (UINT32)(UINT8)c);
    return;
  }
  while ((uart_rd(UART_LSR) & UART_LSR_THRE) == 0) {
    if (++spins >= 100000u)
      return;
  }
  uart_wr(UART_THR, (UINT32)(UINT8)c);
}

#elif defined(__aarch64__) && defined(XNU_LOADER_PLATFORM_BCM2837)

#define BCM2837_PERIPHERAL_BASE 0x3F000000ULL
#define AUX_ENABLES     (*(volatile UINT32 *)(BCM2837_PERIPHERAL_BASE + 0x215004))
#define AUX_MU_IO_REG   (*(volatile UINT32 *)(BCM2837_PERIPHERAL_BASE + 0x215040))
#define AUX_MU_IER_REG  (*(volatile UINT32 *)(BCM2837_PERIPHERAL_BASE + 0x215044))
#define AUX_MU_LCR_REG  (*(volatile UINT32 *)(BCM2837_PERIPHERAL_BASE + 0x21504C))
#define AUX_MU_LSR_REG  (*(volatile UINT32 *)(BCM2837_PERIPHERAL_BASE + 0x215054))
#define AUX_MU_CNTL_REG (*(volatile UINT32 *)(BCM2837_PERIPHERAL_BASE + 0x215060))
#define AUX_MU_BAUD_REG (*(volatile UINT32 *)(BCM2837_PERIPHERAL_BASE + 0x215068))

static VOID uart_putc(CHAR8 c) {
  UINT32 spins = 0;
  while ((AUX_MU_LSR_REG & 0x20) == 0) {
    if (++spins >= 100000u)
      return;  /* bounded: see the x86 uart_putc comment */
  }
  AUX_MU_IO_REG = (UINT32)(UINT8)c;
}

VOID serial_init(VOID) {
  AUX_ENABLES |= 1;      /* enable mini UART */
  AUX_MU_IER_REG = 0;    /* mask interrupts */
  AUX_MU_LCR_REG = 3;    /* 8-bit mode */
  AUX_MU_CNTL_REG = 0;   /* disable tx/rx while reprogramming */
  AUX_MU_BAUD_REG = 270; /* 115200 baud @ 250MHz core clock */
  AUX_MU_CNTL_REG = 3;   /* enable tx+rx */

  serial_ready = TRUE;
}

VOID serial_reinit(VOID) {
  serial_init();
}

static VOID serial_putc(CHAR8 c) {
  uart_putc(c);
}

#elif defined(__riscv)

// the sbi console works on every board before any uart driver
#define SBI_EXT_DBCN        0x4442434eL
#define SBI_EXT_BASE        0x10L
#define SBI_EXT_LEGACY_PUTC 0x01L

static BOOLEAN sbi_has_dbcn;

static long sbi_ecall(long ext, long fid, long arg0, long *value) {
  register long a0 __asm__("a0") = arg0;
  register long a1 __asm__("a1") = 0;
  register long a6 __asm__("a6") = fid;
  register long a7 __asm__("a7") = ext;
  __asm__ volatile("ecall" : "+r"(a0), "+r"(a1) : "r"(a6), "r"(a7) : "memory");
  if (value)
    *value = a1;
  return a0;
}

VOID serial_init(VOID) {
  long present = 0;
  // base extension probe_extension, dbcn write_byte when it is there
  sbi_has_dbcn = sbi_ecall(SBI_EXT_BASE, 3, SBI_EXT_DBCN, &present) == 0 && present != 0;
  serial_ready = TRUE;
}

VOID serial_reinit(VOID) {
  serial_ready = TRUE;
}

static VOID serial_putc(CHAR8 c) {
  if (sbi_has_dbcn)
    sbi_ecall(SBI_EXT_DBCN, 2, (UINT8)c, NULL);
  else
    sbi_ecall(SBI_EXT_LEGACY_PUTC, 0, (UINT8)c, NULL);
}

#else
#error "serial.c: unsupported architecture"
#endif

VOID serial_puts8(CONST CHAR8 *s) {
  if (!serial_ready)
    return;
  /* Debug strings end lines with a bare \n: terminals need the \r too. */
  for (; *s; ++s) {
    if (*s == '\n')
      serial_putc('\r');
    serial_putc(*s);
  }
}

VOID serial_put16(CONST CHAR16 *s) {
  if (!serial_ready)
    return;
  /* Log format strings already carry explicit \r\n, so pass bytes straight
   * through; narrow any non-ASCII unit to '?'. */
  for (; *s; ++s)
    serial_putc((*s > 0x7F) ? (CHAR8)'?' : (CHAR8)*s);
}

VOID serial_puthex(UINT64 v) {
  CONST CHAR8 *digits = (CONST CHAR8 *)"0123456789ABCDEF";
  CHAR8 buf[17];
  int i = 16;

  buf[16] = 0;
  if (v == 0) {
    serial_puts8((CONST CHAR8 *)"0");
    return;
  }
  while (v != 0 && i > 0) {
    buf[--i] = digits[v & 0xF];
    v >>= 4;
  }
  serial_puts8(&buf[i]);
}

VOID serial_trace(CONST CHAR8 *tag, UINT64 v) {
  serial_puts8((CONST CHAR8 *)"[EBS] ");
  serial_puts8(tag);
  serial_puts8((CONST CHAR8 *)" 0x");
  serial_puthex(v);
  serial_puts8((CONST CHAR8 *)"\r\n");
}

VOID serial_mark(CONST CHAR8 *tag) {
  serial_puts8((CONST CHAR8 *)"[EBS] ");
  serial_puts8(tag);
  serial_puts8((CONST CHAR8 *)"\r\n");
}
