parent	,	V_32
ENOMEM	,	V_44
clk_register	,	F_12
freq_table_size	,	V_40
CLK_ENABLE_REG_16BIT	,	V_5
sh_clk_div6_set_parent	,	F_28
arch_flags	,	V_24
sh_clk_mstp_enable	,	F_9
clk_div_mult_table	,	V_17
"sh_clk_init_parent: parent table size failed\n"	,	L_2
sh_clk_div6_reparent_register	,	F_30
enable_bit	,	V_7
CLK_MASK_DIV_ON_DISABLE	,	V_31
CPUFREQ_TABLE_END	,	V_45
sh_clk_read	,	F_1
frequency	,	V_26
sh_clk_div4_enable_register	,	F_33
dt	,	V_27
clk_div_table	,	V_15
sh_clk_ops	,	V_38
ioread16	,	F_3
u32	,	T_2
clk_reparent	,	F_25
sh_clk_div6_register	,	F_29
freq_table	,	V_20
sh_clk_mstp_disable	,	F_10
priv	,	V_16
sh_clk_write	,	F_5
parent_num	,	V_34
clkp	,	V_10
ret	,	V_11
val	,	V_30
clk	,	V_1
"sh_clk_init_parent: cannot select parent clock\n"	,	L_1
iowrite32	,	F_8
clk_div4_table	,	V_52
nr_divisors	,	V_23
parent_table	,	V_33
sh_clk_mstp_clk_ops	,	V_14
ioread8	,	F_2
ops	,	V_13
sh_clk_div4_register	,	F_32
__func__	,	V_43
sh_clk_div_recalc	,	F_17
clk_rate_table_build	,	F_18
sh_clk_div4_reparent_clk_ops	,	V_54
clk_rate_table_round	,	F_16
pr_err	,	F_24
GFP_KERNEL	,	V_42
idx	,	V_22
CPG_CKSTP_BIT	,	V_29
sh_clk_mstp_register	,	F_11
clks	,	V_8
clk_to_div_table	,	F_13
sh_clk_div_set_rate	,	F_19
ENODEV	,	V_47
clk_to_div_mult_table	,	F_14
nr_divs	,	V_39
nr	,	V_9
div_mult_table	,	V_18
sh_clk_div_disable	,	F_22
flags	,	V_2
src_shift	,	V_37
CLK_ENABLE_REG_8BIT	,	V_3
CLK_ENABLE_ON_INIT	,	V_51
sh_clk_div6_table	,	V_48
src_width	,	V_35
sh_clk_div_register_ops	,	F_26
sh_clk_div6_reparent_clk_ops	,	V_50
sh_clk_div_round_rate	,	F_15
rate	,	V_19
kzalloc	,	F_27
sh_clk_div4_reparent_register	,	F_34
clk_rate_table_find	,	F_20
sh_clk_div_clk_ops	,	V_53
value	,	V_6
table	,	V_21
sh_clk_div_enable	,	F_21
sh_clk_div4_set_parent	,	F_31
iowrite16	,	F_7
iowrite8	,	F_6
i	,	V_46
sh_clk_init_parent	,	F_23
sh_clk_div_enable_clk_ops	,	V_49
k	,	V_12
"%s: unable to alloc memory\n"	,	L_4
ioread32	,	F_4
cpufreq_frequency_table	,	V_41
mapped_reg	,	V_4
EINVAL	,	V_36
kick	,	V_28
div_mask	,	V_25
__init	,	T_1
"sh_clk_init_parent: unable to set parent"	,	L_3
