// Seed: 3000364768
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    output tri1 id_2
    , id_9,
    output wand id_3,
    input  tri  id_4,
    input  tri0 id_5,
    input  tri  id_6,
    input  wor  id_7
);
  wor id_10 = -1;
  logic [1 : -1] id_11, id_12;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wor id_5,
    output wor id_6,
    input wire id_7,
    input tri0 id_8,
    input tri0 id_9,
    input tri0 id_10,
    output tri id_11,
    input supply0 id_12,
    input wor id_13
);
  assign id_6 = id_9;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_11,
      id_5,
      id_9,
      id_13,
      id_13
  );
  assign modCall_1.id_10 = 0;
endmodule
