+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Legal Partition Candidates                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
; AC30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1     ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|rst_controller|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|rst_controller|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 33    ; 31             ; 0            ; 31             ; 1      ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|irq_mapper                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 3     ; 0              ; 2            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|mm_interconnect_5|cra_root_cra_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 182   ; 4              ; 23           ; 4              ; 147    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|mm_interconnect_5|acl_iface_kernel_cra_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 182   ; 11             ; 2            ; 11             ; 176    ; 11              ; 11            ; 11              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|mm_interconnect_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 176   ; 0              ; 1            ; 0              ; 147    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|mm_interconnect_0|acl_iface_kernel_mem0_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 596   ; 4              ; 5            ; 4              ; 579    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|mm_interconnect_0|squeezenet_system_avm_memgmem0_port_0_0_rw_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 594   ; 14             ; 2            ; 14             ; 590    ; 14              ; 14            ; 14              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 587   ; 0              ; 1            ; 0              ; 579    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|port_num_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|port_num_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|port_num_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|port_num_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                                                                                                                                                                              ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|port_num_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                                                                                                        ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|port_num_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 31    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|port_num_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 14    ; 0              ; 0            ; 0              ; 19     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|port_num_fifo|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 13    ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 270   ; 3074           ; 0            ; 3074           ; 3343   ; 3074            ; 3074          ; 3074            ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|GEN_DISABLE_FAST.GEN_IC[3].ic|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|GEN_DISABLE_FAST.GEN_IC[3].ic                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 648   ; 4              ; 0            ; 4              ; 328    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|GEN_DISABLE_FAST.GEN_IC[2].ic|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|GEN_DISABLE_FAST.GEN_IC[2].ic                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 648   ; 4              ; 0            ; 4              ; 328    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|GEN_DISABLE_FAST.GEN_IC[1].ic|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|GEN_DISABLE_FAST.GEN_IC[1].ic                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 648   ; 4              ; 0            ; 4              ; 328    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|GEN_DISABLE_FAST.GEN_IC[0].ic|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|GEN_DISABLE_FAST.GEN_IC[0].ic                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 648   ; 294            ; 0            ; 294            ; 328    ; 294             ; 294           ; 294             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 1317  ; 39             ; 0            ; 39             ; 332    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                                                                                                                                                                              ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                                                                                                        ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 340   ; 0              ; 0            ; 0              ; 318    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 323   ; 0              ; 0            ; 0              ; 328    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 322   ; 0              ; 0            ; 0              ; 320    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 52    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 35    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 34    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[12].ic|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[12].ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 652   ; 296            ; 576          ; 296            ; 332    ; 296             ; 296           ; 296             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[11].ic|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[11].ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 652   ; 296            ; 576          ; 296            ; 332    ; 296             ; 296           ; 296             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[10].ic|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[10].ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 652   ; 296            ; 576          ; 296            ; 332    ; 296             ; 296           ; 296             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[9].ic|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[9].ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 652   ; 296            ; 576          ; 296            ; 332    ; 296             ; 296           ; 296             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[8].ic|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[8].ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 652   ; 296            ; 576          ; 296            ; 332    ; 296             ; 296           ; 296             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[7].ic|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[7].ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 652   ; 296            ; 576          ; 296            ; 332    ; 296             ; 296           ; 296             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[6].ic|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[6].ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 652   ; 296            ; 576          ; 296            ; 332    ; 296             ; 296           ; 296             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[5].ic|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[5].ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 652   ; 296            ; 576          ; 296            ; 332    ; 296             ; 296           ; 296             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[4].ic|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[4].ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 652   ; 296            ; 576          ; 296            ; 332    ; 296             ; 296           ; 296             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[3].ic|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[3].ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 652   ; 296            ; 576          ; 296            ; 332    ; 296             ; 296           ; 296             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[2].ic|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[2].ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 652   ; 296            ; 576          ; 296            ; 332    ; 296             ; 296           ; 296             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[1].ic|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[1].ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 652   ; 296            ; 576          ; 296            ; 332    ; 296             ; 296           ; 296             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[0].ic|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[0].ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 652   ; 586            ; 288          ; 586            ; 332    ; 586             ; 586           ; 586             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4199  ; 4097           ; 0            ; 4097           ; 352    ; 4097            ; 4097          ; 4097            ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2355  ; 4              ; 416          ; 4              ; 3686   ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top|local_reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|lsu_ic_top                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2440  ; 421            ; 85           ; 421            ; 3687   ; 421             ; 421           ; 421             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_start_elem_inst_0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_start_elem_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|theacl_clock2x_dummy_consumer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|themaxpool2d_B3_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 198   ; 0              ; 0            ; 0              ; 195    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|i_exitcond12_maxpool2d_delay                                                                                                                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_outer|staging_reg                                                                                                                                                                                                                                                                                             ; 34    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_outer|fifo                                                                                                                                                                                                                                                                                                    ; 34    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_outer                                                                                                                                                                                                                                                                                                         ; 34    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                 ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                             ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                          ; 44    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                  ; 35    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated                                                                                                                                                                                                                                                                         ; 34    ; 1              ; 0            ; 1              ; 38     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_inner                                                                                                                                                                                                                                                                                                         ; 34    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2                                                                                                                                                                                                                                                                                                                    ; 34    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_outer|staging_reg                                                                                                                                                                                                                                                                                              ; 13    ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_outer|fifo                                                                                                                                                                                                                                                                                                     ; 13    ; 0              ; 0            ; 0              ; 13     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_outer                                                                                                                                                                                                                                                                                                          ; 13    ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                  ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                              ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                           ; 25    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                   ; 14    ; 0              ; 0            ; 0              ; 17     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated                                                                                                                                                                                                                                                                          ; 13    ; 1              ; 0            ; 1              ; 18     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_inner                                                                                                                                                                                                                                                                                                          ; 13    ; 0              ; 0            ; 0              ; 13     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo                                                                                                                                                                                                                                                                                                                     ; 13    ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_outer|staging_reg                                                                                                                                                                                                                                                                                              ; 292   ; 0              ; 0            ; 0              ; 290    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_outer|fifo                                                                                                                                                                                                                                                                                                     ; 292   ; 0              ; 0            ; 0              ; 292    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_outer                                                                                                                                                                                                                                                                                                          ; 292   ; 0              ; 0            ; 0              ; 290    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                  ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                              ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                           ; 302   ; 0              ; 0            ; 0              ; 288    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                   ; 293   ; 0              ; 0            ; 0              ; 295    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated                                                                                                                                                                                                                                                                          ; 292   ; 1              ; 0            ; 1              ; 296    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_inner                                                                                                                                                                                                                                                                                                          ; 292   ; 0              ; 0            ; 0              ; 292    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo                                                                                                                                                                                                                                                                                                                     ; 292   ; 0              ; 0            ; 0              ; 290    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|coalescer                                                                                                                                                                                                                                                                                                                    ; 32    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write                                                                                                                                                                                                                                                                                                                              ; 116   ; 5              ; 48           ; 5              ; 327    ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write                                                                                                                                                                                                                                                                                                                                             ; 74    ; 0              ; 0            ; 0              ; 327    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|u_permute_address                                                                                                                                                                                                                                                                                                                                          ; 30    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                                                           ; 3     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41                                                                                                                                                                                                                                                                                                                                                            ; 460   ; 237            ; 258          ; 237            ; 431    ; 237             ; 237           ; 237             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d                                                                                                                                                                                                                                                                                                                                                                                                      ; 361   ; 0              ; 34           ; 0              ; 329    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thebubble_out_i_syncbuf_output_size_sync_buffer3_maxpool2d_1_reg                                                                                                                                                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_syncbuf_output_size_sync_buffer3_maxpool2d|thei_syncbuf_output_size_sync_buffer3_maxpool2d43                                                                                                                                                                                                                                                                                                                                            ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_syncbuf_output_size_sync_buffer3_maxpool2d                                                                                                                                                                                                                                                                                                                                                                                              ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thebubble_out_stall_entry_2_reg                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thebubble_out_stall_entry_1_reg                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_syncbuf_output_im_sync_buffer_maxpool2d|thei_syncbuf_output_im_sync_buffer_maxpool2d38                                                                                                                                                                                                                                                                                                                                                  ; 64    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_syncbuf_output_im_sync_buffer_maxpool2d                                                                                                                                                                                                                                                                                                                                                                                                 ; 69    ; 1              ; 2            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thebubble_out_stall_entry_3_reg                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_syncbuf_output_size_sync_buffer4_maxpool2d|thei_syncbuf_output_size_sync_buffer4_maxpool2d47                                                                                                                                                                                                                                                                                                                                            ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_syncbuf_output_size_sync_buffer4_maxpool2d                                                                                                                                                                                                                                                                                                                                                                                              ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|i_exitcond11_maxpool2d_delay                                                                                                                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 617   ; 0              ; 0            ; 0              ; 522    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|themaxpool2d_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 261   ; 0              ; 2            ; 0              ; 259    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 714   ; 0              ; 96           ; 0              ; 522    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 261   ; 0              ; 0            ; 0              ; 259    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B4_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5     ; 2              ; 0            ; 2              ; 3      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B4|themaxpool2d_B4_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B4|thebb_maxpool2d_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B4|themaxpool2d_B4_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B4                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 196   ; 0              ; 0            ; 0              ; 194    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|themaxpool2d_B1_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 292   ; 0              ; 2            ; 0              ; 290    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                  ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                 ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector|acl_reset_handler_inst                                                       ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector                                                                              ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector                                                                                                                                                                          ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                               ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                        ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                           ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                     ; 6     ; 3              ; 0            ; 3              ; 1      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                 ; 6     ; 3              ; 0            ; 3              ; 1      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                              ; 74    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55|fifo|scfifo_component|auto_generated|dpfifo                                      ; 69    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55|fifo|scfifo_component|auto_generated                                             ; 68    ; 1              ; 0            ; 1              ; 70     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55|fifo                                                                             ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55                                                                                  ; 68    ; 62             ; 0            ; 62             ; 66     ; 62              ; 62            ; 62              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x                                                                                                                                                                  ; 37    ; 1              ; 0            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x                                                                                                                                                                                                                                                                      ; 38    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|redist2_i_mul32_maxpool2d_im0_cma_q_1                                                                                                                                                                                                                                ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|i_mul32_maxpool2d_im0_cma_delay                                                                                                                                                                                                                                      ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|redist1_i_mul32_maxpool2d_im10_cma_q_1                                                                                                                                                                                                                               ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|i_mul32_maxpool2d_im10_cma_delay                                                                                                                                                                                                                                     ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|redist0_i_mul32_maxpool2d_ma3_cma_q_1                                                                                                                                                                                                                                ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|i_mul32_maxpool2d_ma3_cma_delay                                                                                                                                                                                                                                      ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|thei_syncbuf_output_size_sync_buffer2_maxpool2d|thei_syncbuf_output_size_sync_buffer2_maxpool2d14                                                                                                                                                                    ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|thei_syncbuf_output_size_sync_buffer2_maxpool2d                                                                                                                                                                                                                      ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|redist3_sync_in_aunroll_x_in_i_valid_3                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x                                                                                                                                                                                                                                                                      ; 68    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x                                                                                                                                                                                                                                                                                                                                                              ; 69    ; 2              ; 0            ; 2              ; 35     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|themaxpool2d_B1_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                          ; 196   ; 0              ; 0            ; 0              ; 194    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 228   ; 2              ; 0            ; 2              ; 290    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|themaxpool2d_B1_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 389   ; 0              ; 2            ; 0              ; 195    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 581   ; 0              ; 160          ; 0              ; 291    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 196   ; 64             ; 0            ; 64             ; 194    ; 64              ; 64            ; 64              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|themaxpool2d_B0_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 132   ; 0              ; 2            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                             ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                              ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector                                                                                                                                                                                                                                               ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                 ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                             ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                          ; 140   ; 0              ; 0            ; 0              ; 128    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                  ; 133   ; 0              ; 0            ; 0              ; 134    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53|fifo|scfifo_component|auto_generated                                                                                                                                         ; 132   ; 1              ; 0            ; 1              ; 135    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53|fifo                                                                                                                                                                         ; 132   ; 0              ; 0            ; 0              ; 133    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53                                                                                                                                                                              ; 132   ; 126            ; 0            ; 126            ; 130    ; 126             ; 126           ; 126             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x                                                                                                                                                                                                                                       ; 69    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x                                                                                                                                                                                                                                                                                                                    ; 70    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist3_i_mul3_maxpool2d_im0_cma_q_1                                                                                                                                                                                                                                                                                ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|i_mul3_maxpool2d_im0_cma_delay                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist2_i_mul3_maxpool2d_im10_cma_q_1                                                                                                                                                                                                                                                                               ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|i_mul3_maxpool2d_im10_cma_delay                                                                                                                                                                                                                                                                                     ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist0_i_mul3_maxpool2d_ma3_cma_q_1                                                                                                                                                                                                                                                                                ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|i_mul3_maxpool2d_ma3_cma_delay                                                                                                                                                                                                                                                                                      ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist6_sync_in_aunroll_x_in_c1_eni1_1_4_outputreg                                                                                                                                                                                                                                                                  ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist6_sync_in_aunroll_x_in_c1_eni1_1_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                        ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist6_sync_in_aunroll_x_in_c1_eni1_1_4_mem_dmem|auto_generated                                                                                                                                                                                                                                                    ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist8_bgTrunc_i_mul2_maxpool2d_sel_x_b_1                                                                                                                                                                                                                                                                          ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist5_i_mul2_maxpool2d_im0_cma_q_1                                                                                                                                                                                                                                                                                ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|i_mul2_maxpool2d_im0_cma_delay                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist4_i_mul2_maxpool2d_im10_cma_q_1                                                                                                                                                                                                                                                                               ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|i_mul2_maxpool2d_im10_cma_delay                                                                                                                                                                                                                                                                                     ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist1_i_mul2_maxpool2d_ma3_cma_q_1                                                                                                                                                                                                                                                                                ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|i_mul2_maxpool2d_ma3_cma_delay                                                                                                                                                                                                                                                                                      ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|thei_syncbuf_output_size_sync_buffer_maxpool2d|thei_syncbuf_output_size_sync_buffer_maxpool2d8                                                                                                                                                                                                                      ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|thei_syncbuf_output_size_sync_buffer_maxpool2d                                                                                                                                                                                                                                                                      ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist7_sync_in_aunroll_x_in_i_valid_7                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x                                                                                                                                                                                                                                                                                                                     ; 68    ; 1              ; 1            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; 69    ; 2              ; 0            ; 2              ; 67     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                             ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                              ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector                                                                                                                                                                                                                                               ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                 ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                             ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                          ; 140   ; 0              ; 0            ; 0              ; 128    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                  ; 133   ; 0              ; 0            ; 0              ; 134    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51|fifo|scfifo_component|auto_generated                                                                                                                                         ; 132   ; 1              ; 0            ; 1              ; 135    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51|fifo                                                                                                                                                                         ; 132   ; 0              ; 0            ; 0              ; 133    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51                                                                                                                                                                              ; 132   ; 126            ; 0            ; 126            ; 130    ; 126             ; 126           ; 126             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x                                                                                                                                                                                                                                       ; 69    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x                                                                                                                                                                                                                                                                                                                    ; 70    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist5_i_mul1_maxpool2d_im0_cma_q_1                                                                                                                                                                                                                                                                                ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|i_mul1_maxpool2d_im0_cma_delay                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist4_i_mul1_maxpool2d_im10_cma_q_1                                                                                                                                                                                                                                                                               ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|i_mul1_maxpool2d_im10_cma_delay                                                                                                                                                                                                                                                                                     ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist1_i_mul1_maxpool2d_ma3_cma_q_1                                                                                                                                                                                                                                                                                ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|i_mul1_maxpool2d_ma3_cma_delay                                                                                                                                                                                                                                                                                      ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist6_sync_in_aunroll_x_in_c0_eni1_1_4_outputreg                                                                                                                                                                                                                                                                  ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist6_sync_in_aunroll_x_in_c0_eni1_1_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                        ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist6_sync_in_aunroll_x_in_c0_eni1_1_4_mem_dmem|auto_generated                                                                                                                                                                                                                                                    ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist8_bgTrunc_i_mul_maxpool2d_sel_x_b_1                                                                                                                                                                                                                                                                           ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist3_i_mul_maxpool2d_im0_cma_q_1                                                                                                                                                                                                                                                                                 ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|i_mul_maxpool2d_im0_cma_delay                                                                                                                                                                                                                                                                                       ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist2_i_mul_maxpool2d_im10_cma_q_1                                                                                                                                                                                                                                                                                ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|i_mul_maxpool2d_im10_cma_delay                                                                                                                                                                                                                                                                                      ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist0_i_mul_maxpool2d_ma3_cma_q_1                                                                                                                                                                                                                                                                                 ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|i_mul_maxpool2d_ma3_cma_delay                                                                                                                                                                                                                                                                                       ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|thei_syncbuf_input_size_sync_buffer_maxpool2d|thei_syncbuf_input_size_sync_buffer_maxpool2d3                                                                                                                                                                                                                        ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|thei_syncbuf_input_size_sync_buffer_maxpool2d                                                                                                                                                                                                                                                                       ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist7_sync_in_aunroll_x_in_i_valid_7                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x                                                                                                                                                                                                                                                                                                                     ; 68    ; 1              ; 1            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; 69    ; 2              ; 0            ; 2              ; 67     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|themaxpool2d_B0_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 100   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|themaxpool2d_B0_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 0              ; 2            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 228   ; 0              ; 128          ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|theloop_limiter_maxpool2d0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|theloop_limiter_maxpool2d0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|theloop_limiter_maxpool2d1|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|theloop_limiter_maxpool2d1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 394   ; 102            ; 0            ; 102            ; 392    ; 102             ; 102           ; 102             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|themaxpool2d_B2_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 397   ; 0              ; 0            ; 0              ; 394    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|i_for_end31_lc_cond_maxpool2d_delay                                                                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                            ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                        ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                     ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                    ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                            ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                        ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                     ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                    ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                            ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                        ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                     ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                    ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                            ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                        ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                     ; 84    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                             ; 69    ; 0              ; 0            ; 0              ; 74     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                    ; 68    ; 1              ; 0            ; 1              ; 75     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                    ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo                                                                                                                                                                                                                                                                                                                                                                         ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 84    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 69    ; 0              ; 0            ; 0              ; 74     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 68    ; 1              ; 0            ; 1              ; 75     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                         ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                          ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                         ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector|acl_reset_handler_inst                                                                               ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector                                                                                                                                                                                            ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                       ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                   ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                             ; 6     ; 3              ; 0            ; 3              ; 1      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                         ; 6     ; 3              ; 0            ; 3              ; 1      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                      ; 74    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59|fifo|scfifo_component|auto_generated|dpfifo                                                              ; 69    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59|fifo|scfifo_component|auto_generated                                                                     ; 68    ; 1              ; 0            ; 1              ; 70     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59|fifo                                                                                                     ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59                                                                                                          ; 68    ; 62             ; 0            ; 62             ; 66     ; 62              ; 62            ; 62              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x                                                                                                                                                                                    ; 37    ; 1              ; 0            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x                                                                                                                                                                                                                                                                                  ; 38    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|oneIsNaN_uid42_i_cmp27_maxpool2d_delay                                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|excN_x_uid19_i_cmp27_maxpool2d_delay                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|excN_y_uid36_i_cmp27_maxpool2d_delay                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|r_uid69_i_cmp27_maxpool2d_delay                                                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|excZ_x_uid17_i_cmp27_maxpool2d_delay                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|excZ_y_uid34_i_cmp27_maxpool2d_delay                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|redist3_sync_in_aunroll_x_in_c1_eni2_2_2                                                                                                                                                                                                                                         ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|redist2_sync_in_aunroll_x_in_c1_eni2_2_1                                                                                                                                                                                                                                         ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|redist1_sync_in_aunroll_x_in_c1_eni2_1_2                                                                                                                                                                                                                                         ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|redist0_sync_in_aunroll_x_in_c1_eni2_1_1                                                                                                                                                                                                                                         ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|redist4_sync_in_aunroll_x_in_i_valid_2                                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x                                                                                                                                                                                                                                                                                  ; 68    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x                                                                                                                                                                                                                                                                                                                                                                    ; 69    ; 2              ; 0            ; 2              ; 35     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|i_unnamed_maxpool2d32_delay                                                                                                                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                            ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                        ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                     ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo                                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_syncbuf_output_size_sync_buffer5_maxpool2d|thei_syncbuf_output_size_sync_buffer5_maxpool2d18                                                                                                                                                                                                                                                                                                                                            ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_syncbuf_output_size_sync_buffer5_maxpool2d                                                                                                                                                                                                                                                                                                                                                                                              ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                         ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                          ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                         ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector|acl_reset_handler_inst                                                                               ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector                                                                                                                                                                                            ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                       ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                   ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                             ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                         ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                      ; 140   ; 0              ; 0            ; 0              ; 128    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57|fifo|scfifo_component|auto_generated|dpfifo                                                              ; 133   ; 0              ; 0            ; 0              ; 134    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57|fifo|scfifo_component|auto_generated                                                                     ; 132   ; 1              ; 0            ; 1              ; 135    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57|fifo                                                                                                     ; 132   ; 0              ; 0            ; 0              ; 133    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57                                                                                                          ; 132   ; 126            ; 0            ; 126            ; 130    ; 126             ; 126           ; 126             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x                                                                                                                                                                                    ; 69    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x                                                                                                                                                                                                                                                                                  ; 70    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|thei_syncbuf_input_im_sync_buffer_maxpool2d|thei_syncbuf_input_im_sync_buffer_maxpool2d26                                                                                                                                                                                        ; 64    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|thei_syncbuf_input_im_sync_buffer_maxpool2d                                                                                                                                                                                                                                      ; 69    ; 4              ; 2            ; 4              ; 66     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist8_i_arrayidx_maxpool2d_maxpool2d27_trunc_sel_x_b_1                                                                                                                                                                                                                         ; 67    ; 1              ; 0            ; 1              ; 64     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist10_bgTrunc_i_add_ptr_sum_maxpool2d_sel_x_b_1                                                                                                                                                                                                                               ; 67    ; 1              ; 0            ; 1              ; 64     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist12_bgTrunc_i_add26_maxpool2d_sel_x_b_1                                                                                                                                                                                                                                     ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist13_bgTrunc_i_add25_maxpool2d_sel_x_b_1                                                                                                                                                                                                                                     ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist9_bgTrunc_i_mul23_maxpool2d_sel_x_b_1                                                                                                                                                                                                                                      ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist2_i_mul23_maxpool2d_im0_cma_q_1                                                                                                                                                                                                                                            ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|i_mul23_maxpool2d_im0_cma_delay                                                                                                                                                                                                                                                  ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist1_i_mul23_maxpool2d_im10_cma_q_1                                                                                                                                                                                                                                           ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|i_mul23_maxpool2d_im10_cma_delay                                                                                                                                                                                                                                                 ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist0_i_mul23_maxpool2d_ma3_cma_q_1                                                                                                                                                                                                                                            ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|i_mul23_maxpool2d_ma3_cma_delay                                                                                                                                                                                                                                                  ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|thei_syncbuf_input_size_sync_buffer1_maxpool2d|thei_syncbuf_input_size_sync_buffer1_maxpool2d24                                                                                                                                                                                  ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|thei_syncbuf_input_size_sync_buffer1_maxpool2d                                                                                                                                                                                                                                   ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist11_bgTrunc_i_add_maxpool2d_sel_x_b_1                                                                                                                                                                                                                                       ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist3_sync_in_aunroll_x_in_c0_eni5_3_5_outputreg                                                                                                                                                                                                                               ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist3_sync_in_aunroll_x_in_c0_eni5_3_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                     ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist3_sync_in_aunroll_x_in_c0_eni5_3_5_mem_dmem|auto_generated                                                                                                                                                                                                                 ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist4_sync_in_aunroll_x_in_c0_eni5_4_6_outputreg                                                                                                                                                                                                                               ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist4_sync_in_aunroll_x_in_c0_eni5_4_6_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                     ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist4_sync_in_aunroll_x_in_c0_eni5_4_6_mem_dmem|auto_generated                                                                                                                                                                                                                 ; 41    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist5_sync_in_aunroll_x_in_c0_eni5_5_7_outputreg                                                                                                                                                                                                                               ; 67    ; 1              ; 0            ; 1              ; 64     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist5_sync_in_aunroll_x_in_c0_eni5_5_7_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                     ; 75    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist5_sync_in_aunroll_x_in_c0_eni5_5_7_mem_dmem|auto_generated                                                                                                                                                                                                                 ; 75    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist7_sync_in_aunroll_x_in_i_valid_9                                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist6_sync_in_aunroll_x_in_i_valid_1                                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x                                                                                                                                                                                                                                                                                  ; 292   ; 1              ; 1            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x                                                                                                                                                                                                                                                                                                                                                                    ; 293   ; 2              ; 0            ; 2              ; 67     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 23    ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 8     ; 0              ; 0            ; 0              ; 13     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 7     ; 1              ; 0            ; 1              ; 14     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 7     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 7     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 23    ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 8     ; 0              ; 0            ; 0              ; 13     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 7     ; 1              ; 0            ; 1              ; 14     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 7     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 7     ; 2              ; 0            ; 2              ; 7      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                              ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                        ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                     ; 276   ; 0              ; 0            ; 0              ; 256    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                             ; 261   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_back_wfifo|auto_generated                                                                                                                                                                                                                                                                                                    ; 260   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                            ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                      ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                   ; 50    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                           ; 35    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_request_fifo|auto_generated                                                                                                                                                                                                                                                                                                  ; 34    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                     ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                  ; 24    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                          ; 9     ; 0              ; 0            ; 0              ; 14     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated                                                                                                                                                                                                                                                                                 ; 8     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read                                                                                                                                                                                                                                                                                                                                 ; 317   ; 37             ; 20           ; 37             ; 103    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|coalescer                                                                                                                                                                                                                                                                                                                                      ; 34    ; 0              ; 5            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|GEN_PIPE_INPUT.in_pipeline                                                                                                                                                                                                                                                                                                                     ; 35    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read                                                                                                                                                                                                                                                                                                                                                ; 295   ; 2              ; 2            ; 2              ; 104    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|u_permute_address                                                                                                                                                                                                                                                                                                                                            ; 30    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                                                             ; 3     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31                                                                                                                                                                                                                                                                                                                                                              ; 460   ; 493            ; 0            ; 493            ; 430    ; 493             ; 493           ; 493             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thereaddata_reg_unnamed_maxpool2d0_maxpool2d0                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d                                                                                                                                                                                                                                                                                                                                                                                                       ; 329   ; 0              ; 34           ; 0              ; 360    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                    ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                             ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                            ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                     ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                 ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                              ; 13    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                             ; 5     ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo                                                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|themaxpool2d_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                          ; 394   ; 0              ; 0            ; 0              ; 392    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 782   ; 0              ; 0            ; 0              ; 720    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|themaxpool2d_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 785   ; 0              ; 2            ; 0              ; 393    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 1238  ; 0              ; 64           ; 0              ; 721    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 394   ; 0              ; 0            ; 0              ; 392    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 939   ; 1              ; 192          ; 1              ; 655    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 1452  ; 1              ; 512          ; 1              ; 656    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 1451  ; 0              ; 0            ; 0              ; 656    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|work_item_iterator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 488   ; 294            ; 97           ; 294            ; 292    ; 294             ; 294           ; 294             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4     ; 2              ; 0            ; 2              ; 1      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 4     ; 2              ; 0            ; 2              ; 1      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 200   ; 0              ; 0            ; 0              ; 192    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 197   ; 0              ; 0            ; 0              ; 196    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 196   ; 1              ; 0            ; 1              ; 197    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|group_id_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 196   ; 0              ; 0            ; 0              ; 194    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|use_base_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 4            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|acl_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 5     ; 0              ; 4            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|register_block[2].acl_grid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|register_block[2].acl_lid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|register_block[2].acl_gid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|register_block[1].acl_grid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|register_block[1].acl_lid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|register_block[1].acl_gid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|register_block[0].acl_grid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|register_block[0].acl_lid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|register_block[0].acl_gid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 389   ; 2              ; 0            ; 2              ; 292    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_cra_slave_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 85    ; 0              ; 2            ; 0              ; 707    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_completed|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_completed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 96     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_sum|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_sum                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 96     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 41    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_workgroup_dispatcher                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 197   ; 0              ; 1            ; 0              ; 195    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|maxpool2d_std_ic_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 600   ; 0              ; 0            ; 0              ; 718    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_start_elem_inst_0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_start_elem_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theacl_clock2x_dummy_consumer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|theconv2d3x3_B2_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 440   ; 0              ; 0            ; 0              ; 437    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|i_exitcond18_conv2d3x3_delay                                                                                                                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thereaddata_reg_memcoalesce_input_im_load_0110_conv2d3x32_aunroll_x                                                                                                                                                                                                                                                                                                             ; 132   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                          ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                       ; 276   ; 0              ; 0            ; 0              ; 256    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo                                                                                                                                                                                                                                               ; 261   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated                                                                                                                                                                                                                                                      ; 260   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                              ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                        ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                     ; 50    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                             ; 35    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated                                                                                                                                                                                                                                                    ; 34    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                    ; 40    ; 0              ; 0            ; 0              ; 20     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo                                                                                                                                                                                                                            ; 25    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated                                                                                                                                                                                                                                   ; 24    ; 0              ; 0            ; 0              ; 23     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read                                                                                                                                                                                                                                                                                   ; 318   ; 37             ; 5            ; 37             ; 199    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|coalescer                                                                                                                                                                                                                                                                                        ; 34    ; 0              ; 5            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|GEN_PIPE_INPUT.in_pipeline                                                                                                                                                                                                                                                                       ; 35    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read                                                                                                                                                                                                                                                                                                  ; 295   ; 3              ; 1            ; 3              ; 201    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|u_permute_address                                                                                                                                                                                                                                                                                                          ; 30    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                           ; 3     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399                                                                                                                                                                                                                                                                                                                            ; 664   ; 697            ; 0            ; 697            ; 526    ; 697             ; 697           ; 697             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                 ; 329   ; 0              ; 34           ; 0              ; 456    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|staging_reg                                                                                                                                                                                                                                                                                                                                                 ; 132   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|staging_reg                                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|fifo                                                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo                                                                                                                                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|staging_reg                                                                                                                                                                                                                                                                                                                               ; 132   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                                 ; 132   ; 0              ; 0            ; 0              ; 131    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|fifo                                                                                                                                                                                                                                                                                                                                      ; 132   ; 0              ; 0            ; 0              ; 132    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo                                                                                                                                                                                                                                                                                                                                           ; 132   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                             ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                         ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                      ; 142   ; 0              ; 0            ; 0              ; 128    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                              ; 133   ; 0              ; 0            ; 0              ; 135    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                     ; 132   ; 1              ; 0            ; 1              ; 136    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo                                                                                                                                                                                                                                                                                                                                     ; 132   ; 0              ; 0            ; 0              ; 133    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo                                                                                                                                                                                                                                                                                                                                          ; 132   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo                                                                                                                                                                                                                                                                                                                                                   ; 132   ; 0              ; 0            ; 0              ; 132    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo                                                                                                                                                                                                                                                                                                                                                        ; 132   ; 1              ; 0            ; 1              ; 133    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg                                                                                                                                                                                                                                                                                                                                                             ; 132   ; 2              ; 0            ; 2              ; 132    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|staging_reg                                                                                                                                                                                                                                                                                                                                                    ; 132   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|staging_reg                                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|fifo                                                                                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo                                                                                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|staging_reg                                                                                                                                                                                                                                                                                                                                  ; 132   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                                    ; 132   ; 0              ; 0            ; 0              ; 131    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|fifo                                                                                                                                                                                                                                                                                                                                         ; 132   ; 0              ; 0            ; 0              ; 132    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo                                                                                                                                                                                                                                                                                                                                              ; 132   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                            ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                         ; 142   ; 0              ; 0            ; 0              ; 128    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                 ; 133   ; 0              ; 0            ; 0              ; 135    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                        ; 132   ; 1              ; 0            ; 1              ; 136    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo                                                                                                                                                                                                                                                                                                                                        ; 132   ; 0              ; 0            ; 0              ; 133    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo                                                                                                                                                                                                                                                                                                                                             ; 132   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo                                                                                                                                                                                                                                                                                                                                                      ; 132   ; 0              ; 0            ; 0              ; 132    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo                                                                                                                                                                                                                                                                                                                                                           ; 132   ; 1              ; 0            ; 1              ; 133    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg                                                                                                                                                                                                                                                                                                                                                                ; 132   ; 2              ; 0            ; 2              ; 132    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|staging_reg                                                                                                                                                                                                                                                                                                                                                 ; 132   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|staging_reg                                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|fifo                                                                                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo                                                                                                                                                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|staging_reg                                                                                                                                                                                                                                                                                                                               ; 132   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                                 ; 132   ; 0              ; 0            ; 0              ; 131    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|fifo                                                                                                                                                                                                                                                                                                                                      ; 132   ; 0              ; 0            ; 0              ; 132    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo                                                                                                                                                                                                                                                                                                                                           ; 132   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                             ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                         ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                      ; 142   ; 0              ; 0            ; 0              ; 128    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                              ; 133   ; 0              ; 0            ; 0              ; 135    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                     ; 132   ; 1              ; 0            ; 1              ; 136    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo                                                                                                                                                                                                                                                                                                                                     ; 132   ; 0              ; 0            ; 0              ; 133    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo                                                                                                                                                                                                                                                                                                                                          ; 132   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo                                                                                                                                                                                                                                                                                                                                                   ; 132   ; 0              ; 0            ; 0              ; 132    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo                                                                                                                                                                                                                                                                                                                                                        ; 132   ; 1              ; 0            ; 1              ; 133    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg                                                                                                                                                                                                                                                                                                                                                             ; 132   ; 2              ; 0            ; 2              ; 132    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|staging_reg                                                                                                                                                                                                                                                                                                                                               ; 516   ; 0              ; 0            ; 0              ; 514    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|staging_reg                                                                                                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|fifo                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo                                                                                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|staging_reg                                                                                                                                                                                                                                                                                                                             ; 516   ; 0              ; 0            ; 0              ; 514    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                               ; 516   ; 0              ; 0            ; 0              ; 515    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|fifo                                                                                                                                                                                                                                                                                                                                    ; 516   ; 0              ; 0            ; 0              ; 516    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo                                                                                                                                                                                                                                                                                                                                         ; 516   ; 0              ; 0            ; 0              ; 514    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                           ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                       ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                    ; 530   ; 0              ; 0            ; 0              ; 512    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                            ; 517   ; 0              ; 0            ; 0              ; 521    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                   ; 516   ; 1              ; 0            ; 1              ; 522    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo                                                                                                                                                                                                                                                                                                                                   ; 516   ; 0              ; 0            ; 0              ; 517    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo                                                                                                                                                                                                                                                                                                                                        ; 516   ; 0              ; 0            ; 0              ; 514    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo                                                                                                                                                                                                                                                                                                                                                 ; 516   ; 0              ; 0            ; 0              ; 516    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo                                                                                                                                                                                                                                                                                                                                                      ; 516   ; 1              ; 0            ; 1              ; 517    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg                                                                                                                                                                                                                                                                                                                                                           ; 516   ; 2              ; 0            ; 2              ; 516    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_conv2d3x3_B2_merge_reg_aunroll_x_1_reg                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_conv2d3x3_B2_merge_reg_aunroll_x_2_reg                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                              ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                          ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                       ; 50    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                               ; 37    ; 0              ; 0            ; 0              ; 41     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                      ; 36    ; 1              ; 0            ; 1              ; 42     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 86    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 69    ; 0              ; 0            ; 0              ; 75     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 68    ; 1              ; 0            ; 1              ; 76     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 54    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 37    ; 0              ; 0            ; 0              ; 43     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 36    ; 1              ; 0            ; 1              ; 44     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                              ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                          ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                       ; 50    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                               ; 37    ; 0              ; 0            ; 0              ; 41     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                      ; 36    ; 1              ; 0            ; 1              ; 42     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 50    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 37    ; 0              ; 0            ; 0              ; 41     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 36    ; 1              ; 0            ; 1              ; 42     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                            ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                        ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                     ; 23    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                    ; 5     ; 1              ; 0            ; 1              ; 13     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo                                                                                                                                                                                                                                                                                                                                                                         ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 50    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 37    ; 0              ; 0            ; 0              ; 41     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 36    ; 1              ; 0            ; 1              ; 42     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                            ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                        ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                     ; 23    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                    ; 5     ; 1              ; 0            ; 1              ; 13     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo                                                                                                                                                                                                                                                                                                                                                                         ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 23    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 13     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 54    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 37    ; 0              ; 0            ; 0              ; 43     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 36    ; 1              ; 0            ; 1              ; 44     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 54    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 37    ; 0              ; 0            ; 0              ; 43     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 36    ; 1              ; 0            ; 1              ; 44     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                            ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                        ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                     ; 50    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 0            ; 0              ; 41     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                    ; 36    ; 1              ; 0            ; 1              ; 42     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 23    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 13     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 23    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 13     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                            ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                        ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                     ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                    ; 5     ; 1              ; 0            ; 1              ; 11     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo                                                                                                                                                                                                                                                                                                                                                                         ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                            ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                        ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                     ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                    ; 5     ; 1              ; 0            ; 1              ; 11     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo                                                                                                                                                                                                                                                                                                                                                                         ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                            ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                        ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                     ; 19    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                             ; 6     ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                    ; 5     ; 1              ; 0            ; 1              ; 11     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo                                                                                                                                                                                                                                                                                                                                                                         ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thereaddata_reg_memcoalesce_input_im_load_0115_conv2d3x33_aunroll_x                                                                                                                                                                                                                                                                                                             ; 132   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                               ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                         ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                      ; 276   ; 0              ; 0            ; 0              ; 256    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo                                                                                                                                                                                                                                              ; 261   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated                                                                                                                                                                                                                                                     ; 260   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                    ; 50    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                            ; 35    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated                                                                                                                                                                                                                                                   ; 34    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                            ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                      ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                   ; 40    ; 0              ; 0            ; 0              ; 20     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo                                                                                                                                                                                                                           ; 25    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated                                                                                                                                                                                                                                  ; 24    ; 0              ; 0            ; 0              ; 23     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read                                                                                                                                                                                                                                                                                  ; 318   ; 37             ; 5            ; 37             ; 199    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|coalescer                                                                                                                                                                                                                                                                                       ; 34    ; 0              ; 5            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|GEN_PIPE_INPUT.in_pipeline                                                                                                                                                                                                                                                                      ; 35    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read                                                                                                                                                                                                                                                                                                 ; 295   ; 3              ; 1            ; 3              ; 201    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|u_permute_address                                                                                                                                                                                                                                                                                                         ; 30    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                              ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                               ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                          ; 3     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                              ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101                                                                                                                                                                                                                                                                                                                           ; 664   ; 697            ; 0            ; 697            ; 526    ; 697             ; 697           ; 697             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                 ; 329   ; 0              ; 34           ; 0              ; 456    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 23    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 13     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 23    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 13     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 23    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 13     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 23    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 13     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                           ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                       ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                    ; 54    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                            ; 37    ; 0              ; 0            ; 0              ; 43     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                   ; 36    ; 1              ; 0            ; 1              ; 44     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                   ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                            ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                        ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                     ; 54    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 0            ; 0              ; 43     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                    ; 36    ; 1              ; 0            ; 1              ; 44     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                            ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                        ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                     ; 54    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 0            ; 0              ; 43     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                    ; 36    ; 1              ; 0            ; 1              ; 44     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 54    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 37    ; 0              ; 0            ; 0              ; 43     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 36    ; 1              ; 0            ; 1              ; 44     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 86    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 69    ; 0              ; 0            ; 0              ; 75     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 68    ; 1              ; 0            ; 1              ; 76     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_syncbuf_filter_weight_sync_buffer_conv2d3x3|thei_syncbuf_filter_weight_sync_buffer_conv2d3x371                                                                                                                                                                                                                                                                                                                                          ; 64    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_syncbuf_filter_weight_sync_buffer_conv2d3x3                                                                                                                                                                                                                                                                                                                                                                                             ; 69    ; 1              ; 2            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thereaddata_reg_memcoalesce_filter_weight_load_0_conv2d3x34_aunroll_x                                                                                                                                                                                                                                                                                                         ; 516   ; 0              ; 0            ; 0              ; 514    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                          ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                         ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                   ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                ; 534   ; 0              ; 0            ; 0              ; 512    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo                                                                                                                                                                                                                        ; 517   ; 0              ; 0            ; 0              ; 513    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated                                                                                                                                                                                                                               ; 516   ; 0              ; 0            ; 0              ; 513    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                       ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                 ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                              ; 50    ; 0              ; 0            ; 0              ; 28     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo                                                                                                                                                                                                                      ; 33    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated                                                                                                                                                                                                                             ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                      ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                             ; 45    ; 0              ; 0            ; 0              ; 23     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo                                                                                                                                                                                                     ; 28    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated                                                                                                                                                                                                            ; 27    ; 0              ; 0            ; 0              ; 26     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read                                                                                                                                                                                                                                                            ; 576   ; 70             ; 6            ; 70             ; 614    ; 70              ; 70            ; 70              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|coalescer                                                                                                                                                                                                                                                                 ; 34    ; 0              ; 6            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|GEN_PIPE_INPUT.in_pipeline                                                                                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read                                                                                                                                                                                                                                                                           ; 551   ; 3              ; 1            ; 3              ; 616    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|u_permute_address                                                                                                                                                                                                                                                                                   ; 30    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                        ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                         ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                    ; 3     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                        ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|acl_reset_handler_inst                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide                                                                                                                                                                                                                                                                                                     ; 1736  ; 521            ; 1154         ; 521            ; 1136   ; 521             ; 521           ; 521             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide                                                                                                                                                                                                                                                                                                              ; 1480  ; 290            ; 1            ; 290            ; 849    ; 290             ; 290           ; 290             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                          ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                           ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                      ; 3     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                          ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106                                                                                                                                                                                                                                                                                                                       ; 1480  ; 1255           ; 0            ; 1255           ; 910    ; 1255            ; 1255          ; 1255            ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                               ; 329   ; 0              ; 34           ; 0              ; 840    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                     ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                      ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                     ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|acl_reset_handler_inst                                                                           ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector                                                                                                                                                                                         ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                 ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                          ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                             ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                   ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                ; 84    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|fifo|scfifo_component|auto_generated|dpfifo                                                        ; 69    ; 0              ; 0            ; 0              ; 74     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|fifo|scfifo_component|auto_generated                                                               ; 68    ; 1              ; 0            ; 1              ; 75     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|fifo                                                                                               ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138                                                                                                    ; 68    ; 62             ; 0            ; 62             ; 66     ; 62              ; 62            ; 62              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x                                                                                                                                                                                ; 37    ; 1              ; 0            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                ; 38    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2                                                                                                                                                                                                    ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|rUdf_uid116_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist16_aMinusA_uid88_block_rsrvd_fix_q_3                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist12_regInputs_uid119_block_rsrvd_fix_q_3                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|regInputs_uid119_block_rsrvd_fix_delay                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|rOvf_uid112_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2                                                                                                                                                                                                     ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1                                                                                                                                                                                           ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|rBi_uid101_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                  ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist18_fracGRS_uid85_block_rsrvd_fix_q_3                                                                                                                                                                                                         ; 31    ; 2              ; 0            ; 2              ; 28     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2                                                                                                                                                                                         ; 15    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|signRPostExc_uid140_block_rsrvd_fix_delay                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist21_effSub_uid53_block_rsrvd_fix_q_9                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|excN_aSig_uid29_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|excN_bSig_uid43_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|signRInfRZRReg_uid138_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|excI_aSig_uid28_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|fracXIsZero_uid26_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|excI_bSig_uid42_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist23_sigB_uid52_block_rsrvd_fix_b_9                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|excR_aSig_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg                                                                                                                                                                                              ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                    ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated                                                                                                                                                                                ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|excR_bSig_uid46_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|expXIsMax_uid39_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist25_sigA_uid51_block_rsrvd_fix_b_9                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                              ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1                                                                                                                                                                      ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                                      ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1                                                                                                                                                                                       ; 19    ; 1              ; 0            ; 1              ; 16     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist17_fracGRS_uid85_block_rsrvd_fix_q_1                                                                                                                                                                                                         ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1                                                                                                                                                                                     ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|effSubInvSticky_uid75_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg                                                                                                                                                                                             ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4                                                                                                                                                                                                       ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay                                                                                                                                                                                                      ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay                                                                                                                                                                                                 ; 52    ; 1              ; 0            ; 1              ; 49     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1                                                                                                                                                                                                       ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist24_sigA_uid51_block_rsrvd_fix_b_3                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist22_sigB_uid52_block_rsrvd_fix_b_3                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist43_in_0_in_0_1                                                                                                                                                                                                                               ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist41_fracY_uid11_block_rsrvd_fix_b_1                                                                                                                                                                                                           ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist40_expY_uid12_block_rsrvd_fix_b_1                                                                                                                                                                                                            ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist42_sigY_uid10_block_rsrvd_fix_b_1                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3                                                                                                                                                                                                                                                    ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist22_i_add55_1_2_a_conv2d3x3_out_primWireOut_1                                                                                                                                                                                                                            ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2                                                                                                                                                                                                    ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|rUdf_uid116_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist16_aMinusA_uid88_block_rsrvd_fix_q_3                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist12_regInputs_uid119_block_rsrvd_fix_q_3                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|regInputs_uid119_block_rsrvd_fix_delay                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|rOvf_uid112_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2                                                                                                                                                                                                     ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1                                                                                                                                                                                           ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|rBi_uid101_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                  ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist18_fracGRS_uid85_block_rsrvd_fix_q_3                                                                                                                                                                                                         ; 31    ; 2              ; 0            ; 2              ; 28     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2                                                                                                                                                                                         ; 15    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|signRPostExc_uid140_block_rsrvd_fix_delay                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist21_effSub_uid53_block_rsrvd_fix_q_9                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|excN_aSig_uid29_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|excN_bSig_uid43_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|signRInfRZRReg_uid138_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|excI_aSig_uid28_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|fracXIsZero_uid26_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|excI_bSig_uid42_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist23_sigB_uid52_block_rsrvd_fix_b_9                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|excR_aSig_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg                                                                                                                                                                                              ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                    ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated                                                                                                                                                                                ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|excR_bSig_uid46_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|expXIsMax_uid39_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist25_sigA_uid51_block_rsrvd_fix_b_9                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                              ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1                                                                                                                                                                      ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                                      ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1                                                                                                                                                                                       ; 19    ; 1              ; 0            ; 1              ; 16     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist17_fracGRS_uid85_block_rsrvd_fix_q_1                                                                                                                                                                                                         ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1                                                                                                                                                                                     ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|effSubInvSticky_uid75_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg                                                                                                                                                                                             ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4                                                                                                                                                                                                       ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay                                                                                                                                                                                                      ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay                                                                                                                                                                                                 ; 52    ; 1              ; 0            ; 1              ; 49     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1                                                                                                                                                                                                       ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist24_sigA_uid51_block_rsrvd_fix_b_3                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist22_sigB_uid52_block_rsrvd_fix_b_3                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist43_in_0_in_0_1                                                                                                                                                                                                                               ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist41_fracY_uid11_block_rsrvd_fix_b_1                                                                                                                                                                                                           ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist40_expY_uid12_block_rsrvd_fix_b_1                                                                                                                                                                                                            ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist42_sigY_uid10_block_rsrvd_fix_b_1                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3                                                                                                                                                                                                                                                    ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist20_i_add55_246_a_conv2d3x3_out_primWireOut_1                                                                                                                                                                                                                            ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2                                                                                                                                                                                                    ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|rUdf_uid116_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist16_aMinusA_uid88_block_rsrvd_fix_q_3                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist12_regInputs_uid119_block_rsrvd_fix_q_3                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|regInputs_uid119_block_rsrvd_fix_delay                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|rOvf_uid112_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2                                                                                                                                                                                                     ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1                                                                                                                                                                                           ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|rBi_uid101_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                  ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist18_fracGRS_uid85_block_rsrvd_fix_q_3                                                                                                                                                                                                         ; 31    ; 2              ; 0            ; 2              ; 28     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2                                                                                                                                                                                         ; 15    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|signRPostExc_uid140_block_rsrvd_fix_delay                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist21_effSub_uid53_block_rsrvd_fix_q_9                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|excN_aSig_uid29_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|excN_bSig_uid43_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|signRInfRZRReg_uid138_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|excI_aSig_uid28_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|fracXIsZero_uid26_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|excI_bSig_uid42_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist23_sigB_uid52_block_rsrvd_fix_b_9                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|excR_aSig_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg                                                                                                                                                                                              ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                    ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated                                                                                                                                                                                ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|excR_bSig_uid46_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|expXIsMax_uid39_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist25_sigA_uid51_block_rsrvd_fix_b_9                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                              ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1                                                                                                                                                                      ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                                      ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1                                                                                                                                                                                       ; 19    ; 1              ; 0            ; 1              ; 16     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist17_fracGRS_uid85_block_rsrvd_fix_q_1                                                                                                                                                                                                         ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1                                                                                                                                                                                     ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|effSubInvSticky_uid75_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg                                                                                                                                                                                             ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4                                                                                                                                                                                                       ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay                                                                                                                                                                                                      ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay                                                                                                                                                                                                 ; 52    ; 1              ; 0            ; 1              ; 49     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1                                                                                                                                                                                                       ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist24_sigA_uid51_block_rsrvd_fix_b_3                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist22_sigB_uid52_block_rsrvd_fix_b_3                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist43_in_0_in_0_1                                                                                                                                                                                                                               ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist41_fracY_uid11_block_rsrvd_fix_b_1                                                                                                                                                                                                           ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist40_expY_uid12_block_rsrvd_fix_b_1                                                                                                                                                                                                            ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist42_sigY_uid10_block_rsrvd_fix_b_1                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3                                                                                                                                                                                                                                                    ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist19_i_add55_2_1_a_conv2d3x3_out_primWireOut_1                                                                                                                                                                                                                            ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2                                                                                                                                                                                                    ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|rUdf_uid116_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist16_aMinusA_uid88_block_rsrvd_fix_q_3                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist12_regInputs_uid119_block_rsrvd_fix_q_3                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|regInputs_uid119_block_rsrvd_fix_delay                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|rOvf_uid112_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2                                                                                                                                                                                                     ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1                                                                                                                                                                                           ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|rBi_uid101_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                  ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist18_fracGRS_uid85_block_rsrvd_fix_q_3                                                                                                                                                                                                         ; 31    ; 2              ; 0            ; 2              ; 28     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2                                                                                                                                                                                         ; 15    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|signRPostExc_uid140_block_rsrvd_fix_delay                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist21_effSub_uid53_block_rsrvd_fix_q_9                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|excN_aSig_uid29_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|excN_bSig_uid43_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|signRInfRZRReg_uid138_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|excI_aSig_uid28_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|fracXIsZero_uid26_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|excI_bSig_uid42_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist23_sigB_uid52_block_rsrvd_fix_b_9                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|excR_aSig_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg                                                                                                                                                                                              ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                    ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated                                                                                                                                                                                ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|excR_bSig_uid46_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|expXIsMax_uid39_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist25_sigA_uid51_block_rsrvd_fix_b_9                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                              ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1                                                                                                                                                                      ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                                      ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1                                                                                                                                                                                       ; 19    ; 1              ; 0            ; 1              ; 16     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist17_fracGRS_uid85_block_rsrvd_fix_q_1                                                                                                                                                                                                         ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1                                                                                                                                                                                     ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|effSubInvSticky_uid75_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg                                                                                                                                                                                             ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4                                                                                                                                                                                                       ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay                                                                                                                                                                                                      ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay                                                                                                                                                                                                 ; 52    ; 1              ; 0            ; 1              ; 49     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1                                                                                                                                                                                                       ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist24_sigA_uid51_block_rsrvd_fix_b_3                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist22_sigB_uid52_block_rsrvd_fix_b_3                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist43_in_0_in_0_1                                                                                                                                                                                                                               ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist41_fracY_uid11_block_rsrvd_fix_b_1                                                                                                                                                                                                           ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist40_expY_uid12_block_rsrvd_fix_b_1                                                                                                                                                                                                            ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist42_sigY_uid10_block_rsrvd_fix_b_1                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3                                                                                                                                                                                                                                                    ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist23_i_add55_1_1_a_conv2d3x3_out_primWireOut_1                                                                                                                                                                                                                            ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2                                                                                                                                                                                                    ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|rUdf_uid116_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist16_aMinusA_uid88_block_rsrvd_fix_q_3                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist12_regInputs_uid119_block_rsrvd_fix_q_3                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|regInputs_uid119_block_rsrvd_fix_delay                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|rOvf_uid112_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2                                                                                                                                                                                                     ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1                                                                                                                                                                                           ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|rBi_uid101_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                  ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist18_fracGRS_uid85_block_rsrvd_fix_q_3                                                                                                                                                                                                         ; 31    ; 2              ; 0            ; 2              ; 28     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2                                                                                                                                                                                         ; 15    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|signRPostExc_uid140_block_rsrvd_fix_delay                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist21_effSub_uid53_block_rsrvd_fix_q_9                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|excN_aSig_uid29_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|excN_bSig_uid43_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|signRInfRZRReg_uid138_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|excI_aSig_uid28_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|fracXIsZero_uid26_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|excI_bSig_uid42_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist23_sigB_uid52_block_rsrvd_fix_b_9                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|excR_aSig_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg                                                                                                                                                                                              ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                    ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated                                                                                                                                                                                ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|excR_bSig_uid46_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|expXIsMax_uid39_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist25_sigA_uid51_block_rsrvd_fix_b_9                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                              ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1                                                                                                                                                                      ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                                      ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1                                                                                                                                                                                       ; 19    ; 1              ; 0            ; 1              ; 16     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist17_fracGRS_uid85_block_rsrvd_fix_q_1                                                                                                                                                                                                         ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1                                                                                                                                                                                     ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|effSubInvSticky_uid75_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg                                                                                                                                                                                             ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4                                                                                                                                                                                                       ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay                                                                                                                                                                                                      ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay                                                                                                                                                                                                 ; 52    ; 1              ; 0            ; 1              ; 49     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1                                                                                                                                                                                                       ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist24_sigA_uid51_block_rsrvd_fix_b_3                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist22_sigB_uid52_block_rsrvd_fix_b_3                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist43_in_0_in_0_1                                                                                                                                                                                                                               ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist41_fracY_uid11_block_rsrvd_fix_b_1                                                                                                                                                                                                           ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist40_expY_uid12_block_rsrvd_fix_b_1                                                                                                                                                                                                            ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist42_sigY_uid10_block_rsrvd_fix_b_1                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3                                                                                                                                                                                                                                                    ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist24_i_add55_131_a_conv2d3x3_out_primWireOut_1                                                                                                                                                                                                                            ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2                                                                                                                                                                                                    ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|rUdf_uid116_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist16_aMinusA_uid88_block_rsrvd_fix_q_3                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist12_regInputs_uid119_block_rsrvd_fix_q_3                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|regInputs_uid119_block_rsrvd_fix_delay                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|rOvf_uid112_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2                                                                                                                                                                                                     ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1                                                                                                                                                                                           ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|rBi_uid101_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                  ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist18_fracGRS_uid85_block_rsrvd_fix_q_3                                                                                                                                                                                                         ; 31    ; 2              ; 0            ; 2              ; 28     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2                                                                                                                                                                                         ; 15    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|signRPostExc_uid140_block_rsrvd_fix_delay                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist21_effSub_uid53_block_rsrvd_fix_q_9                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|excN_aSig_uid29_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|excN_bSig_uid43_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|signRInfRZRReg_uid138_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|excI_aSig_uid28_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|fracXIsZero_uid26_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|excI_bSig_uid42_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist23_sigB_uid52_block_rsrvd_fix_b_9                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|excR_aSig_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg                                                                                                                                                                                              ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                    ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated                                                                                                                                                                                ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|excR_bSig_uid46_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|expXIsMax_uid39_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist25_sigA_uid51_block_rsrvd_fix_b_9                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                              ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1                                                                                                                                                                      ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                                      ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1                                                                                                                                                                                       ; 19    ; 1              ; 0            ; 1              ; 16     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist17_fracGRS_uid85_block_rsrvd_fix_q_1                                                                                                                                                                                                         ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1                                                                                                                                                                                     ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|effSubInvSticky_uid75_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg                                                                                                                                                                                             ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4                                                                                                                                                                                                       ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay                                                                                                                                                                                                      ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay                                                                                                                                                                                                 ; 52    ; 1              ; 0            ; 1              ; 49     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1                                                                                                                                                                                                       ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist24_sigA_uid51_block_rsrvd_fix_b_3                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist22_sigB_uid52_block_rsrvd_fix_b_3                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist43_in_0_in_0_1                                                                                                                                                                                                                               ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist41_fracY_uid11_block_rsrvd_fix_b_1                                                                                                                                                                                                           ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist40_expY_uid12_block_rsrvd_fix_b_1                                                                                                                                                                                                            ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist42_sigY_uid10_block_rsrvd_fix_b_1                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3                                                                                                                                                                                                                                                    ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist18_i_add55_2_a_conv2d3x3_out_primWireOut_1                                                                                                                                                                                                                              ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2                                                                                                                                                                                                      ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|rUdf_uid116_block_rsrvd_fix_delay                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist16_aMinusA_uid88_block_rsrvd_fix_q_3                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist12_regInputs_uid119_block_rsrvd_fix_q_3                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|regInputs_uid119_block_rsrvd_fix_delay                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|rOvf_uid112_block_rsrvd_fix_delay                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2                                                                                                                                                                                                       ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1                                                                                                                                                                                             ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|rBi_uid101_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                    ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist18_fracGRS_uid85_block_rsrvd_fix_q_3                                                                                                                                                                                                           ; 31    ; 2              ; 0            ; 2              ; 28     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2                                                                                                                                                                                           ; 15    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|signRPostExc_uid140_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist21_effSub_uid53_block_rsrvd_fix_q_9                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|excN_aSig_uid29_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|excN_bSig_uid43_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|signRInfRZRReg_uid138_block_rsrvd_fix_delay                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|excI_aSig_uid28_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|fracXIsZero_uid26_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|excI_bSig_uid42_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist23_sigB_uid52_block_rsrvd_fix_b_9                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|excR_aSig_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg                                                                                                                                                                                                ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                      ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated                                                                                                                                                                                  ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|excR_bSig_uid46_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|expXIsMax_uid39_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist25_sigA_uid51_block_rsrvd_fix_b_9                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                                ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1                                                                                                                                                                        ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                                        ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1                                                                                                                                                                                         ; 19    ; 1              ; 0            ; 1              ; 16     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist17_fracGRS_uid85_block_rsrvd_fix_q_1                                                                                                                                                                                                           ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1                                                                                                                                                                                       ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|effSubInvSticky_uid75_block_rsrvd_fix_delay                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg                                                                                                                                                                                               ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4                                                                                                                                                                                                         ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay                                                                                                                                                                                                   ; 52    ; 1              ; 0            ; 1              ; 49     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                  ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1                                                                                                                                                                                                         ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist24_sigA_uid51_block_rsrvd_fix_b_3                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist22_sigB_uid52_block_rsrvd_fix_b_3                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist43_in_0_in_0_1                                                                                                                                                                                                                                 ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist41_fracY_uid11_block_rsrvd_fix_b_1                                                                                                                                                                                                             ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist40_expY_uid12_block_rsrvd_fix_b_1                                                                                                                                                                                                              ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist42_sigY_uid10_block_rsrvd_fix_b_1                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3                                                                                                                                                                                                                                                      ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist21_i_add55_1_a_conv2d3x3_out_primWireOut_1                                                                                                                                                                                                                              ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2                                                                                                                                                                                                      ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|rUdf_uid116_block_rsrvd_fix_delay                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist16_aMinusA_uid88_block_rsrvd_fix_q_3                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist12_regInputs_uid119_block_rsrvd_fix_q_3                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|regInputs_uid119_block_rsrvd_fix_delay                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|rOvf_uid112_block_rsrvd_fix_delay                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2                                                                                                                                                                                                       ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1                                                                                                                                                                                             ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|rBi_uid101_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                    ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist18_fracGRS_uid85_block_rsrvd_fix_q_3                                                                                                                                                                                                           ; 31    ; 2              ; 0            ; 2              ; 28     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2                                                                                                                                                                                           ; 15    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|signRPostExc_uid140_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist21_effSub_uid53_block_rsrvd_fix_q_9                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|excN_aSig_uid29_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|excN_bSig_uid43_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|signRInfRZRReg_uid138_block_rsrvd_fix_delay                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|excI_aSig_uid28_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|fracXIsZero_uid26_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|excI_bSig_uid42_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist23_sigB_uid52_block_rsrvd_fix_b_9                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|excR_aSig_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg                                                                                                                                                                                                ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                      ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated                                                                                                                                                                                  ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|excR_bSig_uid46_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|expXIsMax_uid39_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist25_sigA_uid51_block_rsrvd_fix_b_9                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                                ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1                                                                                                                                                                        ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                                        ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1                                                                                                                                                                                         ; 19    ; 1              ; 0            ; 1              ; 16     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist17_fracGRS_uid85_block_rsrvd_fix_q_1                                                                                                                                                                                                           ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1                                                                                                                                                                                       ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|effSubInvSticky_uid75_block_rsrvd_fix_delay                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg                                                                                                                                                                                               ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4                                                                                                                                                                                                         ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay                                                                                                                                                                                                   ; 52    ; 1              ; 0            ; 1              ; 49     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                  ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1                                                                                                                                                                                                         ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist24_sigA_uid51_block_rsrvd_fix_b_3                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist22_sigB_uid52_block_rsrvd_fix_b_3                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist43_in_0_in_0_1                                                                                                                                                                                                                                 ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist41_fracY_uid11_block_rsrvd_fix_b_1                                                                                                                                                                                                             ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist40_expY_uid12_block_rsrvd_fix_b_1                                                                                                                                                                                                              ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist42_sigY_uid10_block_rsrvd_fix_b_1                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3                                                                                                                                                                                                                                                      ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist17_i_add55_a_conv2d3x3_out_primWireOut_1                                                                                                                                                                                                                                ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2                                                                                                                                                                                                        ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|rUdf_uid116_block_rsrvd_fix_delay                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist16_aMinusA_uid88_block_rsrvd_fix_q_3                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist12_regInputs_uid119_block_rsrvd_fix_q_3                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|regInputs_uid119_block_rsrvd_fix_delay                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|rOvf_uid112_block_rsrvd_fix_delay                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2                                                                                                                                                                                                         ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1                                                                                                                                                                                               ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|rBi_uid101_block_rsrvd_fix_delay                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                      ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist18_fracGRS_uid85_block_rsrvd_fix_q_3                                                                                                                                                                                                             ; 31    ; 2              ; 0            ; 2              ; 28     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2                                                                                                                                                                                             ; 15    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|signRPostExc_uid140_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist21_effSub_uid53_block_rsrvd_fix_q_9                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|excN_aSig_uid29_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|excN_bSig_uid43_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|signRInfRZRReg_uid138_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|excI_aSig_uid28_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|fracXIsZero_uid26_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|excI_bSig_uid42_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist23_sigB_uid52_block_rsrvd_fix_b_9                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|excR_aSig_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg                                                                                                                                                                                                  ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                        ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated                                                                                                                                                                                    ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|excR_bSig_uid46_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|expXIsMax_uid39_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist25_sigA_uid51_block_rsrvd_fix_b_9                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                                  ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1                                                                                                                                                                          ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                                          ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1                                                                                                                                                                                           ; 19    ; 1              ; 0            ; 1              ; 16     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist17_fracGRS_uid85_block_rsrvd_fix_q_1                                                                                                                                                                                                             ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1                                                                                                                                                                                         ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|effSubInvSticky_uid75_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg                                                                                                                                                                                                 ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4                                                                                                                                                                                                           ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay                                                                                                                                                                                                          ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay                                                                                                                                                                                                     ; 52    ; 1              ; 0            ; 1              ; 49     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                    ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1                                                                                                                                                                                                           ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist24_sigA_uid51_block_rsrvd_fix_b_3                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist22_sigB_uid52_block_rsrvd_fix_b_3                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist43_in_0_in_0_1                                                                                                                                                                                                                                   ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist41_fracY_uid11_block_rsrvd_fix_b_1                                                                                                                                                                                                               ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist40_expY_uid12_block_rsrvd_fix_b_1                                                                                                                                                                                                                ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist42_sigY_uid10_block_rsrvd_fix_b_1                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3                                                                                                                                                                                                                                                        ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist26_sync_in_aunroll_x_in_c1_eni14_19_9_outputreg                                                                                                                                                                                                                         ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist26_sync_in_aunroll_x_in_c1_eni14_19_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                               ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist26_sync_in_aunroll_x_in_c1_eni14_19_9_mem_dmem|auto_generated                                                                                                                                                                                                           ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist25_sync_in_aunroll_x_in_c1_eni14_18_8                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist8_i_mul54_conv2d3x3_out_primWireOut_1                                                                                                                                                                                                                                   ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3                                                                                                                                                                                                            ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|excRZero_uid81_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|excRInf_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2                                                                                                                                                                                                             ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1                                                                                                                                                                                                          ; 15    ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2                                                                                                                                                                                                          ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist6_expSum_uid45_block_rsrvd_fix_q_3                                                                                                                                                                                                                 ; 12    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|stickyRangeComparator_uid60_block_rsrvd_fix_delay                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay                                                                                                                                                                                                       ; 51    ; 1              ; 2            ; 1              ; 48     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist5_signR_uid49_block_rsrvd_fix_q_7                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|signR_uid49_block_rsrvd_fix_delay                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|excN_x_uid21_block_rsrvd_fix_delay                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|excN_y_uid35_block_rsrvd_fix_delay                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|ZeroTimesInf_uid89_block_rsrvd_fix_delay                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist12_excZ_x_uid16_block_rsrvd_fix_q_6                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|excZ_x_uid16_block_rsrvd_fix_delay                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|expXIsMax_uid31_block_rsrvd_fix_delay                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|fracXIsZero_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist9_excZ_y_uid30_block_rsrvd_fix_q_6                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|excZ_y_uid30_block_rsrvd_fix_delay                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|expXIsMax_uid17_block_rsrvd_fix_delay                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|fracXIsZero_uid18_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3                                                                                                                                                                                                                                                          ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist4_i_or_cond4_1_p_conv2d3x3_q_16_outputreg                                                                                                                                                                                                                               ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist4_i_or_cond4_1_p_conv2d3x3_q_16_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                     ; 45    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist4_i_or_cond4_1_p_conv2d3x3_q_16_mem_dmem|auto_generated                                                                                                                                                                                                                 ; 45    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist27_sync_in_aunroll_x_in_c1_eni14_20_8                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist13_i_mul54_1_conv2d3x3_out_primWireOut_1                                                                                                                                                                                                                                ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3                                                                                                                                                                                                          ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|excRZero_uid81_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|excRInf_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2                                                                                                                                                                                                           ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1                                                                                                                                                                                                        ; 15    ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2                                                                                                                                                                                                        ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist6_expSum_uid45_block_rsrvd_fix_q_3                                                                                                                                                                                                               ; 12    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|stickyRangeComparator_uid60_block_rsrvd_fix_delay                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay                                                                                                                                                                                                     ; 51    ; 1              ; 2            ; 1              ; 48     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist5_signR_uid49_block_rsrvd_fix_q_7                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|signR_uid49_block_rsrvd_fix_delay                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|excN_x_uid21_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|excN_y_uid35_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|ZeroTimesInf_uid89_block_rsrvd_fix_delay                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist12_excZ_x_uid16_block_rsrvd_fix_q_6                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|excZ_x_uid16_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|expXIsMax_uid31_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|fracXIsZero_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist9_excZ_y_uid30_block_rsrvd_fix_q_6                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|excZ_y_uid30_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|expXIsMax_uid17_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|fracXIsZero_uid18_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3                                                                                                                                                                                                                                                        ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist0_i_or_cond4_2_p_conv2d3x3_q_31_outputreg                                                                                                                                                                                                                               ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist0_i_or_cond4_2_p_conv2d3x3_q_31_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                     ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist0_i_or_cond4_2_p_conv2d3x3_q_31_mem_dmem|auto_generated                                                                                                                                                                                                                 ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist28_sync_in_aunroll_x_in_c1_eni14_21_8                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist9_i_mul54_2_conv2d3x3_out_primWireOut_1                                                                                                                                                                                                                                 ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3                                                                                                                                                                                                          ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|excRZero_uid81_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|excRInf_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2                                                                                                                                                                                                           ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1                                                                                                                                                                                                        ; 15    ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2                                                                                                                                                                                                        ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist6_expSum_uid45_block_rsrvd_fix_q_3                                                                                                                                                                                                               ; 12    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|stickyRangeComparator_uid60_block_rsrvd_fix_delay                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay                                                                                                                                                                                                     ; 51    ; 1              ; 2            ; 1              ; 48     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist5_signR_uid49_block_rsrvd_fix_q_7                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|signR_uid49_block_rsrvd_fix_delay                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|excN_x_uid21_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|excN_y_uid35_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|ZeroTimesInf_uid89_block_rsrvd_fix_delay                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist12_excZ_x_uid16_block_rsrvd_fix_q_6                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|excZ_x_uid16_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|expXIsMax_uid31_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|fracXIsZero_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist9_excZ_y_uid30_block_rsrvd_fix_q_6                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|excZ_y_uid30_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|expXIsMax_uid17_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|fracXIsZero_uid18_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3                                                                                                                                                                                                                                                        ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist7_i_or_cond4_123_p_conv2d3x3_q_46_outputreg                                                                                                                                                                                                                             ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist7_i_or_cond4_123_p_conv2d3x3_q_46_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                   ; 49    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist7_i_or_cond4_123_p_conv2d3x3_q_46_mem_dmem|auto_generated                                                                                                                                                                                                               ; 49    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist29_sync_in_aunroll_x_in_c1_eni14_26_8                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist16_i_mul54_130_conv2d3x3_out_primWireOut_1                                                                                                                                                                                                                              ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3                                                                                                                                                                                                        ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|excRZero_uid81_block_rsrvd_fix_delay                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|excRInf_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2                                                                                                                                                                                                         ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1                                                                                                                                                                                                      ; 15    ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2                                                                                                                                                                                                      ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist6_expSum_uid45_block_rsrvd_fix_q_3                                                                                                                                                                                                             ; 12    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|stickyRangeComparator_uid60_block_rsrvd_fix_delay                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay                                                                                                                                                                                                   ; 51    ; 1              ; 2            ; 1              ; 48     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist5_signR_uid49_block_rsrvd_fix_q_7                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|signR_uid49_block_rsrvd_fix_delay                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|excN_x_uid21_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|excN_y_uid35_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|ZeroTimesInf_uid89_block_rsrvd_fix_delay                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist12_excZ_x_uid16_block_rsrvd_fix_q_6                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|excZ_x_uid16_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|expXIsMax_uid31_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|fracXIsZero_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist9_excZ_y_uid30_block_rsrvd_fix_q_6                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|excZ_y_uid30_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|expXIsMax_uid17_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|fracXIsZero_uid18_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3                                                                                                                                                                                                                                                      ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist6_i_or_cond4_1_1_p_conv2d3x3_q_61_outputreg                                                                                                                                                                                                                             ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist6_i_or_cond4_1_1_p_conv2d3x3_q_61_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                   ; 49    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist6_i_or_cond4_1_1_p_conv2d3x3_q_61_mem_dmem|auto_generated                                                                                                                                                                                                               ; 49    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist30_sync_in_aunroll_x_in_c1_eni14_27_8                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist15_i_mul54_1_1_conv2d3x3_out_primWireOut_1                                                                                                                                                                                                                              ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3                                                                                                                                                                                                        ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|excRZero_uid81_block_rsrvd_fix_delay                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|excRInf_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2                                                                                                                                                                                                         ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1                                                                                                                                                                                                      ; 15    ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2                                                                                                                                                                                                      ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist6_expSum_uid45_block_rsrvd_fix_q_3                                                                                                                                                                                                             ; 12    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|stickyRangeComparator_uid60_block_rsrvd_fix_delay                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay                                                                                                                                                                                                   ; 51    ; 1              ; 2            ; 1              ; 48     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist5_signR_uid49_block_rsrvd_fix_q_7                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|signR_uid49_block_rsrvd_fix_delay                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|excN_x_uid21_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|excN_y_uid35_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|ZeroTimesInf_uid89_block_rsrvd_fix_delay                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist12_excZ_x_uid16_block_rsrvd_fix_q_6                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|excZ_x_uid16_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|expXIsMax_uid31_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|fracXIsZero_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist9_excZ_y_uid30_block_rsrvd_fix_q_6                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|excZ_y_uid30_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|expXIsMax_uid17_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|fracXIsZero_uid18_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3                                                                                                                                                                                                                                                      ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist2_i_or_cond4_2_1_p_conv2d3x3_q_76_outputreg                                                                                                                                                                                                                             ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist2_i_or_cond4_2_1_p_conv2d3x3_q_76_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                   ; 51    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist2_i_or_cond4_2_1_p_conv2d3x3_q_76_mem_dmem|auto_generated                                                                                                                                                                                                               ; 51    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist31_sync_in_aunroll_x_in_c1_eni14_28_8                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist11_i_mul54_2_1_conv2d3x3_out_primWireOut_1                                                                                                                                                                                                                              ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3                                                                                                                                                                                                        ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|excRZero_uid81_block_rsrvd_fix_delay                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|excRInf_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2                                                                                                                                                                                                         ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1                                                                                                                                                                                                      ; 15    ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2                                                                                                                                                                                                      ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist6_expSum_uid45_block_rsrvd_fix_q_3                                                                                                                                                                                                             ; 12    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|stickyRangeComparator_uid60_block_rsrvd_fix_delay                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay                                                                                                                                                                                                   ; 51    ; 1              ; 2            ; 1              ; 48     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist5_signR_uid49_block_rsrvd_fix_q_7                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|signR_uid49_block_rsrvd_fix_delay                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|excN_x_uid21_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|excN_y_uid35_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|ZeroTimesInf_uid89_block_rsrvd_fix_delay                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist12_excZ_x_uid16_block_rsrvd_fix_q_6                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|excZ_x_uid16_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|expXIsMax_uid31_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|fracXIsZero_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist9_excZ_y_uid30_block_rsrvd_fix_q_6                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|excZ_y_uid30_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|expXIsMax_uid17_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|fracXIsZero_uid18_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3                                                                                                                                                                                                                                                      ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist3_i_or_cond4_238_p_conv2d3x3_q_91_outputreg                                                                                                                                                                                                                             ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist3_i_or_cond4_238_p_conv2d3x3_q_91_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                   ; 51    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist3_i_or_cond4_238_p_conv2d3x3_q_91_mem_dmem|auto_generated                                                                                                                                                                                                               ; 51    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist32_sync_in_aunroll_x_in_c1_eni14_33_8                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist12_i_mul54_245_conv2d3x3_out_primWireOut_1                                                                                                                                                                                                                              ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3                                                                                                                                                                                                        ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|excRZero_uid81_block_rsrvd_fix_delay                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|excRInf_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2                                                                                                                                                                                                         ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1                                                                                                                                                                                                      ; 15    ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2                                                                                                                                                                                                      ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist6_expSum_uid45_block_rsrvd_fix_q_3                                                                                                                                                                                                             ; 12    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|stickyRangeComparator_uid60_block_rsrvd_fix_delay                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay                                                                                                                                                                                                   ; 51    ; 1              ; 2            ; 1              ; 48     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist5_signR_uid49_block_rsrvd_fix_q_7                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|signR_uid49_block_rsrvd_fix_delay                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|excN_x_uid21_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|excN_y_uid35_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|ZeroTimesInf_uid89_block_rsrvd_fix_delay                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist12_excZ_x_uid16_block_rsrvd_fix_q_6                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|excZ_x_uid16_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|expXIsMax_uid31_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|fracXIsZero_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist9_excZ_y_uid30_block_rsrvd_fix_q_6                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|excZ_y_uid30_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|expXIsMax_uid17_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|fracXIsZero_uid18_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3                                                                                                                                                                                                                                                      ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist5_i_or_cond4_1_2_p_conv2d3x3_q_106_outputreg                                                                                                                                                                                                                            ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist5_i_or_cond4_1_2_p_conv2d3x3_q_106_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                  ; 51    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist5_i_or_cond4_1_2_p_conv2d3x3_q_106_mem_dmem|auto_generated                                                                                                                                                                                                              ; 51    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist33_sync_in_aunroll_x_in_c1_eni14_34_8                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist14_i_mul54_1_2_conv2d3x3_out_primWireOut_1                                                                                                                                                                                                                              ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3                                                                                                                                                                                                        ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|excRZero_uid81_block_rsrvd_fix_delay                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|excRInf_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2                                                                                                                                                                                                         ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1                                                                                                                                                                                                      ; 15    ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2                                                                                                                                                                                                      ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist6_expSum_uid45_block_rsrvd_fix_q_3                                                                                                                                                                                                             ; 12    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|stickyRangeComparator_uid60_block_rsrvd_fix_delay                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay                                                                                                                                                                                                   ; 51    ; 1              ; 2            ; 1              ; 48     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist5_signR_uid49_block_rsrvd_fix_q_7                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|signR_uid49_block_rsrvd_fix_delay                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|excN_x_uid21_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|excN_y_uid35_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|ZeroTimesInf_uid89_block_rsrvd_fix_delay                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist12_excZ_x_uid16_block_rsrvd_fix_q_6                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|excZ_x_uid16_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|expXIsMax_uid31_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|fracXIsZero_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist9_excZ_y_uid30_block_rsrvd_fix_q_6                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|excZ_y_uid30_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|expXIsMax_uid17_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|fracXIsZero_uid18_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3                                                                                                                                                                                                                                                      ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist1_i_or_cond4_2_2_p_conv2d3x3_q_121_outputreg                                                                                                                                                                                                                            ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist1_i_or_cond4_2_2_p_conv2d3x3_q_121_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                  ; 51    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist1_i_or_cond4_2_2_p_conv2d3x3_q_121_mem_dmem|auto_generated                                                                                                                                                                                                              ; 51    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist34_sync_in_aunroll_x_in_c1_eni14_35_8                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist10_i_mul54_2_2_conv2d3x3_out_primWireOut_1                                                                                                                                                                                                                              ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3                                                                                                                                                                                                        ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|excRZero_uid81_block_rsrvd_fix_delay                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|excRInf_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2                                                                                                                                                                                                         ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1                                                                                                                                                                                                      ; 15    ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2                                                                                                                                                                                                      ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist6_expSum_uid45_block_rsrvd_fix_q_3                                                                                                                                                                                                             ; 12    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|stickyRangeComparator_uid60_block_rsrvd_fix_delay                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay                                                                                                                                                                                                   ; 51    ; 1              ; 2            ; 1              ; 48     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist5_signR_uid49_block_rsrvd_fix_q_7                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|signR_uid49_block_rsrvd_fix_delay                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|excN_x_uid21_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|excN_y_uid35_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|ZeroTimesInf_uid89_block_rsrvd_fix_delay                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist12_excZ_x_uid16_block_rsrvd_fix_q_6                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|excZ_x_uid16_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|expXIsMax_uid31_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|fracXIsZero_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist9_excZ_y_uid30_block_rsrvd_fix_q_6                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|excZ_y_uid30_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|expXIsMax_uid17_block_rsrvd_fix_delay                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|fracXIsZero_uid18_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3                                                                                                                                                                                                                                                      ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist35_sync_in_aunroll_x_in_i_valid_143                                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x                                                                                                                                                                                                                                                                               ; 941   ; 1              ; 321          ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                   ; 942   ; 2              ; 0            ; 2              ; 35     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 18    ; 9              ; 0            ; 9              ; 1      ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 54    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 37    ; 0              ; 0            ; 0              ; 43     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 36    ; 1              ; 0            ; 1              ; 44     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                     ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                      ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                     ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector|acl_reset_handler_inst                                                                           ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector                                                                                                                                                                                         ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                 ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                          ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                             ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                       ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                   ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                ; 268   ; 0              ; 0            ; 0              ; 256    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|fifo|scfifo_component|auto_generated|dpfifo                                                        ; 261   ; 0              ; 0            ; 0              ; 262    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|fifo|scfifo_component|auto_generated                                                               ; 260   ; 1              ; 0            ; 1              ; 263    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|fifo                                                                                               ; 260   ; 0              ; 0            ; 0              ; 261    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136                                                                                                    ; 260   ; 126            ; 0            ; 126            ; 258    ; 126             ; 126           ; 126             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x                                                                                                                                                                                ; 197   ; 1              ; 0            ; 1              ; 195    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                ; 198   ; 0              ; 0            ; 0              ; 195    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_im_sync_buffer_conv2d3x3|thei_syncbuf_input_im_sync_buffer_conv2d3x381                                                                                                                                                                                      ; 64    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_im_sync_buffer_conv2d3x3                                                                                                                                                                                                                                    ; 69    ; 4              ; 2            ; 4              ; 66     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist18_i_arrayidx47_conv2d3x3_conv2d3x382_trunc_sel_x_b_1                                                                                                                                                                                                                    ; 67    ; 1              ; 0            ; 1              ; 64     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist25_bgTrunc_i_add45_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                   ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist28_bgTrunc_i_add44_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                   ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist7_i_add44_conv2d3x3_im0_cma_q_1                                                                                                                                                                                                                                          ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_add44_conv2d3x3_im0_cma_delay                                                                                                                                                                                                                                                ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist6_i_add44_conv2d3x3_im10_cma_q_1                                                                                                                                                                                                                                         ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_add44_conv2d3x3_im10_cma_delay                                                                                                                                                                                                                                               ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist1_i_add44_conv2d3x3_ma3_cma_q_1                                                                                                                                                                                                                                          ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_add44_conv2d3x3_ma3_cma_delay                                                                                                                                                                                                                                                ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_size_sync_buffer135_conv2d3x3|thei_syncbuf_input_size_sync_buffer135_conv2d3x379                                                                                                                                                                            ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_size_sync_buffer135_conv2d3x3                                                                                                                                                                                                                               ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist21_bgTrunc_i_mul425_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                  ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist12_sync_in_aunroll_x_in_c0_eni5_2_4_outputreg                                                                                                                                                                                                                            ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist12_sync_in_aunroll_x_in_c0_eni5_2_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                  ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist12_sync_in_aunroll_x_in_c0_eni5_2_4_mem_dmem|auto_generated                                                                                                                                                                                                              ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_im_sync_buffer147_conv2d3x3|thei_syncbuf_input_im_sync_buffer147_conv2d3x386                                                                                                                                                                                ; 64    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_im_sync_buffer147_conv2d3x3                                                                                                                                                                                                                                 ; 69    ; 4              ; 2            ; 4              ; 66     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist20_i_arrayidx47_126_conv2d3x3_conv2d3x387_trunc_sel_x_b_1                                                                                                                                                                                                                ; 67    ; 1              ; 0            ; 1              ; 64     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist27_bgTrunc_i_add45_124_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                               ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist30_bgTrunc_i_add44_1_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                 ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist11_i_add44_1_conv2d3x3_im0_cma_q_1                                                                                                                                                                                                                                       ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_add44_1_conv2d3x3_im0_cma_delay                                                                                                                                                                                                                                              ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist10_i_add44_1_conv2d3x3_im10_cma_q_1                                                                                                                                                                                                                                      ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_add44_1_conv2d3x3_im10_cma_delay                                                                                                                                                                                                                                             ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist3_i_add44_1_conv2d3x3_ma3_cma_q_1                                                                                                                                                                                                                                        ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_add44_1_conv2d3x3_ma3_cma_delay                                                                                                                                                                                                                                              ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_size_sync_buffer139_conv2d3x3|thei_syncbuf_input_size_sync_buffer139_conv2d3x384                                                                                                                                                                            ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_size_sync_buffer139_conv2d3x3                                                                                                                                                                                                                               ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist23_bgTrunc_i_mul425_1_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist14_sync_in_aunroll_x_in_c0_eni5_4_4_outputreg                                                                                                                                                                                                                            ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist14_sync_in_aunroll_x_in_c0_eni5_4_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                  ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist14_sync_in_aunroll_x_in_c0_eni5_4_4_mem_dmem|auto_generated                                                                                                                                                                                                              ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_im_sync_buffer148_conv2d3x3|thei_syncbuf_input_im_sync_buffer148_conv2d3x391                                                                                                                                                                                ; 64    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_im_sync_buffer148_conv2d3x3                                                                                                                                                                                                                                 ; 69    ; 4              ; 2            ; 4              ; 66     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist19_i_arrayidx47_241_conv2d3x3_conv2d3x392_trunc_sel_x_b_1                                                                                                                                                                                                                ; 67    ; 1              ; 0            ; 1              ; 64     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist26_bgTrunc_i_add45_239_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                               ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist13_sync_in_aunroll_x_in_c0_eni5_3_9_outputreg                                                                                                                                                                                                                            ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist13_sync_in_aunroll_x_in_c0_eni5_3_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                  ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist13_sync_in_aunroll_x_in_c0_eni5_3_9_mem_dmem|auto_generated                                                                                                                                                                                                              ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist29_bgTrunc_i_add44_2_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                 ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist9_i_add44_2_conv2d3x3_im0_cma_q_1                                                                                                                                                                                                                                        ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_add44_2_conv2d3x3_im0_cma_delay                                                                                                                                                                                                                                              ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist8_i_add44_2_conv2d3x3_im10_cma_q_1                                                                                                                                                                                                                                       ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_add44_2_conv2d3x3_im10_cma_delay                                                                                                                                                                                                                                             ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist2_i_add44_2_conv2d3x3_ma3_cma_q_1                                                                                                                                                                                                                                        ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_add44_2_conv2d3x3_ma3_cma_delay                                                                                                                                                                                                                                              ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_size_sync_buffer141_conv2d3x3|thei_syncbuf_input_size_sync_buffer141_conv2d3x389                                                                                                                                                                            ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_size_sync_buffer141_conv2d3x3                                                                                                                                                                                                                               ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist22_bgTrunc_i_mul425_2_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist15_sync_in_aunroll_x_in_c0_eni5_5_4_outputreg                                                                                                                                                                                                                            ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist15_sync_in_aunroll_x_in_c0_eni5_5_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                  ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist15_sync_in_aunroll_x_in_c0_eni5_5_4_mem_dmem|auto_generated                                                                                                                                                                                                              ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist24_bgTrunc_i_mul41_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                   ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist5_i_mul41_conv2d3x3_im0_cma_q_1                                                                                                                                                                                                                                          ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_mul41_conv2d3x3_im0_cma_delay                                                                                                                                                                                                                                                ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist4_i_mul41_conv2d3x3_im10_cma_q_1                                                                                                                                                                                                                                         ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_mul41_conv2d3x3_im10_cma_delay                                                                                                                                                                                                                                               ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist0_i_mul41_conv2d3x3_ma3_cma_q_1                                                                                                                                                                                                                                          ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_mul41_conv2d3x3_ma3_cma_delay                                                                                                                                                                                                                                                ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_size_sync_buffer134_conv2d3x3|thei_syncbuf_input_size_sync_buffer134_conv2d3x377                                                                                                                                                                            ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_size_sync_buffer134_conv2d3x3                                                                                                                                                                                                                               ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist17_sync_in_aunroll_x_in_i_valid_11                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist16_sync_in_aunroll_x_in_i_valid_5                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x                                                                                                                                                                                                                                                                                ; 260   ; 1              ; 1            ; 1              ; 194    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                   ; 261   ; 2              ; 0            ; 2              ; 195    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thereaddata_reg_memcoalesce_input_im_load_0_conv2d3x31_aunroll_x                                                                                                                                                                                                                                                                                                                   ; 132   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                      ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                             ; 276   ; 0              ; 0            ; 0              ; 256    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo                                                                                                                                                                                                                                                     ; 261   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated                                                                                                                                                                                                                                                            ; 260   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                    ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                              ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                           ; 50    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                   ; 35    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated                                                                                                                                                                                                                                                          ; 34    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                   ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                          ; 40    ; 0              ; 0            ; 0              ; 20     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                  ; 25    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated                                                                                                                                                                                                                                         ; 24    ; 0              ; 0            ; 0              ; 23     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read                                                                                                                                                                                                                                                                                         ; 318   ; 37             ; 5            ; 37             ; 199    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|coalescer                                                                                                                                                                                                                                                                                              ; 34    ; 0              ; 5            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|GEN_PIPE_INPUT.in_pipeline                                                                                                                                                                                                                                                                             ; 35    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read                                                                                                                                                                                                                                                                                                        ; 295   ; 3              ; 1            ; 3              ; 201    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|u_permute_address                                                                                                                                                                                                                                                                                                                ; 30    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                     ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                                 ; 3     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                     ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                           ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397                                                                                                                                                                                                                                                                                                                                  ; 664   ; 697            ; 0            ; 697            ; 526    ; 697             ; 697           ; 697             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                    ; 329   ; 0              ; 34           ; 0              ; 456    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_syncbuf_input_channels_sync_buffer131_conv2d3x3|thei_syncbuf_input_channels_sync_buffer131_conv2d3x373                                                                                                                                                                                                                                                                                                                                  ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_syncbuf_input_channels_sync_buffer131_conv2d3x3                                                                                                                                                                                                                                                                                                                                                                                         ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theconv2d3x3_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                          ; 438   ; 0              ; 0            ; 0              ; 436    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 1667  ; 0              ; 0            ; 0              ; 1741   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|theconv2d3x3_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 873   ; 0              ; 2            ; 0              ; 437    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2263  ; 0              ; 160          ; 0              ; 1742   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 438   ; 0              ; 0            ; 0              ; 436    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 438   ; 32             ; 0            ; 32             ; 436    ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 360   ; 0              ; 0            ; 0              ; 358    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|theconv2d3x3_B3_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 329   ; 0              ; 0            ; 0              ; 326    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|i_exitcond19_conv2d3x3_delay                                                                                                                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_outer|staging_reg                                                                                                                                                                                                                                                                                            ; 34    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_outer|fifo                                                                                                                                                                                                                                                                                                   ; 34    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_outer                                                                                                                                                                                                                                                                                                        ; 34    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                            ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                         ; 44    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                 ; 35    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated                                                                                                                                                                                                                                                                        ; 34    ; 1              ; 0            ; 1              ; 38     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_inner                                                                                                                                                                                                                                                                                                        ; 34    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2                                                                                                                                                                                                                                                                                                                   ; 34    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_outer|staging_reg                                                                                                                                                                                                                                                                                             ; 13    ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_outer|fifo                                                                                                                                                                                                                                                                                                    ; 13    ; 0              ; 0            ; 0              ; 13     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_outer                                                                                                                                                                                                                                                                                                         ; 13    ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                 ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                             ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                          ; 25    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                  ; 14    ; 0              ; 0            ; 0              ; 17     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated                                                                                                                                                                                                                                                                         ; 13    ; 1              ; 0            ; 1              ; 18     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_inner                                                                                                                                                                                                                                                                                                         ; 13    ; 0              ; 0            ; 0              ; 13     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo                                                                                                                                                                                                                                                                                                                    ; 13    ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_outer|staging_reg                                                                                                                                                                                                                                                                                             ; 292   ; 0              ; 0            ; 0              ; 290    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_outer|fifo                                                                                                                                                                                                                                                                                                    ; 292   ; 0              ; 0            ; 0              ; 292    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_outer                                                                                                                                                                                                                                                                                                         ; 292   ; 0              ; 0            ; 0              ; 290    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                 ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                             ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                          ; 302   ; 0              ; 0            ; 0              ; 288    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                  ; 293   ; 0              ; 0            ; 0              ; 295    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated                                                                                                                                                                                                                                                                         ; 292   ; 1              ; 0            ; 1              ; 296    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_inner                                                                                                                                                                                                                                                                                                         ; 292   ; 0              ; 0            ; 0              ; 292    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo                                                                                                                                                                                                                                                                                                                    ; 292   ; 0              ; 0            ; 0              ; 290    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|coalescer                                                                                                                                                                                                                                                                                                                   ; 32    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write                                                                                                                                                                                                                                                                                                                             ; 116   ; 5              ; 48           ; 5              ; 327    ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write                                                                                                                                                                                                                                                                                                                                            ; 74    ; 0              ; 0            ; 0              ; 327    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|u_permute_address                                                                                                                                                                                                                                                                                                                                         ; 30    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                              ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                                                          ; 3     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                              ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124                                                                                                                                                                                                                                                                                                                                                           ; 460   ; 237            ; 258          ; 237            ; 431    ; 237             ; 237           ; 237             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3                                                                                                                                                                                                                                                                                                                                                                                                      ; 361   ; 0              ; 34           ; 0              ; 329    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                             ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                              ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                             ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector|acl_reset_handler_inst                                                                                   ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector                                                                                                                                                                                               ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                         ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                  ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                     ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                               ; 6     ; 3              ; 0            ; 3              ; 1      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                           ; 6     ; 3              ; 0            ; 3              ; 1      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                        ; 74    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140|fifo|scfifo_component|auto_generated|dpfifo                                                                ; 69    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140|fifo|scfifo_component|auto_generated                                                                       ; 68    ; 1              ; 0            ; 1              ; 70     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140|fifo                                                                                                       ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140                                                                                                            ; 68    ; 62             ; 0            ; 62             ; 66     ; 62              ; 62            ; 62              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x                                                                                                                                                                                      ; 37    ; 1              ; 0            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                    ; 38    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|oneIsNaN_uid49_i_cmp63_conv2d3x3_delay                                                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|excN_x_uid26_i_cmp63_conv2d3x3_delay                                                                                                                                                                                                                                              ; 4     ; 2              ; 0            ; 2              ; 1      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|excN_y_uid43_i_cmp63_conv2d3x3_delay                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|r_uid76_i_cmp63_conv2d3x3_delay                                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|excZ_x_uid24_i_cmp63_conv2d3x3_delay                                                                                                                                                                                                                                              ; 4     ; 2              ; 0            ; 2              ; 1      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|excZ_y_uid41_i_cmp63_conv2d3x3_delay                                                                                                                                                                                                                                              ; 4     ; 2              ; 0            ; 2              ; 1      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|redist1_i_select67_conv2d3x3_q_3                                                                                                                                                                                                                                                  ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|redist0_i_select67_conv2d3x3_q_2                                                                                                                                                                                                                                                  ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|thei_syncbuf_input_channels_sync_buffer132_conv2d3x3|thei_syncbuf_input_channels_sync_buffer132_conv2d3x3113                                                                                                                                                                      ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|thei_syncbuf_input_channels_sync_buffer132_conv2d3x3                                                                                                                                                                                                                              ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|redist3_sync_in_aunroll_x_in_c0_eni2178_2_1                                                                                                                                                                                                                                       ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|redist2_sync_in_aunroll_x_in_c0_eni2178_1_1                                                                                                                                                                                                                                       ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|redist4_sync_in_aunroll_x_in_i_valid_4                                                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x                                                                                                                                                                                                                                                                                   ; 100   ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                     ; 101   ; 2              ; 0            ; 2              ; 35     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thebubble_out_stall_entry_1_reg                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_syncbuf_output_im_sync_buffer_conv2d3x3|thei_syncbuf_output_im_sync_buffer_conv2d3x3117                                                                                                                                                                                                                                                                                                                                                 ; 64    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_syncbuf_output_im_sync_buffer_conv2d3x3                                                                                                                                                                                                                                                                                                                                                                                                 ; 69    ; 1              ; 2            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thebubble_out_stall_entry_2_reg                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_syncbuf_output_size_sync_buffer145_conv2d3x3|thei_syncbuf_output_size_sync_buffer145_conv2d3x3119                                                                                                                                                                                                                                                                                                                                       ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_syncbuf_output_size_sync_buffer145_conv2d3x3                                                                                                                                                                                                                                                                                                                                                                                            ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                                                ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                            ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                         ; 76    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                 ; 69    ; 0              ; 0            ; 0              ; 70     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; 68    ; 1              ; 0            ; 1              ; 71     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                        ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo                                                                                                                                                                                                                                                                                                                                                                                                             ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                                                ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                            ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                         ; 44    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                 ; 37    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 1              ; 0            ; 1              ; 39     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo                                                                                                                                                                                                                                                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                                                ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                            ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                         ; 44    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                 ; 37    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 1              ; 0            ; 1              ; 39     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo                                                                                                                                                                                                                                                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                                               ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                           ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                        ; 13    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                                       ; 5     ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo                                                                                                                                                                                                                                                                                                                                                                                                            ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                                               ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                           ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                        ; 44    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                ; 37    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                                       ; 36    ; 1              ; 0            ; 1              ; 39     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                       ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                                               ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                           ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                        ; 13    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                                       ; 5     ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo                                                                                                                                                                                                                                                                                                                                                                                                            ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                                              ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                          ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                       ; 13    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                                      ; 5     ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo                                                                                                                                                                                                                                                                                                                                                                                                           ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                                              ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                          ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                       ; 44    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                               ; 37    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                                      ; 36    ; 1              ; 0            ; 1              ; 39     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 748   ; 0              ; 0            ; 0              ; 653    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|theconv2d3x3_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 360   ; 0              ; 2            ; 0              ; 358    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 973   ; 0              ; 224          ; 0              ; 653    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B4_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5     ; 2              ; 0            ; 2              ; 3      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B4|theconv2d3x3_B4_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B4|thebb_conv2d3x3_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B4|theconv2d3x3_B4_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B4                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 327   ; 0              ; 0            ; 0              ; 325    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|theconv2d3x3_B1_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 374   ; 0              ; 2            ; 0              ; 372    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                            ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                        ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                     ; 44    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                    ; 36    ; 1              ; 0            ; 1              ; 39     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                              ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                          ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                       ; 13    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                      ; 5     ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo                                                                                                                                                                                                                                                                                                                                                                           ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                              ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                          ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                       ; 13    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                      ; 5     ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo                                                                                                                                                                                                                                                                                                                                                                           ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                              ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                          ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                       ; 44    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                               ; 37    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                      ; 36    ; 1              ; 0            ; 1              ; 39     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                              ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                          ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                       ; 13    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                      ; 5     ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo                                                                                                                                                                                                                                                                                                                                                                           ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                              ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                          ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                       ; 44    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                               ; 37    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                      ; 36    ; 1              ; 0            ; 1              ; 39     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                              ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                          ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                       ; 44    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                               ; 37    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                      ; 36    ; 1              ; 0            ; 1              ; 39     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                              ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                          ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                       ; 44    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                               ; 37    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                      ; 36    ; 1              ; 0            ; 1              ; 39     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                              ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                          ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                       ; 76    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                               ; 69    ; 0              ; 0            ; 0              ; 70     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                      ; 68    ; 1              ; 0            ; 1              ; 71     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                      ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo                                                                                                                                                                                                                                                                                                                                                                           ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                              ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                          ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                       ; 76    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                               ; 69    ; 0              ; 0            ; 0              ; 70     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                      ; 68    ; 1              ; 0            ; 1              ; 71     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                      ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo                                                                                                                                                                                                                                                                                                                                                                           ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                 ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                              ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                          ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                       ; 44    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                               ; 37    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                      ; 36    ; 1              ; 0            ; 1              ; 39     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                      ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                     ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                      ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                     ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector|acl_reset_handler_inst                                                                           ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector                                                                                                                                                                                         ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                 ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                          ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                             ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                       ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                   ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                ; 204   ; 0              ; 0            ; 0              ; 192    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134|fifo|scfifo_component|auto_generated|dpfifo                                                        ; 197   ; 0              ; 0            ; 0              ; 198    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134|fifo|scfifo_component|auto_generated                                                               ; 196   ; 1              ; 0            ; 1              ; 199    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134|fifo                                                                                               ; 196   ; 0              ; 0            ; 0              ; 197    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134                                                                                                    ; 196   ; 288            ; 0            ; 288            ; 194    ; 288             ; 288           ; 288             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x                                                                                                                                                                                ; 52    ; 1              ; 0            ; 1              ; 50     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                ; 53    ; 0              ; 0            ; 0              ; 50     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist28_bgTrunc_i_add29_conv2d3x3_sel_x_b_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                               ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist28_bgTrunc_i_add29_conv2d3x3_sel_x_b_5_mem_dmem|auto_generated                                                                                                                                                                                                           ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist5_i_or_cond4_2_2_conv2d3x3_q_2                                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_or_cond4_2_2_conv2d3x3_delay                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist9_i_or_cond4_1_2_conv2d3x3_q_2                                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist7_i_or_cond4_238_conv2d3x3_q_2                                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist6_i_or_cond4_2_1_conv2d3x3_q_2                                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist10_i_or_cond4_1_1_conv2d3x3_q_2                                                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist11_i_or_cond4_123_conv2d3x3_q_2                                                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist4_i_or_cond4_2_conv2d3x3_q_2                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist8_i_or_cond4_1_conv2d3x3_q_2                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist3_i_or_cond4_conv2d3x3_q_2                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist15_i_cmp1110_neg_rm_conv2d3x3_c_2                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist12_i_cmp14_phi_decision87_xor_rm_conv2d3x3_c_2                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist14_i_cmp14_phi_decision87_xor91_or_conv2d3x3_q_1                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_cmp14_phi_decision87_xor_or_and_conv2d3x3_delay                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_or_cond4_conv2d3x3_delay                                                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_or_cond4_1_conv2d3x3_delay                                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_reduction_conv2d3x3_1_conv2d3x3_delay                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_or_cond4_2_conv2d3x3_delay                                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist18_sync_in_aunroll_x_in_c0_eni4_4_7                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_reduction_conv2d3x3_2_conv2d3x3_delay                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_cmp14_phi_decision87_xor93_or_and_conv2d3x3_delay                                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_or_cond4_123_conv2d3x3_delay                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_or_cond4_1_1_conv2d3x3_delay                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist13_i_cmp14_phi_decision87_xor97_or_conv2d3x3_q_1                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_or_cond4_2_1_conv2d3x3_delay                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist17_sync_in_aunroll_x_in_c0_eni4_3_7                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist23_bgTrunc_i_sub30_2_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                 ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_input_size_sync_buffer137_conv2d3x3|thei_syncbuf_input_size_sync_buffer137_conv2d3x353                                                                                                                                                                            ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_input_size_sync_buffer137_conv2d3x3                                                                                                                                                                                                                               ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_reduction_conv2d3x3_3_conv2d3x3_delay                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_input_channels_sync_buffer_conv2d3x3|thei_syncbuf_input_channels_sync_buffer_conv2d3x364                                                                                                                                                                          ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_input_channels_sync_buffer_conv2d3x3                                                                                                                                                                                                                              ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_or_cond4_238_conv2d3x3_delay                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist27_bgTrunc_i_add29_conv2d3x3_sel_x_b_2                                                                                                                                                                                                                                   ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_input_size_sync_buffer133_conv2d3x3|thei_syncbuf_input_size_sync_buffer133_conv2d3x361                                                                                                                                                                            ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_input_size_sync_buffer133_conv2d3x3                                                                                                                                                                                                                               ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_or_cond4_1_2_conv2d3x3_delay                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist16_sync_in_aunroll_x_in_c0_eni4_2_7                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist24_bgTrunc_i_sub30_1_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                 ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist26_bgTrunc_i_add29_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                   ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist25_bgTrunc_i_mul28_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                   ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist2_i_mul28_conv2d3x3_im0_cma_q_1                                                                                                                                                                                                                                          ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_mul28_conv2d3x3_im0_cma_delay                                                                                                                                                                                                                                                ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist1_i_mul28_conv2d3x3_im10_cma_q_1                                                                                                                                                                                                                                         ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_mul28_conv2d3x3_im10_cma_delay                                                                                                                                                                                                                                               ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist0_i_mul28_conv2d3x3_ma3_cma_q_1                                                                                                                                                                                                                                          ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_mul28_conv2d3x3_ma3_cma_delay                                                                                                                                                                                                                                                ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_stride_sync_buffer143_conv2d3x3|thei_syncbuf_stride_sync_buffer143_conv2d3x348                                                                                                                                                                                    ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_stride_sync_buffer143_conv2d3x3                                                                                                                                                                                                                                   ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_pad_sync_buffer142_conv2d3x3|thei_syncbuf_pad_sync_buffer142_conv2d3x350                                                                                                                                                                                          ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_pad_sync_buffer142_conv2d3x3                                                                                                                                                                                                                                      ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_input_size_sync_buffer136_conv2d3x3|thei_syncbuf_input_size_sync_buffer136_conv2d3x357                                                                                                                                                                            ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_input_size_sync_buffer136_conv2d3x3                                                                                                                                                                                                                               ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_output_size_sync_buffer146_conv2d3x3|thei_syncbuf_output_size_sync_buffer146_conv2d3x367                                                                                                                                                                          ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_output_size_sync_buffer146_conv2d3x3                                                                                                                                                                                                                              ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist22_sync_in_aunroll_x_in_i_valid_9                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist21_sync_in_aunroll_x_in_i_valid_7                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist20_sync_in_aunroll_x_in_i_valid_6                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist19_sync_in_aunroll_x_in_i_valid_4                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x                                                                                                                                                                                                                                                                                ; 199   ; 1              ; 1            ; 1              ; 49     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                   ; 200   ; 2              ; 0            ; 2              ; 50     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theconv2d3x3_B1_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                          ; 327   ; 0              ; 0            ; 0              ; 325    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 487   ; 0              ; 0            ; 0              ; 372    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|theconv2d3x3_B1_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 651   ; 0              ; 2            ; 0              ; 326    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 1003  ; 0              ; 192          ; 0              ; 373    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 327   ; 32             ; 0            ; 32             ; 325    ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|theconv2d3x3_B0_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 295   ; 0              ; 2            ; 0              ; 293    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                    ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                             ; 270   ; 0              ; 0            ; 0              ; 256    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                     ; 261   ; 0              ; 0            ; 0              ; 263    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|read_master|the_master_to_user_fifo|auto_generated                                                                                                                                                                                                                                                                                            ; 260   ; 0              ; 0            ; 0              ; 263    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|read_master                                                                                                                                                                                                                                                                                                                                   ; 323   ; 43             ; 0            ; 43             ; 327    ; 43              ; 43            ; 43              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|avm_buffer|staging_reg                                                                                                                                                                                                                                                                                                                        ; 39    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|avm_buffer|fifo                                                                                                                                                                                                                                                                                                                               ; 39    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|avm_buffer                                                                                                                                                                                                                                                                                                                                    ; 39    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read                                                                                                                                                                                                                                                                                                                                               ; 325   ; 0              ; 2            ; 0              ; 103    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|u_permute_address                                                                                                                                                                                                                                                                                                                                            ; 30    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                                                             ; 3     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344                                                                                                                                                                                                                                                                                                                                                              ; 460   ; 431            ; 32           ; 431            ; 430    ; 431             ; 431           ; 431             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thereaddata_reg_unnamed_conv2d3x30_conv2d3x30                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3                                                                                                                                                                                                                                                                                                                                                                                                       ; 426   ; 1              ; 68           ; 1              ; 360    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                             ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                              ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector                                                                                                                                                                                                                                               ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                               ; 6     ; 3              ; 0            ; 3              ; 1      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                           ; 6     ; 3              ; 0            ; 3              ; 1      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                        ; 74    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                ; 69    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130|fifo|scfifo_component|auto_generated                                                                                                                                       ; 68    ; 1              ; 0            ; 1              ; 70     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130|fifo                                                                                                                                                                       ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130                                                                                                                                                                            ; 68    ; 62             ; 0            ; 62             ; 66     ; 62              ; 62            ; 62              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x                                                                                                                                                                                                                                      ; 37    ; 1              ; 0            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                                                    ; 38    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|redist2_i_mul67_conv2d3x3_im0_cma_q_1                                                                                                                                                                                                                                                                              ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|i_mul67_conv2d3x3_im0_cma_delay                                                                                                                                                                                                                                                                                    ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|redist1_i_mul67_conv2d3x3_im10_cma_q_1                                                                                                                                                                                                                                                                             ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|i_mul67_conv2d3x3_im10_cma_delay                                                                                                                                                                                                                                                                                   ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|redist0_i_mul67_conv2d3x3_ma3_cma_q_1                                                                                                                                                                                                                                                                              ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|i_mul67_conv2d3x3_ma3_cma_delay                                                                                                                                                                                                                                                                                    ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|thei_syncbuf_output_size_sync_buffer144_conv2d3x3|thei_syncbuf_output_size_sync_buffer144_conv2d3x321                                                                                                                                                                                                              ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|thei_syncbuf_output_size_sync_buffer144_conv2d3x3                                                                                                                                                                                                                                                                  ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|redist3_sync_in_aunroll_x_in_i_valid_3                                                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x                                                                                                                                                                                                                                                                                                                    ; 68    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; 69    ; 2              ; 0            ; 2              ; 35     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                             ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                              ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector                                                                                                                                                                                                                                               ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                               ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                           ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                        ; 204   ; 0              ; 0            ; 0              ; 192    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                ; 197   ; 0              ; 0            ; 0              ; 198    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|fifo|scfifo_component|auto_generated                                                                                                                                       ; 196   ; 1              ; 0            ; 1              ; 199    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|fifo                                                                                                                                                                       ; 196   ; 0              ; 0            ; 0              ; 197    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132                                                                                                                                                                            ; 196   ; 184            ; 0            ; 184            ; 194    ; 184             ; 184           ; 184             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x                                                                                                                                                                                                                                      ; 104   ; 1              ; 0            ; 1              ; 102    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                                                    ; 105   ; 0              ; 0            ; 0              ; 102    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist13_bgTrunc_i_add21_conv2d3x3_sel_x_b_3                                                                                                                                                                                                                                                                       ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist7_bgTrunc_i_sub_2_conv2d3x3_sel_x_b_2                                                                                                                                                                                                                                                                        ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist6_bgTrunc_i_sub_2_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                                                        ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_input_size_sync_buffer140_conv2d3x3|thei_syncbuf_input_size_sync_buffer140_conv2d3x331                                                                                                                                                                                                                ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_input_size_sync_buffer140_conv2d3x3                                                                                                                                                                                                                                                                   ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist9_bgTrunc_i_sub_1_conv2d3x3_sel_x_b_2                                                                                                                                                                                                                                                                        ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist8_bgTrunc_i_sub_1_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                                                        ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_input_size_sync_buffer138_conv2d3x3|thei_syncbuf_input_size_sync_buffer138_conv2d3x335                                                                                                                                                                                                                ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_input_size_sync_buffer138_conv2d3x3                                                                                                                                                                                                                                                                   ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist12_bgTrunc_i_add21_conv2d3x3_sel_x_b_2                                                                                                                                                                                                                                                                       ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist11_bgTrunc_i_add21_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                                                       ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist10_bgTrunc_i_mul20_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                                                       ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist2_i_mul20_conv2d3x3_im0_cma_q_1                                                                                                                                                                                                                                                                              ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|i_mul20_conv2d3x3_im0_cma_delay                                                                                                                                                                                                                                                                                    ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist1_i_mul20_conv2d3x3_im10_cma_q_1                                                                                                                                                                                                                                                                             ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|i_mul20_conv2d3x3_im10_cma_delay                                                                                                                                                                                                                                                                                   ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist0_i_mul20_conv2d3x3_ma3_cma_q_1                                                                                                                                                                                                                                                                              ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|i_mul20_conv2d3x3_ma3_cma_delay                                                                                                                                                                                                                                                                                    ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_stride_sync_buffer_conv2d3x3|thei_syncbuf_stride_sync_buffer_conv2d3x326                                                                                                                                                                                                                              ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_stride_sync_buffer_conv2d3x3                                                                                                                                                                                                                                                                          ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_pad_sync_buffer_conv2d3x3|thei_syncbuf_pad_sync_buffer_conv2d3x328                                                                                                                                                                                                                                    ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_pad_sync_buffer_conv2d3x3                                                                                                                                                                                                                                                                             ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_input_size_sync_buffer_conv2d3x3|thei_syncbuf_input_size_sync_buffer_conv2d3x339                                                                                                                                                                                                                      ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_input_size_sync_buffer_conv2d3x3                                                                                                                                                                                                                                                                      ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist5_sync_in_aunroll_x_in_i_valid_7                                                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist4_sync_in_aunroll_x_in_i_valid_6                                                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist3_sync_in_aunroll_x_in_i_valid_4                                                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x                                                                                                                                                                                                                                                                                                                    ; 132   ; 1              ; 1            ; 1              ; 101    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; 133   ; 2              ; 0            ; 2              ; 102    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                             ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                              ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector                                                                                                                                                                                                                                               ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                               ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                           ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                        ; 140   ; 0              ; 0            ; 0              ; 128    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                ; 133   ; 0              ; 0            ; 0              ; 134    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128|fifo|scfifo_component|auto_generated                                                                                                                                       ; 132   ; 1              ; 0            ; 1              ; 135    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128|fifo                                                                                                                                                                       ; 132   ; 0              ; 0            ; 0              ; 133    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128                                                                                                                                                                            ; 132   ; 126            ; 0            ; 126            ; 130    ; 126             ; 126           ; 126             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x                                                                                                                                                                                                                                      ; 69    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                                                    ; 70    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist3_i_mul5_conv2d3x3_im0_cma_q_1                                                                                                                                                                                                                                                                               ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|i_mul5_conv2d3x3_im0_cma_delay                                                                                                                                                                                                                                                                                     ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist2_i_mul5_conv2d3x3_im10_cma_q_1                                                                                                                                                                                                                                                                              ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|i_mul5_conv2d3x3_im10_cma_delay                                                                                                                                                                                                                                                                                    ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist0_i_mul5_conv2d3x3_ma3_cma_q_1                                                                                                                                                                                                                                                                               ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|i_mul5_conv2d3x3_ma3_cma_delay                                                                                                                                                                                                                                                                                     ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist10_bgTrunc_i_add_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                                                         ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|thei_syncbuf_start_channel_sync_buffer_conv2d3x3|thei_syncbuf_start_channel_sync_buffer_conv2d3x314                                                                                                                                                                                                                ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|thei_syncbuf_start_channel_sync_buffer_conv2d3x3                                                                                                                                                                                                                                                                   ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist6_sync_in_aunroll_x_in_c1_eni1_1_3_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                       ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist6_sync_in_aunroll_x_in_c1_eni1_1_3_mem_dmem|auto_generated                                                                                                                                                                                                                                                   ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist9_bgTrunc_i_mul4_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                                                         ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist5_i_mul4_conv2d3x3_im0_cma_q_1                                                                                                                                                                                                                                                                               ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|i_mul4_conv2d3x3_im0_cma_delay                                                                                                                                                                                                                                                                                     ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist4_i_mul4_conv2d3x3_im10_cma_q_1                                                                                                                                                                                                                                                                              ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|i_mul4_conv2d3x3_im10_cma_delay                                                                                                                                                                                                                                                                                    ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist1_i_mul4_conv2d3x3_ma3_cma_q_1                                                                                                                                                                                                                                                                               ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|i_mul4_conv2d3x3_ma3_cma_delay                                                                                                                                                                                                                                                                                     ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|thei_syncbuf_output_size_sync_buffer_conv2d3x3|thei_syncbuf_output_size_sync_buffer_conv2d3x316                                                                                                                                                                                                                    ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|thei_syncbuf_output_size_sync_buffer_conv2d3x3                                                                                                                                                                                                                                                                     ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist8_sync_in_aunroll_x_in_i_valid_7                                                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist7_sync_in_aunroll_x_in_i_valid_3                                                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x                                                                                                                                                                                                                                                                                                                    ; 100   ; 1              ; 1            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; 101   ; 2              ; 0            ; 2              ; 67     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                             ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                              ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector                                                                                                                                                                                                                                               ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                               ; 6     ; 3              ; 0            ; 3              ; 1      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                           ; 6     ; 3              ; 0            ; 3              ; 1      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                        ; 138   ; 0              ; 0            ; 0              ; 128    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                ; 133   ; 0              ; 0            ; 0              ; 133    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126|fifo|scfifo_component|auto_generated                                                                                                                                       ; 132   ; 1              ; 0            ; 1              ; 134    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126|fifo                                                                                                                                                                       ; 132   ; 0              ; 0            ; 0              ; 133    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126                                                                                                                                                                            ; 132   ; 126            ; 0            ; 126            ; 130    ; 126             ; 126           ; 126             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x                                                                                                                                                                                                                                      ; 69    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                                                    ; 70    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|redist2_i_mul3_conv2d3x3_im0_cma_q_1                                                                                                                                                                                                                                                                                ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|i_mul3_conv2d3x3_im0_cma_delay                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|redist1_i_mul3_conv2d3x3_im10_cma_q_1                                                                                                                                                                                                                                                                               ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|i_mul3_conv2d3x3_im10_cma_delay                                                                                                                                                                                                                                                                                     ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|redist0_i_mul3_conv2d3x3_ma3_cma_q_1                                                                                                                                                                                                                                                                                ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|i_mul3_conv2d3x3_ma3_cma_delay                                                                                                                                                                                                                                                                                      ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|redist3_sync_in_aunroll_x_in_c0_eni1_1_1                                                                                                                                                                                                                                                                            ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|redist5_bgTrunc_i_mul_add62_conv2d3x3_sel_x_b_1                                                                                                                                                                                                                                                                     ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|thei_syncbuf_input_channels_sync_buffer130_conv2d3x3|thei_syncbuf_input_channels_sync_buffer130_conv2d3x33                                                                                                                                                                                                          ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|thei_syncbuf_input_channels_sync_buffer130_conv2d3x3                                                                                                                                                                                                                                                                ; 37    ; 7              ; 2            ; 7              ; 34     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|thei_syncbuf_input_channels_sync_buffer129_conv2d3x3|thei_syncbuf_input_channels_sync_buffer129_conv2d3x37                                                                                                                                                                                                          ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|thei_syncbuf_input_channels_sync_buffer129_conv2d3x3                                                                                                                                                                                                                                                                ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|redist4_sync_in_aunroll_x_in_i_valid_4                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x                                                                                                                                                                                                                                                                                                                     ; 68    ; 1              ; 1            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; 69    ; 2              ; 0            ; 2              ; 67     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|theconv2d3x3_B0_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                          ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thebubble_out_conv2d3x3_B0_merge_reg_aunroll_x_1_reg                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_syncbuf_filter_bias_sync_buffer_conv2d3x3|thei_syncbuf_filter_bias_sync_buffer_conv2d3x310                                                                                                                                                                                                                                                                                                                                              ; 64    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_syncbuf_filter_bias_sync_buffer_conv2d3x3                                                                                                                                                                                                                                                                                                                                                                                               ; 69    ; 1              ; 2            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 617   ; 0              ; 0            ; 0              ; 619    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|theconv2d3x3_B0_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 68    ; 0              ; 2            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 809   ; 0              ; 192          ; 0              ; 619    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|theloop_limiter_conv2d3x30|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|theloop_limiter_conv2d3x30                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|theloop_limiter_conv2d3x31|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|theloop_limiter_conv2d3x31                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2263  ; 1              ; 160          ; 1              ; 1959   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2744  ; 1              ; 480          ; 1              ; 1960   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2743  ; 0              ; 0            ; 0              ; 1960   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|work_item_iterator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 488   ; 294            ; 97           ; 294            ; 292    ; 294             ; 294           ; 294             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4     ; 2              ; 0            ; 2              ; 1      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 4     ; 2              ; 0            ; 2              ; 1      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 200   ; 0              ; 0            ; 0              ; 192    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 197   ; 0              ; 0            ; 0              ; 196    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 196   ; 1              ; 0            ; 1              ; 197    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|group_id_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 196   ; 0              ; 0            ; 0              ; 194    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|use_base_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 4            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|acl_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 5     ; 0              ; 4            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|register_block[2].acl_grid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|register_block[2].acl_lid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|register_block[2].acl_gid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|register_block[1].acl_grid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|register_block[1].acl_lid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|register_block[1].acl_gid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|register_block[0].acl_grid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|register_block[0].acl_lid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|register_block[0].acl_gid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 389   ; 2              ; 0            ; 2              ; 292    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_cra_slave_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 86    ; 0              ; 2            ; 0              ; 963    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_completed|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_completed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 96     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_sum|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_sum                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 96     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 41    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_workgroup_dispatcher                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 197   ; 0              ; 1            ; 0              ; 195    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d3x3_std_ic_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 1637  ; 0              ; 0            ; 0              ; 2022   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_start_elem_inst_0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_start_elem_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theacl_clock2x_dummy_consumer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|theconv2d1x1_B3_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 262   ; 0              ; 0            ; 0              ; 259    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|i_unnamed_conv2d1x174_delay                                                                                                                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_outer|staging_reg                                                                                                                                                                                                                                                                                           ; 34    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_outer|fifo                                                                                                                                                                                                                                                                                                  ; 34    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_outer                                                                                                                                                                                                                                                                                                       ; 34    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                               ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                           ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                        ; 44    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                ; 35    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated                                                                                                                                                                                                                                                                       ; 34    ; 1              ; 0            ; 1              ; 38     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_inner                                                                                                                                                                                                                                                                                                       ; 34    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2                                                                                                                                                                                                                                                                                                                  ; 34    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_outer|staging_reg                                                                                                                                                                                                                                                                                            ; 13    ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_outer|fifo                                                                                                                                                                                                                                                                                                   ; 13    ; 0              ; 0            ; 0              ; 13     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_outer                                                                                                                                                                                                                                                                                                        ; 13    ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                            ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                         ; 25    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                 ; 14    ; 0              ; 0            ; 0              ; 17     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated                                                                                                                                                                                                                                                                        ; 13    ; 1              ; 0            ; 1              ; 18     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_inner                                                                                                                                                                                                                                                                                                        ; 13    ; 0              ; 0            ; 0              ; 13     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo                                                                                                                                                                                                                                                                                                                   ; 13    ; 0              ; 0            ; 0              ; 10     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_outer|staging_reg                                                                                                                                                                                                                                                                                            ; 292   ; 0              ; 0            ; 0              ; 290    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_outer|fifo                                                                                                                                                                                                                                                                                                   ; 292   ; 0              ; 0            ; 0              ; 292    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_outer                                                                                                                                                                                                                                                                                                        ; 292   ; 0              ; 0            ; 0              ; 290    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                            ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                         ; 302   ; 0              ; 0            ; 0              ; 288    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                 ; 293   ; 0              ; 0            ; 0              ; 295    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated                                                                                                                                                                                                                                                                        ; 292   ; 1              ; 0            ; 1              ; 296    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_inner                                                                                                                                                                                                                                                                                                        ; 292   ; 0              ; 0            ; 0              ; 292    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo                                                                                                                                                                                                                                                                                                                   ; 292   ; 0              ; 0            ; 0              ; 290    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|coalescer                                                                                                                                                                                                                                                                                                                  ; 32    ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write                                                                                                                                                                                                                                                                                                                            ; 116   ; 5              ; 48           ; 5              ; 327    ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write                                                                                                                                                                                                                                                                                                                                           ; 74    ; 0              ; 0            ; 0              ; 327    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|u_permute_address                                                                                                                                                                                                                                                                                                                                        ; 30    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                              ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                                                         ; 3     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176                                                                                                                                                                                                                                                                                                                                                          ; 460   ; 237            ; 258          ; 237            ; 431    ; 237             ; 237           ; 237             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1                                                                                                                                                                                                                                                                                                                                                                                                     ; 361   ; 0              ; 34           ; 0              ; 329    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                         ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                          ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                                         ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector|acl_reset_handler_inst                                                                                               ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector                                                                                                                                                                                                        ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                       ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                   ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                             ; 6     ; 3              ; 0            ; 3              ; 1      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                         ; 6     ; 3              ; 0            ; 3              ; 1      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                      ; 74    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188|fifo|scfifo_component|auto_generated|dpfifo                                                                              ; 69    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188|fifo|scfifo_component|auto_generated                                                                                     ; 68    ; 1              ; 0            ; 1              ; 70     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188|fifo                                                                                                                     ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188                                                                                                                          ; 68    ; 62             ; 0            ; 62             ; 66     ; 62              ; 62            ; 62              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x                                                                                                                                                                                                ; 37    ; 1              ; 0            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x                                                                                                                                                                                                                                                                                          ; 38    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|oneIsNaN_uid49_i_cmp59_conv2d1x1_delay                                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|excN_x_uid26_i_cmp59_conv2d1x1_delay                                                                                                                                                                                                                                                     ; 4     ; 2              ; 0            ; 2              ; 1      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|excN_y_uid43_i_cmp59_conv2d1x1_delay                                                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|r_uid76_i_cmp59_conv2d1x1_delay                                                                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|excZ_x_uid24_i_cmp59_conv2d1x1_delay                                                                                                                                                                                                                                                     ; 4     ; 2              ; 0            ; 2              ; 1      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|excZ_y_uid41_i_cmp59_conv2d1x1_delay                                                                                                                                                                                                                                                     ; 4     ; 2              ; 0            ; 2              ; 1      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|redist1_i_select12_conv2d1x1_q_3                                                                                                                                                                                                                                                         ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|redist0_i_select12_conv2d1x1_q_2                                                                                                                                                                                                                                                         ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|thei_syncbuf_input_channels_sync_buffer3_conv2d1x1|thei_syncbuf_input_channels_sync_buffer3_conv2d1x165                                                                                                                                                                                  ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|thei_syncbuf_input_channels_sync_buffer3_conv2d1x1                                                                                                                                                                                                                                       ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|redist3_sync_in_aunroll_x_in_c0_eni223_2_1                                                                                                                                                                                                                                               ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|redist2_sync_in_aunroll_x_in_c0_eni223_1_1                                                                                                                                                                                                                                               ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|redist4_sync_in_aunroll_x_in_i_valid_4                                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x                                                                                                                                                                                                                                                                                          ; 100   ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                        ; 101   ; 2              ; 0            ; 2              ; 35     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thebubble_out_stall_entry_1_reg                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_syncbuf_output_im_sync_buffer_conv2d1x1|thei_syncbuf_output_im_sync_buffer_conv2d1x169                                                                                                                                                                                                                                                                                                                                                  ; 64    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_syncbuf_output_im_sync_buffer_conv2d1x1                                                                                                                                                                                                                                                                                                                                                                                                 ; 69    ; 1              ; 2            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thebubble_out_stall_entry_2_reg                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|i_exitcond11_conv2d1x1_delay                                                                                                                                                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thebubble_out_i_syncbuf_input_size_sync_buffer5_conv2d1x1_1_reg                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_syncbuf_input_size_sync_buffer5_conv2d1x1|thei_syncbuf_input_size_sync_buffer5_conv2d1x171                                                                                                                                                                                                                                                                                                                                              ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_syncbuf_input_size_sync_buffer5_conv2d1x1                                                                                                                                                                                                                                                                                                                                                                                               ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                                                ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                            ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                         ; 76    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                 ; 69    ; 0              ; 0            ; 0              ; 70     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; 68    ; 1              ; 0            ; 1              ; 71     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                        ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo                                                                                                                                                                                                                                                                                                                                                                                                             ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                                                ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                            ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                         ; 44    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                 ; 37    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 1              ; 0            ; 1              ; 39     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo                                                                                                                                                                                                                                                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                                                ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                            ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                         ; 44    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                 ; 37    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 1              ; 0            ; 1              ; 39     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo                                                                                                                                                                                                                                                                                                                                                                                                             ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                                               ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                           ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                        ; 44    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                ; 37    ; 0              ; 0            ; 0              ; 38     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                                       ; 36    ; 1              ; 0            ; 1              ; 39     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                       ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 713   ; 0              ; 0            ; 0              ; 586    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|theconv2d1x1_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 325   ; 0              ; 2            ; 0              ; 323    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 842   ; 0              ; 128          ; 0              ; 586    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 325   ; 0              ; 0            ; 0              ; 323    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B4_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 5     ; 2              ; 0            ; 2              ; 3      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B4|theconv2d1x1_B4_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B4|thebb_conv2d1x1_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B4|theconv2d1x1_B4_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B4                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B1_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 260   ; 0              ; 0            ; 0              ; 258    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B1|theconv2d1x1_B1_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 292   ; 0              ; 2            ; 0              ; 290    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B1|thebb_conv2d1x1_B1_stall_region|theconv2d1x1_B1_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                          ; 260   ; 0              ; 0            ; 0              ; 258    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B1|thebb_conv2d1x1_B1_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 260   ; 0              ; 0            ; 0              ; 290    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B1|theconv2d1x1_B1_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 517   ; 0              ; 2            ; 0              ; 259    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B1                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 773   ; 0              ; 256          ; 0              ; 291    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B1_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 260   ; 32             ; 0            ; 32             ; 258    ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|theconv2d1x1_B0_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 228   ; 0              ; 2            ; 0              ; 226    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thebubble_out_i_load_unnamed_conv2d1x10_conv2d1x1_1_reg                                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                             ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                              ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector                                                                                                                                                                                                                                               ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                 ; 6     ; 3              ; 0            ; 3              ; 1      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                             ; 6     ; 3              ; 0            ; 3              ; 1      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                          ; 74    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                  ; 69    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|fifo|scfifo_component|auto_generated                                                                                                                                         ; 68    ; 1              ; 0            ; 1              ; 70     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|fifo                                                                                                                                                                         ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182                                                                                                                                                                              ; 68    ; 62             ; 0            ; 62             ; 66     ; 62              ; 62            ; 62              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x                                                                                                                                                                                                                                       ; 37    ; 1              ; 0            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x                                                                                                                                                                                                                                                                                                                    ; 38    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|redist2_i_mul9_conv2d1x1_im0_cma_q_1                                                                                                                                                                                                                                                                               ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|i_mul9_conv2d1x1_im0_cma_delay                                                                                                                                                                                                                                                                                     ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|redist1_i_mul9_conv2d1x1_im10_cma_q_1                                                                                                                                                                                                                                                                              ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|i_mul9_conv2d1x1_im10_cma_delay                                                                                                                                                                                                                                                                                    ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|redist0_i_mul9_conv2d1x1_ma3_cma_q_1                                                                                                                                                                                                                                                                               ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|i_mul9_conv2d1x1_ma3_cma_delay                                                                                                                                                                                                                                                                                     ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|thei_syncbuf_input_size_sync_buffer4_conv2d1x1|thei_syncbuf_input_size_sync_buffer4_conv2d1x115                                                                                                                                                                                                                    ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|thei_syncbuf_input_size_sync_buffer4_conv2d1x1                                                                                                                                                                                                                                                                     ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|redist3_sync_in_aunroll_x_in_i_valid_3                                                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x                                                                                                                                                                                                                                                                                                                    ; 68    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; 69    ; 2              ; 0            ; 2              ; 35     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                             ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                              ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector                                                                                                                                                                                                                                               ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                 ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                             ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                          ; 140   ; 0              ; 0            ; 0              ; 128    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                  ; 133   ; 0              ; 0            ; 0              ; 134    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|fifo|scfifo_component|auto_generated                                                                                                                                         ; 132   ; 1              ; 0            ; 1              ; 135    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|fifo                                                                                                                                                                         ; 132   ; 0              ; 0            ; 0              ; 133    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180                                                                                                                                                                              ; 132   ; 62             ; 0            ; 62             ; 130    ; 62              ; 62            ; 62              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x                                                                                                                                                                                                                                       ; 101   ; 1              ; 0            ; 1              ; 99     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x                                                                                                                                                                                                                                                                                                                    ; 102   ; 0              ; 0            ; 0              ; 99     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist9_bgTrunc_i_mul3_conv2d1x1_sel_x_b_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                      ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist9_bgTrunc_i_mul3_conv2d1x1_sel_x_b_4_mem_dmem|auto_generated                                                                                                                                                                                                                                                  ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist3_i_mul4_conv2d1x1_im0_cma_q_1                                                                                                                                                                                                                                                                                ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|i_mul4_conv2d1x1_im0_cma_delay                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist2_i_mul4_conv2d1x1_im10_cma_q_1                                                                                                                                                                                                                                                                               ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|i_mul4_conv2d1x1_im10_cma_delay                                                                                                                                                                                                                                                                                     ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist0_i_mul4_conv2d1x1_ma3_cma_q_1                                                                                                                                                                                                                                                                                ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|i_mul4_conv2d1x1_ma3_cma_delay                                                                                                                                                                                                                                                                                      ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist6_sync_in_aunroll_x_in_c1_eni1_1_4_outputreg                                                                                                                                                                                                                                                                  ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist6_sync_in_aunroll_x_in_c1_eni1_1_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                        ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist6_sync_in_aunroll_x_in_c1_eni1_1_4_mem_dmem|auto_generated                                                                                                                                                                                                                                                    ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist8_bgTrunc_i_mul3_conv2d1x1_sel_x_b_1                                                                                                                                                                                                                                                                          ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist5_i_mul3_conv2d1x1_im0_cma_q_1                                                                                                                                                                                                                                                                                ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|i_mul3_conv2d1x1_im0_cma_delay                                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist4_i_mul3_conv2d1x1_im10_cma_q_1                                                                                                                                                                                                                                                                               ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|i_mul3_conv2d1x1_im10_cma_delay                                                                                                                                                                                                                                                                                     ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist1_i_mul3_conv2d1x1_ma3_cma_q_1                                                                                                                                                                                                                                                                                ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|i_mul3_conv2d1x1_ma3_cma_delay                                                                                                                                                                                                                                                                                      ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|thei_syncbuf_input_size_sync_buffer_conv2d1x1|thei_syncbuf_input_size_sync_buffer_conv2d1x110                                                                                                                                                                                                                       ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|thei_syncbuf_input_size_sync_buffer_conv2d1x1                                                                                                                                                                                                                                                                       ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist7_sync_in_aunroll_x_in_i_valid_7                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x                                                                                                                                                                                                                                                                                                                     ; 68    ; 1              ; 1            ; 1              ; 98     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; 69    ; 2              ; 0            ; 2              ; 99     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                             ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                              ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|acl_reset_handler_inst                                                                                                                                                   ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector                                                                                                                                                                          ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector                                                                                                                                                                                                                                               ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                 ; 6     ; 3              ; 0            ; 3              ; 1      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                             ; 6     ; 3              ; 0            ; 3              ; 1      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                          ; 138   ; 0              ; 0            ; 0              ; 128    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                  ; 133   ; 0              ; 0            ; 0              ; 133    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|fifo|scfifo_component|auto_generated                                                                                                                                         ; 132   ; 1              ; 0            ; 1              ; 134    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|fifo                                                                                                                                                                         ; 132   ; 0              ; 0            ; 0              ; 133    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178                                                                                                                                                                              ; 132   ; 126            ; 0            ; 126            ; 130    ; 126             ; 126           ; 126             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x                                                                                                                                                                                                                                       ; 69    ; 1              ; 0            ; 1              ; 67     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x                                                                                                                                                                                                                                                                                                                    ; 70    ; 0              ; 0            ; 0              ; 67     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|redist2_i_mul_conv2d1x1_im0_cma_q_1                                                                                                                                                                                                                                                                                 ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|i_mul_conv2d1x1_im0_cma_delay                                                                                                                                                                                                                                                                                       ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|redist1_i_mul_conv2d1x1_im10_cma_q_1                                                                                                                                                                                                                                                                                ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|i_mul_conv2d1x1_im10_cma_delay                                                                                                                                                                                                                                                                                      ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|redist0_i_mul_conv2d1x1_ma3_cma_q_1                                                                                                                                                                                                                                                                                 ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|i_mul_conv2d1x1_ma3_cma_delay                                                                                                                                                                                                                                                                                       ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|thei_syncbuf_input_channels_sync_buffer1_conv2d1x1|thei_syncbuf_input_channels_sync_buffer1_conv2d1x13                                                                                                                                                                                                              ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|thei_syncbuf_input_channels_sync_buffer1_conv2d1x1                                                                                                                                                                                                                                                                  ; 37    ; 4              ; 2            ; 4              ; 34     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|redist3_sync_in_aunroll_x_in_i_valid_3                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x                                                                                                                                                                                                                                                                                                                     ; 68    ; 1              ; 1            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; 69    ; 2              ; 0            ; 2              ; 67     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                    ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                             ; 270   ; 0              ; 0            ; 0              ; 256    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                     ; 261   ; 0              ; 0            ; 0              ; 263    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|read_master|the_master_to_user_fifo|auto_generated                                                                                                                                                                                                                                                                                            ; 260   ; 0              ; 0            ; 0              ; 263    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|read_master                                                                                                                                                                                                                                                                                                                                   ; 323   ; 43             ; 0            ; 43             ; 327    ; 43              ; 43            ; 43              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|avm_buffer|staging_reg                                                                                                                                                                                                                                                                                                                        ; 39    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|avm_buffer|fifo                                                                                                                                                                                                                                                                                                                               ; 39    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|avm_buffer                                                                                                                                                                                                                                                                                                                                    ; 39    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read                                                                                                                                                                                                                                                                                                                                               ; 325   ; 0              ; 2            ; 0              ; 103    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|u_permute_address                                                                                                                                                                                                                                                                                                                                            ; 30    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                                                             ; 3     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119                                                                                                                                                                                                                                                                                                                                                              ; 460   ; 431            ; 32           ; 431            ; 430    ; 431             ; 431           ; 431             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thereaddata_reg_unnamed_conv2d1x10_conv2d1x10                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1                                                                                                                                                                                                                                                                                                                                                                                                       ; 426   ; 1              ; 68           ; 1              ; 360    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_syncbuf_filter_bias_sync_buffer_conv2d1x1|thei_syncbuf_filter_bias_sync_buffer_conv2d1x16                                                                                                                                                                                                                                                                                                                                               ; 64    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_syncbuf_filter_bias_sync_buffer_conv2d1x1                                                                                                                                                                                                                                                                                                                                                                                               ; 69    ; 1              ; 2            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|theconv2d1x1_B0_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                          ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thebubble_out_conv2d1x1_B0_merge_reg_aunroll_x_1_reg                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 489   ; 0              ; 0            ; 0              ; 552    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|theconv2d1x1_B0_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 68    ; 0              ; 2            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 681   ; 0              ; 192          ; 0              ; 552    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|theloop_limiter_conv2d1x10|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|theloop_limiter_conv2d1x10                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|theloop_limiter_conv2d1x11|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|theloop_limiter_conv2d1x11                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 356   ; 32             ; 0            ; 32             ; 354    ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|theconv2d1x1_B2_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 359   ; 0              ; 0            ; 0              ; 356    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|i_exitcond_conv2d1x1_delay                                                                                                                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                              ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                        ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                     ; 276   ; 0              ; 0            ; 0              ; 256    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                             ; 261   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_back_wfifo|auto_generated                                                                                                                                                                                                                                                                                                    ; 260   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                            ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                      ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                   ; 50    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                           ; 35    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_request_fifo|auto_generated                                                                                                                                                                                                                                                                                                  ; 34    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                     ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                  ; 33    ; 0              ; 0            ; 0              ; 13     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                          ; 18    ; 0              ; 0            ; 0              ; 23     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated                                                                                                                                                                                                                                                                                 ; 17    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read                                                                                                                                                                                                                                                                                                                                 ; 315   ; 37             ; 9            ; 37             ; 103    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|coalescer                                                                                                                                                                                                                                                                                                                                      ; 34    ; 0              ; 5            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|GEN_PIPE_INPUT.in_pipeline                                                                                                                                                                                                                                                                                                                     ; 35    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read                                                                                                                                                                                                                                                                                                                                                ; 295   ; 2              ; 1            ; 2              ; 104    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|u_permute_address                                                                                                                                                                                                                                                                                                                                            ; 30    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                                                             ; 3     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151                                                                                                                                                                                                                                                                                                                                                              ; 460   ; 493            ; 0            ; 493            ; 430    ; 493             ; 493           ; 493             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thereaddata_reg_unnamed_conv2d1x15_conv2d1x12                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1                                                                                                                                                                                                                                                                                                                                                                                                       ; 329   ; 0              ; 34           ; 0              ; 360    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thereaddata_reg_unnamed_conv2d1x18_conv2d1x15_vunroll_x                                                                                                                                                                                                                                                                                                                                     ; 132   ; 0              ; 0            ; 0              ; 130    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                            ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                     ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                        ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                    ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                              ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                           ; 276   ; 0              ; 0            ; 0              ; 256    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                   ; 261   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_back_wfifo|auto_generated                                                                                                                                                                                                                                                                                          ; 260   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                  ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                            ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                         ; 50    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                 ; 35    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_request_fifo|auto_generated                                                                                                                                                                                                                                                                                        ; 34    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                 ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                        ; 31    ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                ; 16    ; 0              ; 0            ; 0              ; 21     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated                                                                                                                                                                                                                                                                       ; 15    ; 0              ; 0            ; 0              ; 14     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read                                                                                                                                                                                                                                                                                                                       ; 313   ; 37             ; 9            ; 37             ; 199    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|coalescer                                                                                                                                                                                                                                                                                                                            ; 34    ; 0              ; 5            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|GEN_PIPE_INPUT.in_pipeline                                                                                                                                                                                                                                                                                                           ; 35    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read                                                                                                                                                                                                                                                                                                                                      ; 295   ; 2              ; 1            ; 2              ; 200    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|u_permute_address                                                                                                                                                                                                                                                                                                                                  ; 30    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                       ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                        ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                                                   ; 3     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                       ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                             ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157                                                                                                                                                                                                                                                                                                                                                    ; 664   ; 697            ; 0            ; 697            ; 526    ; 697             ; 697           ; 697             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x                                                                                                                                                                                                                                                                                                                                                                                             ; 329   ; 0              ; 34           ; 0              ; 456    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                         ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                          ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                                                         ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|acl_reset_handler_inst                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector                                                                                                                                                                                                                  ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                       ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                ; 5     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                   ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                             ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                         ; 14    ; 7              ; 0            ; 7              ; 1      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                      ; 82    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|fifo|scfifo_component|auto_generated|dpfifo                                                                                              ; 69    ; 0              ; 0            ; 0              ; 73     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|fifo|scfifo_component|auto_generated                                                                                                     ; 68    ; 1              ; 0            ; 1              ; 74     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|fifo                                                                                                                                     ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186                                                                                                                                          ; 68    ; 62             ; 0            ; 62             ; 66     ; 62              ; 62            ; 62              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x                                                                                                                                                                                                          ; 37    ; 1              ; 0            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x                                                                                                                                                                                                                                                                                              ; 38    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2                                                                                                                                                                                                                 ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|rUdf_uid116_block_rsrvd_fix_delay                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist16_aMinusA_uid88_block_rsrvd_fix_q_3                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist12_regInputs_uid119_block_rsrvd_fix_q_3                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|regInputs_uid119_block_rsrvd_fix_delay                                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|rOvf_uid112_block_rsrvd_fix_delay                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2                                                                                                                                                                                                                  ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1                                                                                                                                                                                                        ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|rBi_uid101_block_rsrvd_fix_delay                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                               ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist18_fracGRS_uid85_block_rsrvd_fix_q_3                                                                                                                                                                                                                      ; 31    ; 2              ; 0            ; 2              ; 28     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2                                                                                                                                                                                                      ; 15    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|signRPostExc_uid140_block_rsrvd_fix_delay                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist21_effSub_uid53_block_rsrvd_fix_q_9                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|excN_aSig_uid29_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|excN_bSig_uid43_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|signRInfRZRReg_uid138_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|excI_aSig_uid28_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|fracXIsZero_uid26_block_rsrvd_fix_delay                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|excI_bSig_uid42_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist23_sigB_uid52_block_rsrvd_fix_b_9                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|excR_aSig_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg                                                                                                                                                                                                           ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                 ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated                                                                                                                                                                                             ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|excR_bSig_uid46_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|expXIsMax_uid39_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist25_sigA_uid51_block_rsrvd_fix_b_9                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                                           ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1                                                                                                                                                                                   ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                                                   ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1                                                                                                                                                                                                    ; 19    ; 1              ; 0            ; 1              ; 16     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist17_fracGRS_uid85_block_rsrvd_fix_q_1                                                                                                                                                                                                                      ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1                                                                                                                                                                                                  ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|effSubInvSticky_uid75_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg                                                                                                                                                                                                          ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4                                                                                                                                                                                                                    ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 52    ; 1              ; 0            ; 1              ; 49     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                             ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1                                                                                                                                                                                                                    ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist24_sigA_uid51_block_rsrvd_fix_b_3                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist22_sigB_uid52_block_rsrvd_fix_b_3                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist43_in_0_in_0_1                                                                                                                                                                                                                                            ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist41_fracY_uid11_block_rsrvd_fix_b_1                                                                                                                                                                                                                        ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist40_expY_uid12_block_rsrvd_fix_b_1                                                                                                                                                                                                                         ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist42_sigY_uid10_block_rsrvd_fix_b_1                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1                                                                                                                                                                                                                                                                 ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist7_sync_in_aunroll_vunroll_x_in_c1_eni6_6_53_outputreg                                                                                                                                                                                                                          ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist7_sync_in_aunroll_vunroll_x_in_c1_eni6_6_53_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                ; 49    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist7_sync_in_aunroll_vunroll_x_in_c1_eni6_6_53_mem_dmem|auto_generated                                                                                                                                                                                                            ; 49    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist4_i_add56_conv2d1x1_out_primWireOut_1                                                                                                                                                                                                                                          ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2                                                                                                                                                                                                                 ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|rUdf_uid116_block_rsrvd_fix_delay                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist16_aMinusA_uid88_block_rsrvd_fix_q_3                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist12_regInputs_uid119_block_rsrvd_fix_q_3                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|regInputs_uid119_block_rsrvd_fix_delay                                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|rOvf_uid112_block_rsrvd_fix_delay                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2                                                                                                                                                                                                                  ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1                                                                                                                                                                                                        ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|rBi_uid101_block_rsrvd_fix_delay                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                               ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist18_fracGRS_uid85_block_rsrvd_fix_q_3                                                                                                                                                                                                                      ; 31    ; 2              ; 0            ; 2              ; 28     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2                                                                                                                                                                                                      ; 15    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|signRPostExc_uid140_block_rsrvd_fix_delay                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist21_effSub_uid53_block_rsrvd_fix_q_9                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|excN_aSig_uid29_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|excN_bSig_uid43_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|signRInfRZRReg_uid138_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|excI_aSig_uid28_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|fracXIsZero_uid26_block_rsrvd_fix_delay                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|excI_bSig_uid42_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist23_sigB_uid52_block_rsrvd_fix_b_9                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|excR_aSig_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg                                                                                                                                                                                                           ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                 ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated                                                                                                                                                                                             ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|excR_bSig_uid46_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|expXIsMax_uid39_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist25_sigA_uid51_block_rsrvd_fix_b_9                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                                           ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1                                                                                                                                                                                   ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                                                   ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1                                                                                                                                                                                                    ; 19    ; 1              ; 0            ; 1              ; 16     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist17_fracGRS_uid85_block_rsrvd_fix_q_1                                                                                                                                                                                                                      ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1                                                                                                                                                                                                  ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|effSubInvSticky_uid75_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg                                                                                                                                                                                                          ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4                                                                                                                                                                                                                    ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 52    ; 1              ; 0            ; 1              ; 49     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                             ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1                                                                                                                                                                                                                    ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist24_sigA_uid51_block_rsrvd_fix_b_3                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist22_sigB_uid52_block_rsrvd_fix_b_3                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist43_in_0_in_0_1                                                                                                                                                                                                                                            ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist41_fracY_uid11_block_rsrvd_fix_b_1                                                                                                                                                                                                                        ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist40_expY_uid12_block_rsrvd_fix_b_1                                                                                                                                                                                                                         ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist42_sigY_uid10_block_rsrvd_fix_b_1                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1                                                                                                                                                                                                                                                                 ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist5_i_add45_conv2d1x1_out_primWireOut_1                                                                                                                                                                                                                                          ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2                                                                                                                                                                                                                 ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|rUdf_uid116_block_rsrvd_fix_delay                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist16_aMinusA_uid88_block_rsrvd_fix_q_3                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist12_regInputs_uid119_block_rsrvd_fix_q_3                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|regInputs_uid119_block_rsrvd_fix_delay                                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|rOvf_uid112_block_rsrvd_fix_delay                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2                                                                                                                                                                                                                  ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1                                                                                                                                                                                                        ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|rBi_uid101_block_rsrvd_fix_delay                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                               ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist18_fracGRS_uid85_block_rsrvd_fix_q_3                                                                                                                                                                                                                      ; 31    ; 2              ; 0            ; 2              ; 28     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2                                                                                                                                                                                                      ; 15    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|signRPostExc_uid140_block_rsrvd_fix_delay                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist21_effSub_uid53_block_rsrvd_fix_q_9                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|excN_aSig_uid29_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|excN_bSig_uid43_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|signRInfRZRReg_uid138_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|excI_aSig_uid28_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|fracXIsZero_uid26_block_rsrvd_fix_delay                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|excI_bSig_uid42_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist23_sigB_uid52_block_rsrvd_fix_b_9                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|excR_aSig_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg                                                                                                                                                                                                           ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                 ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated                                                                                                                                                                                             ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|excR_bSig_uid46_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|expXIsMax_uid39_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist25_sigA_uid51_block_rsrvd_fix_b_9                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                                           ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1                                                                                                                                                                                   ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                                                   ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1                                                                                                                                                                                                    ; 19    ; 1              ; 0            ; 1              ; 16     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist17_fracGRS_uid85_block_rsrvd_fix_q_1                                                                                                                                                                                                                      ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1                                                                                                                                                                                                  ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|effSubInvSticky_uid75_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg                                                                                                                                                                                                          ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4                                                                                                                                                                                                                    ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 52    ; 1              ; 0            ; 1              ; 49     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                             ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1                                                                                                                                                                                                                    ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist24_sigA_uid51_block_rsrvd_fix_b_3                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist22_sigB_uid52_block_rsrvd_fix_b_3                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist43_in_0_in_0_1                                                                                                                                                                                                                                            ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist41_fracY_uid11_block_rsrvd_fix_b_1                                                                                                                                                                                                                        ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist40_expY_uid12_block_rsrvd_fix_b_1                                                                                                                                                                                                                         ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist42_sigY_uid10_block_rsrvd_fix_b_1                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1                                                                                                                                                                                                                                                                 ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist6_i_add34_conv2d1x1_out_primWireOut_1                                                                                                                                                                                                                                          ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2                                                                                                                                                                                                                 ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|rUdf_uid116_block_rsrvd_fix_delay                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist16_aMinusA_uid88_block_rsrvd_fix_q_3                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist12_regInputs_uid119_block_rsrvd_fix_q_3                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|regInputs_uid119_block_rsrvd_fix_delay                                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|rOvf_uid112_block_rsrvd_fix_delay                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2                                                                                                                                                                                                                  ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1                                                                                                                                                                                                        ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|rBi_uid101_block_rsrvd_fix_delay                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                               ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist18_fracGRS_uid85_block_rsrvd_fix_q_3                                                                                                                                                                                                                      ; 31    ; 2              ; 0            ; 2              ; 28     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2                                                                                                                                                                                                      ; 15    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|signRPostExc_uid140_block_rsrvd_fix_delay                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist21_effSub_uid53_block_rsrvd_fix_q_9                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|excN_aSig_uid29_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|excN_bSig_uid43_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|signRInfRZRReg_uid138_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|excI_aSig_uid28_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|fracXIsZero_uid26_block_rsrvd_fix_delay                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|excI_bSig_uid42_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist23_sigB_uid52_block_rsrvd_fix_b_9                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|excR_aSig_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg                                                                                                                                                                                                           ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                 ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated                                                                                                                                                                                             ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|excR_bSig_uid46_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|expXIsMax_uid39_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist25_sigA_uid51_block_rsrvd_fix_b_9                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                                           ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1                                                                                                                                                                                   ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                                                   ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1                                                                                                                                                                                                    ; 19    ; 1              ; 0            ; 1              ; 16     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist17_fracGRS_uid85_block_rsrvd_fix_q_1                                                                                                                                                                                                                      ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1                                                                                                                                                                                                  ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|effSubInvSticky_uid75_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg                                                                                                                                                                                                          ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4                                                                                                                                                                                                                    ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay                                                                                                                                                                                                                   ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay                                                                                                                                                                                                              ; 52    ; 1              ; 0            ; 1              ; 49     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                             ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1                                                                                                                                                                                                                    ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist24_sigA_uid51_block_rsrvd_fix_b_3                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist22_sigB_uid52_block_rsrvd_fix_b_3                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist43_in_0_in_0_1                                                                                                                                                                                                                                            ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist41_fracY_uid11_block_rsrvd_fix_b_1                                                                                                                                                                                                                        ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist40_expY_uid12_block_rsrvd_fix_b_1                                                                                                                                                                                                                         ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist42_sigY_uid10_block_rsrvd_fix_b_1                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1                                                                                                                                                                                                                                                                 ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist3_i_mul23_conv2d1x1_out_primWireOut_1                                                                                                                                                                                                                                          ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3                                                                                                                                                                                                                   ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|excRZero_uid81_block_rsrvd_fix_delay                                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|excRInf_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2                                                                                                                                                                                                                    ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1                                                                                                                                                                                                                 ; 15    ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2                                                                                                                                                                                                                 ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist6_expSum_uid45_block_rsrvd_fix_q_3                                                                                                                                                                                                                        ; 12    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|stickyRangeComparator_uid60_block_rsrvd_fix_delay                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay                                                                                                                                                                                                              ; 51    ; 1              ; 2            ; 1              ; 48     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist5_signR_uid49_block_rsrvd_fix_q_7                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|signR_uid49_block_rsrvd_fix_delay                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|excN_x_uid21_block_rsrvd_fix_delay                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|excN_y_uid35_block_rsrvd_fix_delay                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|ZeroTimesInf_uid89_block_rsrvd_fix_delay                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist12_excZ_x_uid16_block_rsrvd_fix_q_6                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|excZ_x_uid16_block_rsrvd_fix_delay                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|expXIsMax_uid31_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|fracXIsZero_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist9_excZ_y_uid30_block_rsrvd_fix_q_6                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|excZ_y_uid30_block_rsrvd_fix_delay                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|expXIsMax_uid17_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|fracXIsZero_uid18_block_rsrvd_fix_delay                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1                                                                                                                                                                                                                                                                 ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist2_i_mul33_conv2d1x1_out_primWireOut_1                                                                                                                                                                                                                                          ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3                                                                                                                                                                                                                   ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|excRZero_uid81_block_rsrvd_fix_delay                                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|excRInf_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2                                                                                                                                                                                                                    ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1                                                                                                                                                                                                                 ; 15    ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2                                                                                                                                                                                                                 ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist6_expSum_uid45_block_rsrvd_fix_q_3                                                                                                                                                                                                                        ; 12    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|stickyRangeComparator_uid60_block_rsrvd_fix_delay                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay                                                                                                                                                                                                              ; 51    ; 1              ; 2            ; 1              ; 48     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist5_signR_uid49_block_rsrvd_fix_q_7                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|signR_uid49_block_rsrvd_fix_delay                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|excN_x_uid21_block_rsrvd_fix_delay                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|excN_y_uid35_block_rsrvd_fix_delay                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|ZeroTimesInf_uid89_block_rsrvd_fix_delay                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist12_excZ_x_uid16_block_rsrvd_fix_q_6                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|excZ_x_uid16_block_rsrvd_fix_delay                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|expXIsMax_uid31_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|fracXIsZero_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist9_excZ_y_uid30_block_rsrvd_fix_q_6                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|excZ_y_uid30_block_rsrvd_fix_delay                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|expXIsMax_uid17_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|fracXIsZero_uid18_block_rsrvd_fix_delay                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1                                                                                                                                                                                                                                                                 ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist1_i_mul44_conv2d1x1_out_primWireOut_16_outputreg                                                                                                                                                                                                                               ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist1_i_mul44_conv2d1x1_out_primWireOut_16_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                     ; 45    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist1_i_mul44_conv2d1x1_out_primWireOut_16_mem_dmem|auto_generated                                                                                                                                                                                                                 ; 45    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist1_i_mul44_conv2d1x1_out_primWireOut_16_inputreg                                                                                                                                                                                                                                ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3                                                                                                                                                                                                                   ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|excRZero_uid81_block_rsrvd_fix_delay                                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|excRInf_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2                                                                                                                                                                                                                    ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1                                                                                                                                                                                                                 ; 15    ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2                                                                                                                                                                                                                 ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist6_expSum_uid45_block_rsrvd_fix_q_3                                                                                                                                                                                                                        ; 12    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|stickyRangeComparator_uid60_block_rsrvd_fix_delay                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay                                                                                                                                                                                                              ; 51    ; 1              ; 2            ; 1              ; 48     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist5_signR_uid49_block_rsrvd_fix_q_7                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|signR_uid49_block_rsrvd_fix_delay                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|excN_x_uid21_block_rsrvd_fix_delay                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|excN_y_uid35_block_rsrvd_fix_delay                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|ZeroTimesInf_uid89_block_rsrvd_fix_delay                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist12_excZ_x_uid16_block_rsrvd_fix_q_6                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|excZ_x_uid16_block_rsrvd_fix_delay                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|expXIsMax_uid31_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|fracXIsZero_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist9_excZ_y_uid30_block_rsrvd_fix_q_6                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|excZ_y_uid30_block_rsrvd_fix_delay                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|expXIsMax_uid17_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|fracXIsZero_uid18_block_rsrvd_fix_delay                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1                                                                                                                                                                                                                                                                 ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist0_i_mul55_conv2d1x1_out_primWireOut_31_outputreg                                                                                                                                                                                                                               ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist0_i_mul55_conv2d1x1_out_primWireOut_31_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                     ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist0_i_mul55_conv2d1x1_out_primWireOut_31_mem_dmem|auto_generated                                                                                                                                                                                                                 ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist0_i_mul55_conv2d1x1_out_primWireOut_31_inputreg                                                                                                                                                                                                                                ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3                                                                                                                                                                                                                   ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|excRZero_uid81_block_rsrvd_fix_delay                                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|excRInf_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2                                                                                                                                                                                                                    ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1                                                                                                                                                                                                                 ; 15    ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2                                                                                                                                                                                                                 ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist6_expSum_uid45_block_rsrvd_fix_q_3                                                                                                                                                                                                                        ; 12    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay                                                                                                                                                                                                            ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|stickyRangeComparator_uid60_block_rsrvd_fix_delay                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay                                                                                                                                                                                                              ; 51    ; 1              ; 2            ; 1              ; 48     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist5_signR_uid49_block_rsrvd_fix_q_7                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|signR_uid49_block_rsrvd_fix_delay                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|excN_x_uid21_block_rsrvd_fix_delay                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|excN_y_uid35_block_rsrvd_fix_delay                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|ZeroTimesInf_uid89_block_rsrvd_fix_delay                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist12_excZ_x_uid16_block_rsrvd_fix_q_6                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|excZ_x_uid16_block_rsrvd_fix_delay                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|expXIsMax_uid31_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|fracXIsZero_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist9_excZ_y_uid30_block_rsrvd_fix_q_6                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|excZ_y_uid30_block_rsrvd_fix_delay                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|expXIsMax_uid17_block_rsrvd_fix_delay                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|fracXIsZero_uid18_block_rsrvd_fix_delay                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1                                                                                                                                                                                                                                                                 ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist8_sync_in_aunroll_vunroll_x_in_i_valid_67                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x                                                                                                                                                                                                                                                                                      ; 292   ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x                                                                                                                                                                                                                                                                                                                                                                      ; 293   ; 2              ; 0            ; 2              ; 35     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                            ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                        ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                     ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                    ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                            ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                        ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                     ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                    ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                            ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                        ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                     ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                    ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                            ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                        ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                     ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                             ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                    ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                    ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                            ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                        ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                     ; 84    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                             ; 69    ; 0              ; 0            ; 0              ; 74     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                    ; 68    ; 1              ; 0            ; 1              ; 75     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                    ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo                                                                                                                                                                                                                                                                                                                                                                         ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 84    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 69    ; 0              ; 0            ; 0              ; 74     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 68    ; 1              ; 0            ; 1              ; 75     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                                 ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                          ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                  ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                         ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                         ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo                                                                                                                                                                                                                                                                                                                                                                                              ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                              ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                       ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                    ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                             ; 21    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                     ; 6     ; 0              ; 0            ; 0              ; 11     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                            ; 5     ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo                                                                                                                                                                                                                                                                                                                                                                                 ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_syncbuf_input_channels_sync_buffer2_conv2d1x1|thei_syncbuf_input_channels_sync_buffer2_conv2d1x127                                                                                                                                                                                                                                                                                                                                      ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_syncbuf_input_channels_sync_buffer2_conv2d1x1                                                                                                                                                                                                                                                                                                                                                                                           ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thebubble_out_conv2d1x1_B2_merge_reg_aunroll_x_4_reg                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theconv2d1x1_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                          ; 356   ; 0              ; 0            ; 0              ; 354    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thebubble_out_conv2d1x1_B2_merge_reg_aunroll_x_3_reg                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_syncbuf_input_size_sync_buffer6_conv2d1x1|thei_syncbuf_input_size_sync_buffer6_conv2d1x121                                                                                                                                                                                                                                                                                                                                              ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_syncbuf_input_size_sync_buffer6_conv2d1x1                                                                                                                                                                                                                                                                                                                                                                                               ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_syncbuf_input_channels_sync_buffer_conv2d1x1|thei_syncbuf_input_channels_sync_buffer_conv2d1x123                                                                                                                                                                                                                                                                                                                                        ; 32    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_syncbuf_input_channels_sync_buffer_conv2d1x1                                                                                                                                                                                                                                                                                                                                                                                            ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_syncbuf_filter_weight_sync_buffer_conv2d1x1|thei_syncbuf_filter_weight_sync_buffer_conv2d1x125                                                                                                                                                                                                                                                                                                                                          ; 64    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_syncbuf_filter_weight_sync_buffer_conv2d1x1                                                                                                                                                                                                                                                                                                                                                                                             ; 69    ; 1              ; 2            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                             ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                      ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                   ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                               ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                            ; 13    ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                           ; 5     ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                           ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo                                                                                                                                                                                                                                                                                                                                                                                ; 5     ; 2              ; 0            ; 2              ; 5      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                 ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                  ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|acl_reset_handler_inst                                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector                                                                                                                                                                                                                          ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                               ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                        ; 5     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                           ; 4     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                     ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                 ; 8     ; 4              ; 0            ; 4              ; 1      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                              ; 332   ; 0              ; 0            ; 0              ; 320    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|fifo|scfifo_component|auto_generated|dpfifo                                                                                                      ; 325   ; 0              ; 0            ; 0              ; 326    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|fifo|scfifo_component|auto_generated                                                                                                             ; 324   ; 1              ; 0            ; 1              ; 327    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|fifo                                                                                                                                             ; 324   ; 0              ; 0            ; 0              ; 325    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184                                                                                                                                                  ; 324   ; 126            ; 0            ; 126            ; 322    ; 126             ; 126           ; 126             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x                                                                                                                                                                                                                  ; 261   ; 1              ; 0            ; 1              ; 259    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x                                                                                                                                                                                                                                                                                                      ; 262   ; 0              ; 0            ; 0              ; 259    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|thei_syncbuf_input_im_sync_buffer9_conv2d1x1|thei_syncbuf_input_im_sync_buffer9_conv2d1x132                                                                                                                                                                                                          ; 64    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|thei_syncbuf_input_im_sync_buffer9_conv2d1x1                                                                                                                                                                                                                                                         ; 69    ; 4              ; 2            ; 4              ; 66     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist19_i_arrayidx20_conv2d1x1_conv2d1x133_trunc_sel_x_b_1                                                                                                                                                                                                                                          ; 67    ; 1              ; 0            ; 1              ; 64     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist25_bgTrunc_i_add18_conv2d1x1_sel_x_b_1                                                                                                                                                                                                                                                         ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist13_i_mul17_conv2d1x1_vt_select_31_b_1                                                                                                                                                                                                                                                          ; 33    ; 1              ; 0            ; 1              ; 30     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist11_i_mul17_conv2d1x1_im0_cma_q_1                                                                                                                                                                                                                                                               ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul17_conv2d1x1_im0_cma_delay                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist10_i_mul17_conv2d1x1_im10_cma_q_1                                                                                                                                                                                                                                                              ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul17_conv2d1x1_im10_cma_delay                                                                                                                                                                                                                                                                     ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist3_i_mul17_conv2d1x1_ma3_cma_q_1                                                                                                                                                                                                                                                                ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul17_conv2d1x1_ma3_cma_delay                                                                                                                                                                                                                                                                      ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|thei_syncbuf_input_im_sync_buffer8_conv2d1x1|thei_syncbuf_input_im_sync_buffer8_conv2d1x135                                                                                                                                                                                                          ; 64    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|thei_syncbuf_input_im_sync_buffer8_conv2d1x1                                                                                                                                                                                                                                                         ; 69    ; 4              ; 2            ; 4              ; 66     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist18_i_arrayidx30_conv2d1x1_conv2d1x136_trunc_sel_x_b_1                                                                                                                                                                                                                                          ; 67    ; 1              ; 0            ; 1              ; 64     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist24_bgTrunc_i_add28_conv2d1x1_sel_x_b_1                                                                                                                                                                                                                                                         ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist21_bgTrunc_i_mul27_conv2d1x1_sel_x_b_1                                                                                                                                                                                                                                                         ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist9_i_mul27_conv2d1x1_im0_cma_q_1                                                                                                                                                                                                                                                                ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul27_conv2d1x1_im0_cma_delay                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist8_i_mul27_conv2d1x1_im10_cma_q_1                                                                                                                                                                                                                                                               ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul27_conv2d1x1_im10_cma_delay                                                                                                                                                                                                                                                                     ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist2_i_mul27_conv2d1x1_ma3_cma_q_1                                                                                                                                                                                                                                                                ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul27_conv2d1x1_ma3_cma_delay                                                                                                                                                                                                                                                                      ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|thei_syncbuf_input_im_sync_buffer7_conv2d1x1|thei_syncbuf_input_im_sync_buffer7_conv2d1x138                                                                                                                                                                                                          ; 64    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|thei_syncbuf_input_im_sync_buffer7_conv2d1x1                                                                                                                                                                                                                                                         ; 69    ; 4              ; 2            ; 4              ; 66     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist17_i_arrayidx41_conv2d1x1_conv2d1x139_trunc_sel_x_b_1                                                                                                                                                                                                                                          ; 67    ; 1              ; 0            ; 1              ; 64     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist23_bgTrunc_i_add39_conv2d1x1_sel_x_b_1                                                                                                                                                                                                                                                         ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist12_i_mul38_conv2d1x1_vt_select_31_b_1                                                                                                                                                                                                                                                          ; 34    ; 1              ; 0            ; 1              ; 31     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist7_i_mul38_conv2d1x1_im0_cma_q_1                                                                                                                                                                                                                                                                ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul38_conv2d1x1_im0_cma_delay                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist6_i_mul38_conv2d1x1_im10_cma_q_1                                                                                                                                                                                                                                                               ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul38_conv2d1x1_im10_cma_delay                                                                                                                                                                                                                                                                     ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist1_i_mul38_conv2d1x1_ma3_cma_q_1                                                                                                                                                                                                                                                                ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul38_conv2d1x1_ma3_cma_delay                                                                                                                                                                                                                                                                      ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|thei_syncbuf_input_im_sync_buffer_conv2d1x1|thei_syncbuf_input_im_sync_buffer_conv2d1x141                                                                                                                                                                                                            ; 64    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|thei_syncbuf_input_im_sync_buffer_conv2d1x1                                                                                                                                                                                                                                                          ; 69    ; 4              ; 2            ; 4              ; 66     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist16_i_arrayidx52_conv2d1x1_conv2d1x142_trunc_sel_x_b_1                                                                                                                                                                                                                                          ; 67    ; 1              ; 0            ; 1              ; 64     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist22_bgTrunc_i_add50_conv2d1x1_sel_x_b_1                                                                                                                                                                                                                                                         ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist20_bgTrunc_i_mul49_conv2d1x1_sel_x_b_1                                                                                                                                                                                                                                                         ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist5_i_mul49_conv2d1x1_im0_cma_q_1                                                                                                                                                                                                                                                                ; 39    ; 1              ; 0            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul49_conv2d1x1_im0_cma_delay                                                                                                                                                                                                                                                                      ; 39    ; 1              ; 2            ; 1              ; 36     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist4_i_mul49_conv2d1x1_im10_cma_q_1                                                                                                                                                                                                                                                               ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul49_conv2d1x1_im10_cma_delay                                                                                                                                                                                                                                                                     ; 31    ; 1              ; 2            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist0_i_mul49_conv2d1x1_ma3_cma_q_1                                                                                                                                                                                                                                                                ; 37    ; 1              ; 0            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul49_conv2d1x1_ma3_cma_delay                                                                                                                                                                                                                                                                      ; 37    ; 1              ; 2            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist14_sync_in_aunroll_x_in_c0_eni3_3_4_outputreg                                                                                                                                                                                                                                                  ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist14_sync_in_aunroll_x_in_c0_eni3_3_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                        ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist14_sync_in_aunroll_x_in_c0_eni3_3_4_mem_dmem|auto_generated                                                                                                                                                                                                                                    ; 39    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist15_sync_in_aunroll_x_in_i_valid_6                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x                                                                                                                                                                                                                                                                                                      ; 164   ; 1              ; 3            ; 1              ; 258    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                              ; 165   ; 2              ; 0            ; 2              ; 259    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                              ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                        ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                     ; 276   ; 0              ; 0            ; 0              ; 256    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                             ; 261   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_back_wfifo|auto_generated                                                                                                                                                                                                                                                                                                    ; 260   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                            ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                      ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                   ; 50    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                           ; 35    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_request_fifo|auto_generated                                                                                                                                                                                                                                                                                                  ; 34    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                     ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                  ; 33    ; 0              ; 0            ; 0              ; 13     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                          ; 18    ; 0              ; 0            ; 0              ; 23     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated                                                                                                                                                                                                                                                                                 ; 17    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read                                                                                                                                                                                                                                                                                                                                 ; 315   ; 37             ; 9            ; 37             ; 103    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|coalescer                                                                                                                                                                                                                                                                                                                                      ; 34    ; 0              ; 5            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|GEN_PIPE_INPUT.in_pipeline                                                                                                                                                                                                                                                                                                                     ; 35    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read                                                                                                                                                                                                                                                                                                                                                ; 295   ; 2              ; 1            ; 2              ; 104    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|u_permute_address                                                                                                                                                                                                                                                                                                                                            ; 30    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                                                             ; 3     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149                                                                                                                                                                                                                                                                                                                                                              ; 460   ; 493            ; 0            ; 493            ; 430    ; 493             ; 493           ; 493             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thereaddata_reg_unnamed_conv2d1x14_conv2d1x11                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1                                                                                                                                                                                                                                                                                                                                                                                                       ; 329   ; 0              ; 34           ; 0              ; 360    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                              ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                        ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                     ; 276   ; 0              ; 0            ; 0              ; 256    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                             ; 261   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_back_wfifo|auto_generated                                                                                                                                                                                                                                                                                                    ; 260   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                            ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                      ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                   ; 50    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                           ; 35    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_request_fifo|auto_generated                                                                                                                                                                                                                                                                                                  ; 34    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                     ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                  ; 33    ; 0              ; 0            ; 0              ; 13     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                          ; 18    ; 0              ; 0            ; 0              ; 23     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated                                                                                                                                                                                                                                                                                 ; 17    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read                                                                                                                                                                                                                                                                                                                                 ; 315   ; 37             ; 9            ; 37             ; 103    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|coalescer                                                                                                                                                                                                                                                                                                                                      ; 34    ; 0              ; 5            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|GEN_PIPE_INPUT.in_pipeline                                                                                                                                                                                                                                                                                                                     ; 35    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read                                                                                                                                                                                                                                                                                                                                                ; 295   ; 2              ; 1            ; 2              ; 104    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|u_permute_address                                                                                                                                                                                                                                                                                                                                            ; 30    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                                                             ; 3     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153                                                                                                                                                                                                                                                                                                                                                              ; 460   ; 493            ; 0            ; 493            ; 430    ; 493             ; 493           ; 493             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thereaddata_reg_unnamed_conv2d1x16_conv2d1x13                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1                                                                                                                                                                                                                                                                                                                                                                                                       ; 329   ; 0              ; 34           ; 0              ; 360    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                               ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                  ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                              ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                        ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                     ; 276   ; 0              ; 0            ; 0              ; 256    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                             ; 261   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_back_wfifo|auto_generated                                                                                                                                                                                                                                                                                                    ; 260   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                            ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                      ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                   ; 50    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                           ; 35    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_request_fifo|auto_generated                                                                                                                                                                                                                                                                                                  ; 34    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                            ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                           ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                     ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                  ; 33    ; 0              ; 0            ; 0              ; 13     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                          ; 18    ; 0              ; 0            ; 0              ; 23     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated                                                                                                                                                                                                                                                                                 ; 17    ; 0              ; 0            ; 0              ; 16     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read                                                                                                                                                                                                                                                                                                                                 ; 315   ; 37             ; 9            ; 37             ; 103    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|coalescer                                                                                                                                                                                                                                                                                                                                      ; 34    ; 0              ; 5            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|GEN_PIPE_INPUT.in_pipeline                                                                                                                                                                                                                                                                                                                     ; 35    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read                                                                                                                                                                                                                                                                                                                                                ; 295   ; 2              ; 1            ; 2              ; 104    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|u_permute_address                                                                                                                                                                                                                                                                                                                                            ; 30    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                                                             ; 3     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155                                                                                                                                                                                                                                                                                                                                                              ; 460   ; 493            ; 0            ; 493            ; 430    ; 493             ; 493           ; 493             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thereaddata_reg_unnamed_conv2d1x17_conv2d1x14                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1                                                                                                                                                                                                                                                                                                                                                                                                       ; 329   ; 0              ; 34           ; 0              ; 360    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 1844  ; 0              ; 0            ; 0              ; 1986   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|theconv2d1x1_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 709   ; 0              ; 2            ; 0              ; 355    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2262  ; 0              ; 64           ; 0              ; 1987   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 356   ; 0              ; 0            ; 0              ; 354    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2394  ; 1              ; 160          ; 1              ; 2285   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2875  ; 1              ; 480          ; 1              ; 2286   ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2874  ; 0              ; 0            ; 0              ; 2286   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|work_item_iterator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 488   ; 294            ; 97           ; 294            ; 292    ; 294             ; 294           ; 294             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4     ; 2              ; 0            ; 2              ; 1      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 4     ; 2              ; 0            ; 2              ; 1      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 200   ; 0              ; 0            ; 0              ; 192    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 197   ; 0              ; 0            ; 0              ; 196    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 196   ; 1              ; 0            ; 1              ; 197    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|group_id_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 196   ; 0              ; 0            ; 0              ; 194    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|use_base_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 4            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|acl_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 5     ; 0              ; 4            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|register_block[2].acl_grid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|register_block[2].acl_lid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|register_block[2].acl_gid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|register_block[1].acl_grid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|register_block[1].acl_lid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|register_block[1].acl_gid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|register_block[0].acl_grid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|register_block[0].acl_lid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|register_block[0].acl_gid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 389   ; 2              ; 0            ; 2              ; 292    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_cra_slave_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 86    ; 0              ; 2            ; 0              ; 835    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_completed|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_completed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 96     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_sum|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_sum                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 96     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 41    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_workgroup_dispatcher                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 197   ; 0              ; 1            ; 0              ; 195    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|conv2d1x1_std_ic_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 1896  ; 0              ; 0            ; 0              ; 2348   ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_start_elem_inst_0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_start_elem_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 3     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theacl_clock2x_dummy_consumer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[7].data_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[7].data_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[7].data_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[7].data_fifo|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                 ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[7].data_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                             ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[7].data_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                          ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[7].data_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                  ; 37    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[7].data_fifo|auto_generated                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[6].data_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[6].data_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[6].data_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[6].data_fifo|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                 ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[6].data_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                             ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[6].data_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                          ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[6].data_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                  ; 37    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[6].data_fifo|auto_generated                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[5].data_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[5].data_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[5].data_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[5].data_fifo|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                 ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[5].data_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                             ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[5].data_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                          ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[5].data_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                  ; 37    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[5].data_fifo|auto_generated                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[4].data_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[4].data_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[4].data_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[4].data_fifo|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                 ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[4].data_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                             ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[4].data_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                          ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[4].data_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                  ; 37    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[4].data_fifo|auto_generated                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[3].data_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[3].data_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[3].data_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[3].data_fifo|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                 ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[3].data_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                             ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[3].data_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                          ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[3].data_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                  ; 37    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[3].data_fifo|auto_generated                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[2].data_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[2].data_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[2].data_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[2].data_fifo|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                 ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[2].data_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                             ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[2].data_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                          ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[2].data_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                  ; 37    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[2].data_fifo|auto_generated                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[1].data_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[1].data_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[1].data_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[1].data_fifo|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                 ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[1].data_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                             ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[1].data_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                          ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[1].data_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                  ; 37    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[1].data_fifo|auto_generated                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[0].data_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[0].data_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                    ; 5     ; 0              ; 0            ; 0              ; 6      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[0].data_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[0].data_fifo|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                 ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[0].data_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                             ; 12    ; 6              ; 0            ; 6              ; 1      ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[0].data_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                          ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[0].data_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                  ; 37    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[0].data_fifo|auto_generated                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|avm_buffer|staging_reg                                                                                                                                                                                                                                                                                                                     ; 327   ; 0              ; 0            ; 0              ; 325    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|avm_buffer|fifo                                                                                                                                                                                                                                                                                                                            ; 327   ; 0              ; 0            ; 0              ; 327    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|avm_buffer                                                                                                                                                                                                                                                                                                                                 ; 327   ; 0              ; 0            ; 0              ; 325    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write                                                                                                                                                                                                                                                                                                                                            ; 105   ; 0              ; 7            ; 0              ; 327    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|u_permute_address                                                                                                                                                                                                                                                                                                                                          ; 30    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                                                           ; 3     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16                                                                                                                                                                                                                                                                                                                                                            ; 460   ; 175            ; 289          ; 175            ; 431    ; 175             ; 175           ; 175             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d                                                                                                                                                                                                                                                                                                                                                                                                      ; 458   ; 1              ; 68           ; 1              ; 329    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                 ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                  ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector|acl_reset_handler_inst                                                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector                                                                                                                                                                                                                                      ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                     ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                 ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                              ; 78    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                      ; 69    ; 0              ; 0            ; 0              ; 71     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20|fifo|scfifo_component|auto_generated                                                                                                                             ; 68    ; 1              ; 0            ; 1              ; 72     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20|fifo                                                                                                                                                             ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20                                                                                                                                                                  ; 68    ; 62             ; 0            ; 62             ; 66     ; 62              ; 62            ; 62              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x                                                                                                                                                                                                                              ; 37    ; 1              ; 0            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x                                                                                                                                                                                                                                                                                                              ; 38    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist9_fracPostRndFT_uid105_block_rsrvd_fix_b_2                                                                                                                                                                                                                                         ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist7_fracPostRndFPostUlp_uid107_block_rsrvd_fix_b_1                                                                                                                                                                                                                                   ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist5_excREnc_uid134_block_rsrvd_fix_q_6                                                                                                                                                                                                                                               ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|excRZero_uid124_block_rsrvd_fix_delay                                                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|excRInf_uid129_block_rsrvd_fix_delay                                                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|excR_x_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist10_extraUlp_uid104_block_rsrvd_fix_q_2                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist14_expPostRndFR_uid82_block_rsrvd_fix_b_7_outputreg                                                                                                                                                                                                                                ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist14_expPostRndFR_uid82_block_rsrvd_fix_b_7                                                                                                                                                                                                                                          ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist6_ovfIncRnd_uid110_block_rsrvd_fix_b_1                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist8_fracPostRndFT_uid105_block_rsrvd_fix_b_1                                                                                                                                                                                                                                         ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|extraUlp_uid104_block_rsrvd_fix_delay                                                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist12_qDivProdFracWF_uid98_block_rsrvd_fix_b_2                                                                                                                                                                                                                                        ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist11_qDivProdLTX_opA_uid99_block_rsrvd_fix_b_1                                                                                                                                                                                                                                       ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist33_expY_uid13_block_rsrvd_fix_b_15                                                                                                                                                                                                                                                 ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist19_invYO_uid56_block_rsrvd_fix_b_7                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist13_expPostRndFR_uid82_block_rsrvd_fix_b_2                                                                                                                                                                                                                                          ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|qDivProd_uid90_block_rsrvd_fix_cma_delay                                                                                                                                                                                                                                                 ; 52    ; 25             ; 2            ; 25             ; 49     ; 25              ; 25            ; 25              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist35_fracX_uid11_block_rsrvd_fix_b_8                                                                                                                                                                                                                                                 ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist35_fracX_uid11_block_rsrvd_fix_b_8_inputreg                                                                                                                                                                                                                                        ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist39_expX_uid10_block_rsrvd_fix_b_8                                                                                                                                                                                                                                                  ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist38_expX_uid10_block_rsrvd_fix_b_6                                                                                                                                                                                                                                                  ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist15_fracPostRndF_uid81_block_rsrvd_fix_q_5_outputreg                                                                                                                                                                                                                                ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist15_fracPostRndF_uid81_block_rsrvd_fix_q_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                      ; 33    ; 0              ; 0            ; 0              ; 24     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist15_fracPostRndF_uid81_block_rsrvd_fix_q_5_mem_dmem|auto_generated                                                                                                                                                                                                                  ; 33    ; 0              ; 0            ; 0              ; 24     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist18_invYO_uid56_block_rsrvd_fix_b_5                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist16_norm_uid65_block_rsrvd_fix_b_1                                                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|fracYZero_uid16_block_rsrvd_fix_delay                                                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|prodXY_uid174_divValPreNorm_uid60_block_rsrvd_fix_cma_delay                                                                                                                                                                                                                              ; 54    ; 25             ; 2            ; 25             ; 51     ; 25              ; 25            ; 25              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist20_invY_uid55_block_rsrvd_fix_b_1                                                                                                                                                                                                                                                  ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist1_memoryC0_uid147_invTables_lutmem_r_1                                                                                                                                                                                                                                             ; 23    ; 1              ; 0            ; 1              ; 20     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC0_uid147_invTables_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                         ; 11    ; 0              ; 0            ; 0              ; 20     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC0_uid147_invTables_lutmem_dmem|auto_generated                                                                                                                                                                                                                                     ; 11    ; 0              ; 0            ; 0              ; 20     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist0_memoryC0_uid148_invTables_lutmem_r_1                                                                                                                                                                                                                                             ; 15    ; 1              ; 0            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC0_uid148_invTables_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                         ; 11    ; 0              ; 0            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC0_uid148_invTables_lutmem_dmem|auto_generated                                                                                                                                                                                                                                     ; 11    ; 0              ; 0            ; 0              ; 12     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist24_yAddr_uid52_block_rsrvd_fix_b_5                                                                                                                                                                                                                                                 ; 12    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist2_osig_uid181_pT2_uid168_invPolyEval_b_1                                                                                                                                                                                                                                           ; 28    ; 3              ; 0            ; 3              ; 25     ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|prodXY_uid180_pT2_uid168_invPolyEval_cma_delay                                                                                                                                                                                                                                           ; 41    ; 14             ; 2            ; 14             ; 38     ; 14              ; 14            ; 14              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist22_yPE_uid53_block_rsrvd_fix_b_5                                                                                                                                                                                                                                                   ; 17    ; 1              ; 0            ; 1              ; 14     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist3_lowRangeB_uid163_invPolyEval_b_1                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC1_uid151_invTables_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                         ; 11    ; 0              ; 0            ; 0              ; 20     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC1_uid151_invTables_lutmem_dmem|auto_generated                                                                                                                                                                                                                                     ; 11    ; 0              ; 0            ; 0              ; 20     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC1_uid152_invTables_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                         ; 11    ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC1_uid152_invTables_lutmem_dmem|auto_generated                                                                                                                                                                                                                                     ; 11    ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist23_yAddr_uid52_block_rsrvd_fix_b_2                                                                                                                                                                                                                                                 ; 12    ; 1              ; 0            ; 1              ; 9      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|prodXY_uid177_pT1_uid162_invPolyEval_cma_delay                                                                                                                                                                                                                                           ; 29    ; 13             ; 2            ; 13             ; 26     ; 13              ; 13            ; 13              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist21_yPE_uid53_block_rsrvd_fix_b_2                                                                                                                                                                                                                                                   ; 17    ; 1              ; 0            ; 1              ; 14     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC2_uid155_invTables_lutmem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                         ; 11    ; 0              ; 0            ; 0              ; 13     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC2_uid155_invTables_lutmem_dmem|auto_generated                                                                                                                                                                                                                                     ; 11    ; 0              ; 0            ; 0              ; 13     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist17_lOAdded_uid58_block_rsrvd_fix_q_2                                                                                                                                                                                                                                               ; 27    ; 2              ; 0            ; 2              ; 24     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist4_sRPostExc_uid144_block_rsrvd_fix_q_6                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|sRPostExc_uid144_block_rsrvd_fix_delay                                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist25_signR_uid47_block_rsrvd_fix_q_6                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|signR_uid47_block_rsrvd_fix_delay                                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist28_signY_uid15_block_rsrvd_fix_b_9                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|excRNaN_uid132_block_rsrvd_fix_delay                                                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist27_excZ_x_uid24_block_rsrvd_fix_q_1                                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|excZ_y_uid38_block_rsrvd_fix_delay                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist26_expXIsMax_uid25_block_rsrvd_fix_q_1                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist37_expX_uid10_block_rsrvd_fix_b_4                                                                                                                                                                                                                                                  ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist36_expX_uid10_block_rsrvd_fix_b_1                                                                                                                                                                                                                                                  ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|fracXIsZero_uid26_block_rsrvd_fix_delay                                                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist34_fracX_uid11_block_rsrvd_fix_b_4_outputreg                                                                                                                                                                                                                                       ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist34_fracX_uid11_block_rsrvd_fix_b_4                                                                                                                                                                                                                                                 ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|expXIsMax_uid39_block_rsrvd_fix_delay                                                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist32_expY_uid13_block_rsrvd_fix_b_13                                                                                                                                                                                                                                                 ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist31_expY_uid13_block_rsrvd_fix_b_10_outputreg                                                                                                                                                                                                                                       ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist31_expY_uid13_block_rsrvd_fix_b_10_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                             ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist31_expY_uid13_block_rsrvd_fix_b_10_mem_dmem|auto_generated                                                                                                                                                                                                                         ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|fracXIsZero_uid40_block_rsrvd_fix_delay                                                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist30_fracY_uid14_block_rsrvd_fix_b_13                                                                                                                                                                                                                                                ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist29_fracY_uid14_block_rsrvd_fix_b_10_outputreg                                                                                                                                                                                                                                      ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist29_fracY_uid14_block_rsrvd_fix_b_10_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                            ; 34    ; 0              ; 0            ; 0              ; 23     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist29_fracY_uid14_block_rsrvd_fix_b_10_mem_dmem|auto_generated                                                                                                                                                                                                                        ; 34    ; 0              ; 0            ; 0              ; 23     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d                                                                                                                                                                                                                                                                                          ; 66    ; 32             ; 0            ; 32             ; 32     ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|redist0_sync_in_aunroll_x_in_c0_eni12_1_9_outputreg                                                                                                                                                                                                                                                           ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|redist0_sync_in_aunroll_x_in_c0_eni12_1_9_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                                                 ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|redist0_sync_in_aunroll_x_in_c0_eni12_1_9_mem_dmem|auto_generated                                                                                                                                                                                                                                             ; 43    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|redist1_sync_in_aunroll_x_in_i_valid_21                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x                                                                                                                                                                                                                                                                                                               ; 36    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                  ; 37    ; 2              ; 0            ; 2              ; 35     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thebubble_out_stall_entry_1_reg                                                                                                                                                                                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_syncbuf_output_im_sync_buffer_avgpool2d|thei_syncbuf_output_im_sync_buffer_avgpool2d13                                                                                                                                                                                                                                                                                                                                                  ; 64    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_syncbuf_output_im_sync_buffer_avgpool2d                                                                                                                                                                                                                                                                                                                                                                                                 ; 69    ; 1              ; 2            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                  ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                                               ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                           ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                        ; 46    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                ; 37    ; 0              ; 0            ; 0              ; 39     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                                       ; 36    ; 1              ; 0            ; 1              ; 40     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                       ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 425   ; 0              ; 0            ; 0              ; 329    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|theavgpool2d_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 68    ; 0              ; 2            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|theavgpool2d_B2_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 425   ; 0              ; 0            ; 0              ; 329    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 68    ; 0              ; 0            ; 0              ; 66     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|theavgpool2d_B1_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 175   ; 0              ; 0            ; 0              ; 172    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 84    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 69    ; 0              ; 0            ; 0              ; 74     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 68    ; 1              ; 0            ; 1              ; 75     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 68    ; 2              ; 0            ; 2              ; 68     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 29    ; 0              ; 0            ; 0              ; 9      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 14    ; 0              ; 0            ; 0              ; 19     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 13    ; 1              ; 0            ; 1              ; 20     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 13    ; 0              ; 0            ; 0              ; 14     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 13    ; 2              ; 0            ; 2              ; 13     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                 ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                  ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|acl_reset_handler_inst                                                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector                                                                                                                                                              ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector                                                                                                                                                                                                                                      ; 6     ; 3              ; 0            ; 3              ; 2      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                               ; 4     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                        ; 5     ; 0              ; 0            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                           ; 4     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                     ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                 ; 10    ; 5              ; 0            ; 5              ; 1      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                              ; 78    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                      ; 69    ; 0              ; 0            ; 0              ; 71     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|fifo|scfifo_component|auto_generated                                                                                                                             ; 68    ; 1              ; 0            ; 1              ; 72     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|fifo                                                                                                                                                             ; 68    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18                                                                                                                                                                  ; 68    ; 62             ; 0            ; 62             ; 66     ; 62              ; 62            ; 62              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x                                                                                                                                                                                                                              ; 37    ; 1              ; 0            ; 1              ; 35     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x                                                                                                                                                                                                                                                                                                              ; 38    ; 0              ; 0            ; 0              ; 35     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2                                                                                                                                                                                                                                            ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12                                                                                                                                                                                                                                        ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|rUdf_uid116_block_rsrvd_fix_delay                                                                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist16_aMinusA_uid88_block_rsrvd_fix_q_3                                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist12_regInputs_uid119_block_rsrvd_fix_q_3                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|regInputs_uid119_block_rsrvd_fix_delay                                                                                                                                                                                                                                                     ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|rOvf_uid112_block_rsrvd_fix_delay                                                                                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2                                                                                                                                                                                                                                             ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1                                                                                                                                                                                                                                   ; 27    ; 1              ; 0            ; 1              ; 24     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|rBi_uid101_block_rsrvd_fix_delay                                                                                                                                                                                                                                                           ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                                                          ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                                                          ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist18_fracGRS_uid85_block_rsrvd_fix_q_3                                                                                                                                                                                                                                                 ; 31    ; 2              ; 0            ; 2              ; 28     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2                                                                                                                                                                                                                                 ; 15    ; 2              ; 0            ; 2              ; 12     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|signRPostExc_uid140_block_rsrvd_fix_delay                                                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist21_effSub_uid53_block_rsrvd_fix_q_9                                                                                                                                                                                                                                                  ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|excN_aSig_uid29_block_rsrvd_fix_delay                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11                                                                                                                                                                                                                                              ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|excN_bSig_uid43_block_rsrvd_fix_delay                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|signRInfRZRReg_uid138_block_rsrvd_fix_delay                                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|excI_aSig_uid28_block_rsrvd_fix_delay                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4                                                                                                                                                                                                                                             ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|fracXIsZero_uid26_block_rsrvd_fix_delay                                                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|excI_bSig_uid42_block_rsrvd_fix_delay                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist23_sigB_uid52_block_rsrvd_fix_b_9                                                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|excR_aSig_uid32_block_rsrvd_fix_delay                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg                                                                                                                                                                                                                                      ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                                            ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated                                                                                                                                                                                                                        ; 19    ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8                                                                                                                                                                                                                                               ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|excR_bSig_uid46_block_rsrvd_fix_delay                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|expXIsMax_uid39_block_rsrvd_fix_delay                                                                                                                                                                                                                                                      ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist25_sigA_uid51_block_rsrvd_fix_b_9                                                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                                                                      ; 8     ; 1              ; 0            ; 1              ; 5      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1                                                                                                                                                                                                              ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1                                                                                                                                                                                                              ; 11    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1                                                                                                                                                                                                                               ; 19    ; 1              ; 0            ; 1              ; 16     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist17_fracGRS_uid85_block_rsrvd_fix_q_1                                                                                                                                                                                                                                                 ; 31    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3                                                                                                                                                                                                                                 ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2                                                                                                                                                                                                                                   ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1                                                                                                                                                                                                                             ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|effSubInvSticky_uid75_block_rsrvd_fix_delay                                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg                                                                                                                                                                                                                                     ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4                                                                                                                                                                                                                                               ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay                                                                                                                                                                                                                                              ; 30    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay                                                                                                                                                                                                                                         ; 52    ; 1              ; 0            ; 1              ; 49     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1                                                                                                                                                                                        ; 5     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1                                                                                                                                                                                                                                               ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay                                                                                                                                                                                                                                                ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist24_sigA_uid51_block_rsrvd_fix_b_3                                                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist22_sigB_uid52_block_rsrvd_fix_b_3                                                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist43_in_0_in_0_1                                                                                                                                                                                                                                                                       ; 35    ; 1              ; 0            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist41_fracY_uid11_block_rsrvd_fix_b_1                                                                                                                                                                                                                                                   ; 26    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist40_expY_uid12_block_rsrvd_fix_b_1                                                                                                                                                                                                                                                    ; 11    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist42_sigY_uid10_block_rsrvd_fix_b_1                                                                                                                                                                                                                                                    ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d                                                                                                                                                                                                                                                                                            ; 66    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|redist0_sync_in_aunroll_x_in_i_valid_14                                                                                                                                                                                                                                                                       ; 4     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x                                                                                                                                                                                                                                                                                                               ; 68    ; 1              ; 1            ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                  ; 69    ; 2              ; 0            ; 2              ; 35     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thebubble_out_avgpool2d_B1_merge_reg_aunroll_x_1_reg                                                                                                                                                                                                                                                                                                                                                                                         ; 4     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                         ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                      ; 52    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                              ; 37    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                     ; 36    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                     ; 36    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 2              ; 0            ; 2              ; 36     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_syncbuf_input_im_sync_buffer_avgpool2d|thei_syncbuf_input_im_sync_buffer_avgpool2d1                                                                                                                                                                                                                                                                                                                                                     ; 64    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_syncbuf_input_im_sync_buffer_avgpool2d                                                                                                                                                                                                                                                                                                                                                                                                  ; 69    ; 1              ; 2            ; 1              ; 66     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                       ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                   ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                               ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                         ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                      ; 276   ; 0              ; 0            ; 0              ; 256    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                              ; 261   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_back_wfifo|auto_generated                                                                                                                                                                                                                                                                                                     ; 260   ; 0              ; 0            ; 0              ; 257    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                     ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                              ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                 ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                                             ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                       ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                    ; 50    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                                            ; 35    ; 0              ; 0            ; 0              ; 40     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_request_fifo|auto_generated                                                                                                                                                                                                                                                                                                   ; 34    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                    ; 4     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                             ; 5     ; 0              ; 0            ; 0              ; 8      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                ; 4     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison                                                                                                                                                                                                                                                            ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                      ; 16    ; 8              ; 0            ; 8              ; 1      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                   ; 24    ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo                                                                                                                                                                                                                                                                           ; 9     ; 0              ; 0            ; 0              ; 14     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated                                                                                                                                                                                                                                                                                  ; 8     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read                                                                                                                                                                                                                                                                                                                                  ; 317   ; 37             ; 20           ; 37             ; 103    ; 37              ; 37            ; 37              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|coalescer                                                                                                                                                                                                                                                                                                                                       ; 34    ; 0              ; 5            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|GEN_PIPE_INPUT.in_pipeline                                                                                                                                                                                                                                                                                                                      ; 35    ; 0              ; 0            ; 0              ; 33     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read                                                                                                                                                                                                                                                                                                                                                 ; 295   ; 2              ; 2            ; 2              ; 104    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|u_permute_address                                                                                                                                                                                                                                                                                                                                             ; 30    ; 0              ; 0            ; 0              ; 30     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                   ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer                                                                                                                                                                                                                                                                              ; 3     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5                                                                                                                                                                                                                                                                                                                                                               ; 460   ; 494            ; 0            ; 494            ; 430    ; 494             ; 494           ; 494             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thereaddata_reg_unnamed_avgpool2d0_avgpool2d0                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d                                                                                                                                                                                                                                                                                                                                                                                                       ; 329   ; 1              ; 34           ; 1              ; 360    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theavgpool2d_B1_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                          ; 173   ; 0              ; 0            ; 0              ; 171    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 497   ; 0              ; 0            ; 0              ; 498    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|theavgpool2d_B1_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 343   ; 0              ; 2            ; 0              ; 172    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 732   ; 0              ; 64           ; 0              ; 499    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 173   ; 0              ; 0            ; 0              ; 171    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 173   ; 73             ; 0            ; 73             ; 171    ; 73              ; 73            ; 73              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B0|theavgpool2d_B0_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 100   ; 0              ; 2            ; 0              ; 98     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B0|thebb_avgpool2d_B0_stall_region|theavgpool2d_B0_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                          ; 36    ; 0              ; 0            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B0|thebb_avgpool2d_B0_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 36    ; 0              ; 0            ; 0              ; 98     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B0|theavgpool2d_B0_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 36    ; 0              ; 2            ; 0              ; 34     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 164   ; 0              ; 128          ; 0              ; 98     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|theloop_limiter_avgpool2d0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|theloop_limiter_avgpool2d0                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 875   ; 1              ; 160          ; 1              ; 655    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 1388  ; 1              ; 512          ; 1              ; 656    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 1387  ; 0              ; 0            ; 0              ; 656    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|work_item_iterator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 488   ; 294            ; 97           ; 294            ; 292    ; 294             ; 294           ; 294             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 4     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 4     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|three_comparison                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 4     ; 2              ; 0            ; 2              ; 1      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 4     ; 2              ; 0            ; 2              ; 1      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 200   ; 0              ; 0            ; 0              ; 192    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 197   ; 0              ; 0            ; 0              ; 196    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 196   ; 1              ; 0            ; 1              ; 197    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|group_id_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 196   ; 0              ; 0            ; 0              ; 194    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|use_base_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 5     ; 0              ; 4            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|acl_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 5     ; 0              ; 4            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|register_block[2].acl_grid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|register_block[2].acl_lid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|register_block[2].acl_gid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|register_block[1].acl_grid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|register_block[1].acl_lid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|register_block[1].acl_gid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|register_block[0].acl_grid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|register_block[0].acl_lid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|register_block[0].acl_gid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36    ; 0              ; 4            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 389   ; 2              ; 0            ; 2              ; 292    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_cra_slave_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 85    ; 0              ; 2            ; 0              ; 643    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_completed|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_completed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 5     ; 1              ; 0            ; 1              ; 96     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_sum|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_sum                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 36    ; 0              ; 0            ; 0              ; 96     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 2     ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 41    ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_workgroup_dispatcher                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 197   ; 0              ; 1            ; 0              ; 195    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system|avgpool2d_std_ic_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 600   ; 0              ; 0            ; 0              ; 718    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|squeezenet_system                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 575   ; 0              ; 0            ; 0              ; 586    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|cra_root|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|cra_root|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|cra_root|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|cra_root|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|cra_root                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 165   ; 0              ; 17           ; 0              ; 148    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_maxpool2d_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_maxpool2d_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_maxpool2d_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_maxpool2d_cra_cra_ring|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_maxpool2d_cra_cra_ring                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 149   ; 0              ; 0            ; 0              ; 160    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_conv2d3x3_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_conv2d3x3_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_conv2d3x3_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_conv2d3x3_cra_cra_ring|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_conv2d3x3_cra_cra_ring                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 149   ; 0              ; 0            ; 0              ; 161    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_conv2d1x1_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_conv2d1x1_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_conv2d1x1_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_conv2d1x1_cra_cra_ring|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_conv2d1x1_cra_cra_ring                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 149   ; 0              ; 0            ; 0              ; 161    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_avgpool2d_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_avgpool2d_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 2     ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_avgpool2d_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_avgpool2d_cra_cra_ring|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 2      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|avs_avgpool2d_cra_cra_ring                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 149   ; 0              ; 0            ; 0              ; 160    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|rst_controller_003|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|rst_controller_003|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|rst_controller_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 33    ; 31             ; 0            ; 31             ; 1      ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|rst_controller_002|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|rst_controller_002|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 33    ; 31             ; 0            ; 31             ; 1      ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|rst_controller_001|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|rst_controller_001|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 33    ; 31             ; 0            ; 31             ; 1      ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|rst_controller|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|rst_controller|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 33    ; 31             ; 0            ; 31             ; 1      ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|irq_mapper_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 32             ; 0            ; 32             ; 32     ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|irq_mapper                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 1     ; 31             ; 0            ; 31             ; 32     ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_3|address_span_extender_kernel_windowed_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 596   ; 4              ; 5            ; 4              ; 578    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_3|clock_cross_kernel_mem1_m0_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 589   ; 18             ; 2            ; 18             ; 590    ; 18              ; 18            ; 18              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 581   ; 0              ; 0            ; 0              ; 578    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|avalon_st_adapter_001|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|avalon_st_adapter_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|avalon_st_adapter|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|rsp_mux|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 8     ; 4              ; 0            ; 4              ; 4      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|rsp_mux|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 4            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 185   ; 0              ; 0            ; 0              ; 93     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 94    ; 1              ; 2            ; 1              ; 92     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 94    ; 1              ; 2            ; 1              ; 92     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 94    ; 0              ; 2            ; 0              ; 92     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 94    ; 0              ; 2            ; 0              ; 92     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 96    ; 4              ; 2            ; 4              ; 183    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|pipe_stage_host_ctrl_m0_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 186   ; 0              ; 0            ; 0              ; 185    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|router_002|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 2              ; 0            ; 2              ; 2      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|router_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 92    ; 0              ; 2            ; 0              ; 92     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|router_001|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 2              ; 0            ; 2              ; 2      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|router_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 92    ; 0              ; 2            ; 0              ; 92     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|router|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 0     ; 3              ; 0            ; 3              ; 3      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 92    ; 0              ; 3            ; 0              ; 92     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|version_id_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 132   ; 39             ; 0            ; 39             ; 91     ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|version_id_s_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 30    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|version_id_s_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 259   ; 39             ; 39           ; 39             ; 276    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|acl_kernel_interface_ctrl_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 132   ; 39             ; 0            ; 39             ; 91     ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|acl_kernel_interface_ctrl_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 30    ; 1              ; 0            ; 1              ; 28     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|acl_kernel_interface_ctrl_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 259   ; 39             ; 39           ; 39             ; 276    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|pipe_stage_host_ctrl_m0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 153   ; 31             ; 60           ; 31             ; 124    ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|version_id_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 99    ; 6              ; 15           ; 6              ; 35     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|acl_kernel_interface_ctrl_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 99    ; 4              ; 2            ; 4              ; 88     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2|pipe_stage_host_ctrl_m0_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 100   ; 10             ; 2            ; 10             ; 93     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 124   ; 0              ; 0            ; 0              ; 89     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|avalon_st_adapter|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 120   ; 0              ; 2            ; 0              ; 118    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 120   ; 0              ; 2            ; 0              ; 118    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 121   ; 4              ; 2            ; 4              ; 235    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|cmd_mux|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 8     ; 2              ; 0            ; 2              ; 4      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|cmd_mux|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 237   ; 0              ; 0            ; 0              ; 119    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 120   ; 1              ; 2            ; 1              ; 118    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 120   ; 1              ; 2            ; 1              ; 118    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub|subtract                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 17    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 16    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub|subtract                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 17    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 16    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub|subtract                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 17    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 16    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub|subtract                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 17    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 16    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub|subtract                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 17    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 16    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub|subtract                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 17    ; 1              ; 0            ; 1              ; 8      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 16    ; 2              ; 0            ; 2              ; 8      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 31    ; 0              ; 2            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_burstwrap_increment                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 7     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 29    ; 5              ; 0            ; 5              ; 23     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 120   ; 0              ; 0            ; 0              ; 118    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 120   ; 0              ; 0            ; 0              ; 118    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|router_002|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 4              ; 0            ; 4              ; 4      ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|router_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 118   ; 0              ; 2            ; 0              ; 118    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|router_001|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 3              ; 0            ; 3              ; 3      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|router_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 118   ; 3              ; 3            ; 3              ; 118    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|router|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 0     ; 3              ; 0            ; 3              ; 3      ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 118   ; 3              ; 3            ; 3              ; 118    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 79    ; 41             ; 0            ; 41             ; 36     ; 41              ; 41            ; 41              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 158   ; 39             ; 0            ; 39             ; 117    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 45    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 311   ; 39             ; 39           ; 39             ; 333    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|hps_h2f_lw_axi_master_agent|align_address_to_size                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 38    ; 0              ; 1            ; 0              ; 23     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 413   ; 83             ; 183          ; 83             ; 298    ; 83              ; 83            ; 83              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 104   ; 4              ; 5            ; 4              ; 90     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 193   ; 0              ; 0            ; 0              ; 122    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_0|avalon_st_adapter|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 262   ; 1              ; 2            ; 1              ; 261    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_0|avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 262   ; 0              ; 0            ; 0              ; 261    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_0|rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 371   ; 0              ; 2            ; 0              ; 369    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_0|rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 371   ; 1              ; 2            ; 1              ; 369    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_0|cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 371   ; 0              ; 2            ; 0              ; 369    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_0|cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 371   ; 1              ; 2            ; 1              ; 369    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_0|router_001|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_0|router_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 370   ; 0              ; 2            ; 0              ; 369    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_0|router|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 0     ; 2              ; 0            ; 2              ; 2      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_0|router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 370   ; 2              ; 3            ; 2              ; 369    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_0|hps_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 410   ; 39             ; 0            ; 39             ; 369    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_0|hps_f2h_sdram0_data_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 56    ; 1              ; 0            ; 1              ; 54     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_0|hps_f2h_sdram0_data_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 1262  ; 266            ; 262          ; 266            ; 1334   ; 266             ; 266           ; 266             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_0|address_span_extender_kernel_expanded_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 705   ; 34             ; 116          ; 34             ; 626    ; 34              ; 34            ; 34              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_0|hps_f2h_sdram0_data_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 601   ; 4              ; 5            ; 4              ; 583    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_0|address_span_extender_kernel_expanded_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 596   ; 9              ; 0            ; 9              ; 592    ; 9               ; 9             ; 9               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 588   ; 0              ; 0            ; 0              ; 583    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|version_id                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 3     ; 32             ; 3            ; 32             ; 32     ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|pipe_stage_host_ctrl                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 94    ; 2              ; 0            ; 2              ; 90     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|dll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|oct                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 1     ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|c0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 228   ; 173            ; 8            ; 173            ; 280    ; 173             ; 173           ; 173             ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|seq                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 135   ; 1              ; 3            ; 1              ; 36     ; 1               ; 1             ; 1               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 135   ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 135   ; 1              ; 3            ; 1              ; 36     ; 1               ; 1             ; 1               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 135   ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 135   ; 1              ; 3            ; 1              ; 36     ; 1               ; 1             ; 1               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 135   ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 135   ; 1              ; 3            ; 1              ; 36     ; 1               ; 1             ; 1               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 135   ; 0              ; 0            ; 0              ; 36     ; 0               ; 0             ; 0               ; 10    ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1     ; 0              ; 0            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 7     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 37    ; 1              ; 0            ; 1              ; 6      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 19    ; 1              ; 0            ; 1              ; 3      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 91    ; 1              ; 0            ; 1              ; 15     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[23].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[21].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[16].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[15].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[14].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[13].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[12].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[11].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[10].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[9].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[7].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[6].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[5].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[4].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[3].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[2].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[1].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10    ; 0              ; 1            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 118   ; 0              ; 5            ; 0              ; 27     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 633   ; 58             ; 118          ; 58             ; 220    ; 58              ; 58            ; 58              ; 40    ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 10    ; 0              ; 1            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 975   ; 1              ; 2            ; 1              ; 366    ; 1               ; 1             ; 1               ; 40    ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 878   ; 545            ; 0            ; 545            ; 130    ; 545             ; 545           ; 545             ; 40    ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 1              ; 2            ; 1              ; 12     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border|hps_sdram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 1     ; 0              ; 0            ; 0              ; 31     ; 0               ; 0             ; 0               ; 40    ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io|border                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|hps_io                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 11    ; 0              ; 0            ; 0              ; 41     ; 0               ; 0             ; 0               ; 57    ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps|fpga_interfaces                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 457   ; 0              ; 0            ; 0              ; 415    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|hps                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 468   ; 0              ; 0            ; 0              ; 456    ; 0               ; 0             ; 0               ; 57    ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[6].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[5].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[4].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[3].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[2].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[1].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[0].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 9     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[6].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[5].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[4].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[3].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[2].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[1].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[0].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 9     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 337   ; 76             ; 0            ; 76             ; 265    ; 76              ; 76            ; 76              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[6].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[5].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[4].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[3].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[2].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[1].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[0].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 9     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[6].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[5].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[4].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[3].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[2].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[1].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[0].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 9     ; 0              ; 0            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 402   ; 75             ; 0            ; 75             ; 323    ; 75              ; 75            ; 75              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|clock_cross_kernel_mem1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 583   ; 0              ; 0            ; 0              ; 579    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|address_span_extender_kernel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 655   ; 80             ; 0            ; 80             ; 585    ; 80              ; 80            ; 80              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|rst_controller_002|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|rst_controller_002|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 33    ; 30             ; 0            ; 30             ; 1      ; 30              ; 30            ; 30              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|rst_controller_001|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|rst_controller_001|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 33    ; 31             ; 0            ; 31             ; 1      ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|rst_controller|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|rst_controller|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 33    ; 31             ; 0            ; 31             ; 2      ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|irq_mapper                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_006|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_006                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_005|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_004|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_003|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 70    ; 1              ; 2            ; 1              ; 69     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 70    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_002|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 70    ; 1              ; 2            ; 1              ; 69     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 70    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_001|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 70    ; 1              ; 2            ; 1              ; 69     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 70    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_003|clock_xer|out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_003|clock_xer|in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_003|clock_xer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 104   ; 0              ; 0            ; 0              ; 100    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 106   ; 2              ; 0            ; 2              ; 100    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_002|clock_xer|out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_002|clock_xer|in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_002|clock_xer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 104   ; 0              ; 0            ; 0              ; 100    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 106   ; 2              ; 0            ; 2              ; 100    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_001|clock_xer|out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_001|clock_xer|in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_001|clock_xer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 104   ; 0              ; 0            ; 0              ; 100    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 106   ; 2              ; 0            ; 2              ; 100    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser|clock_xer|out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser|clock_xer|in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser|clock_xer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 104   ; 0              ; 0            ; 0              ; 100    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 106   ; 2              ; 0            ; 2              ; 100    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 141   ; 3              ; 2            ; 3              ; 100    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 141   ; 3              ; 2            ; 3              ; 100    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 141   ; 3              ; 2            ; 3              ; 100    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_cmd_width_adapter|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 29    ; 4              ; 0            ; 4              ; 22     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 105   ; 12             ; 0            ; 12             ; 136    ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_cmd_width_adapter|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 29    ; 4              ; 0            ; 4              ; 22     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 105   ; 12             ; 0            ; 12             ; 136    ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_cmd_width_adapter|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 29    ; 4              ; 0            ; 4              ; 22     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 105   ; 12             ; 0            ; 12             ; 136    ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_mux|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 28    ; 14             ; 0            ; 14             ; 14     ; 14              ; 14            ; 14              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_mux|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 11    ; 0              ; 4            ; 0              ; 7      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 696   ; 0              ; 0            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux_006                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 102   ; 1              ; 2            ; 1              ; 100    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 102   ; 1              ; 2            ; 1              ; 100    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 102   ; 1              ; 2            ; 1              ; 100    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 102   ; 1              ; 2            ; 1              ; 100    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 102   ; 1              ; 2            ; 1              ; 100    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 102   ; 1              ; 2            ; 1              ; 100    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 102   ; 1              ; 2            ; 1              ; 100    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux_006                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 102   ; 0              ; 2            ; 0              ; 100    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 102   ; 0              ; 2            ; 0              ; 100    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 102   ; 0              ; 2            ; 0              ; 100    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 102   ; 0              ; 2            ; 0              ; 100    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 102   ; 0              ; 2            ; 0              ; 100    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 102   ; 0              ; 2            ; 0              ; 100    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 102   ; 0              ; 2            ; 0              ; 100    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 114   ; 49             ; 2            ; 49             ; 694    ; 49              ; 49            ; 49              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|kernel_cntrl_m0_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 202   ; 0              ; 0            ; 0              ; 206    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_007|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0     ; 7              ; 0            ; 7              ; 7      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_007                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 95    ; 0              ; 2            ; 0              ; 100    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_006|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0     ; 7              ; 0            ; 7              ; 7      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_006                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 95    ; 0              ; 2            ; 0              ; 100    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_005|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0     ; 7              ; 0            ; 7              ; 7      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 95    ; 0              ; 2            ; 0              ; 100    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_004|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0     ; 7              ; 0            ; 7              ; 7      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 131   ; 0              ; 2            ; 0              ; 136    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_003|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0     ; 7              ; 0            ; 7              ; 7      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 131   ; 0              ; 2            ; 0              ; 136    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_002|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0     ; 7              ; 0            ; 7              ; 7      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 131   ; 0              ; 2            ; 0              ; 136    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_001|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0     ; 7              ; 0            ; 7              ; 7      ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 95    ; 0              ; 2            ; 0              ; 100    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 10             ; 0            ; 10             ; 10     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 95    ; 0              ; 5            ; 0              ; 100    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|irq_ena_0_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 135   ; 39             ; 0            ; 39             ; 94     ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|irq_ena_0_s_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 29    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|irq_ena_0_s_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 270   ; 39             ; 44           ; 39             ; 280    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|version_id_0_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 135   ; 39             ; 0            ; 39             ; 94     ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|version_id_0_s_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 29    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|version_id_0_s_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 270   ; 39             ; 44           ; 39             ; 280    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|mem_org_mode_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 135   ; 39             ; 0            ; 39             ; 94     ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|mem_org_mode_s_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 29    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|mem_org_mode_s_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 270   ; 39             ; 44           ; 39             ; 280    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 171   ; 39             ; 0            ; 39             ; 130    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 29    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 406   ; 72             ; 76           ; 72             ; 421    ; 72              ; 72            ; 72              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 171   ; 39             ; 0            ; 39             ; 130    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 29    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 406   ; 72             ; 76           ; 72             ; 421    ; 72              ; 72            ; 72              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 111   ; 41             ; 0            ; 41             ; 68     ; 41              ; 41            ; 41              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 171   ; 39             ; 0            ; 39             ; 130    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 29    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 406   ; 72             ; 76           ; 72             ; 421    ; 72              ; 72            ; 72              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_windowed_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 79    ; 41             ; 0            ; 41             ; 36     ; 41              ; 41            ; 41              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_windowed_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 135   ; 39             ; 0            ; 39             ; 94     ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_windowed_slave_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 29    ; 1              ; 0            ; 1              ; 27     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_windowed_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 270   ; 39             ; 44           ; 39             ; 280    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|kernel_cntrl_m0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 159   ; 36             ; 64           ; 36             ; 127    ; 36              ; 36            ; 36              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|irq_ena_0_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 97    ; 5              ; 13           ; 5              ; 72     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|version_id_0_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 97    ; 6              ; 13           ; 6              ; 35     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|mem_org_mode_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 97    ; 5              ; 13           ; 5              ; 68     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 166   ; 5              ; 13           ; 5              ; 140    ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 166   ; 7              ; 5            ; 7              ; 151    ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 166   ; 6              ; 13           ; 6              ; 140    ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_windowed_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 97    ; 4              ; 4            ; 4              ; 83     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|kernel_cntrl_m0_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 98    ; 10             ; 2            ; 10             ; 91     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 384   ; 0              ; 0            ; 0              ; 389    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|avalon_st_adapter|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 70    ; 1              ; 2            ; 1              ; 69     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 70    ; 0              ; 0            ; 0              ; 69     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 147   ; 3              ; 2            ; 3              ; 106    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_cmd_width_adapter|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 45    ; 4              ; 0            ; 4              ; 38     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 111   ; 12             ; 0            ; 12             ; 142    ; 12              ; 12            ; 12              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 108   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 108   ; 1              ; 2            ; 1              ; 106    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 108   ; 0              ; 2            ; 0              ; 106    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 108   ; 1              ; 2            ; 1              ; 106    ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|router_001|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 0     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|router_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 143   ; 0              ; 2            ; 0              ; 142    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|router|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 0     ; 2              ; 0            ; 2              ; 2      ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 107   ; 2              ; 3            ; 2              ; 106    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 183   ; 39             ; 0            ; 39             ; 142    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 45    ; 1              ; 0            ; 1              ; 43     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 424   ; 72             ; 70           ; 72             ; 461    ; 72              ; 72            ; 72              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|address_span_extender_0_expanded_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 181   ; 32             ; 70           ; 32             ; 139    ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 182   ; 4              ; 0            ; 4              ; 172    ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|address_span_extender_0_expanded_master_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 114   ; 11             ; 2            ; 11             ; 107    ; 11              ; 11            ; 11              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 138   ; 0              ; 0            ; 0              ; 140    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|irq_ena_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 41    ; 32             ; 36           ; 32             ; 34     ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|reset_controller_sw|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|reset_controller_sw|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|reset_controller_sw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 33    ; 30             ; 0            ; 30             ; 1      ; 30              ; 30            ; 30              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|version_id_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 3     ; 32             ; 3            ; 32             ; 32     ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|irq_bridge_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 3     ; 0              ; 2            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|mem_org_mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 36    ; 1              ; 31           ; 1              ; 6      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|kernel_cntrl                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 92    ; 2              ; 0            ; 2              ; 88     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|sw_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 76    ; 0              ; 73           ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|address_span_extender_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 160   ; 3              ; 47           ; 3              ; 167    ; 3               ; 3             ; 3               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|kernel_cra                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 176   ; 2              ; 0            ; 2              ; 172    ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|sys_description_rom|the_altsyncram|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 84    ; 0              ; 0            ; 0              ; 64     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface|sys_description_rom                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 89    ; 1              ; 1            ; 1              ; 64     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_interface                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 125   ; 0              ; 0            ; 0              ; 145    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|rst_controller_002|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|rst_controller_002|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 33    ; 31             ; 0            ; 31             ; 2      ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|rst_controller_001|alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 2     ; 1              ; 0            ; 1              ; 1      ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|rst_controller_001|alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 2     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 33    ; 31             ; 0            ; 31             ; 1      ; 31              ; 31            ; 31              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 32    ; 30             ; 0            ; 30             ; 1      ; 30              ; 30            ; 30              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_004|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_003|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_002|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_001|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter|error_adapter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 38    ; 1              ; 2            ; 1              ; 37     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 38    ; 0              ; 0            ; 0              ; 37     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|read_crosser|sync[3].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|read_crosser|sync[2].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|read_crosser|sync[1].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|read_crosser|sync[0].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|read_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|write_crosser|sync[3].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|write_crosser|sync[2].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|write_crosser|sync[1].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|write_crosser|sync[0].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|write_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 170   ; 72             ; 0            ; 72             ; 94     ; 72              ; 72            ; 72              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|read_crosser|sync[3].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|read_crosser|sync[2].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|read_crosser|sync[1].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|read_crosser|sync[0].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|read_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|write_crosser|sync[3].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|write_crosser|sync[2].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|write_crosser|sync[1].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|write_crosser|sync[0].u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 3     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|write_crosser                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 6     ; 0              ; 0            ; 0              ; 4      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 170   ; 72             ; 0            ; 72             ; 94     ; 72              ; 72            ; 72              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_mux|arb|adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 20    ; 10             ; 0            ; 10             ; 10     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_mux|arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 9     ; 0              ; 4            ; 0              ; 5      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 468   ; 0              ; 0            ; 0              ; 98     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_demux_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 96    ; 1              ; 2            ; 1              ; 94     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_demux_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 96    ; 1              ; 2            ; 1              ; 94     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_demux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 96    ; 1              ; 2            ; 1              ; 94     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 96    ; 1              ; 2            ; 1              ; 94     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 96    ; 1              ; 2            ; 1              ; 94     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 96    ; 0              ; 2            ; 0              ; 94     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|cmd_mux_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 96    ; 0              ; 2            ; 0              ; 94     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 96    ; 0              ; 2            ; 0              ; 94     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 96    ; 0              ; 2            ; 0              ; 94     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 96    ; 0              ; 2            ; 0              ; 94     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 104   ; 25             ; 2            ; 25             ; 466    ; 25              ; 25            ; 25              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|ctrl_m0_limiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 190   ; 0              ; 0            ; 0              ; 192    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_005|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 5              ; 0            ; 5              ; 5      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_005                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 91    ; 0              ; 2            ; 0              ; 94     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_004|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 5              ; 0            ; 5              ; 5      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_004                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 91    ; 0              ; 2            ; 0              ; 94     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_003|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 5              ; 0            ; 5              ; 5      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_003                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 91    ; 0              ; 2            ; 0              ; 94     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_002|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 5              ; 0            ; 5              ; 5      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 91    ; 0              ; 2            ; 0              ; 94     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_001|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 0     ; 5              ; 0            ; 5              ; 5      ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 91    ; 0              ; 2            ; 0              ; 94     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router|the_default_decode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 0     ; 8              ; 0            ; 8              ; 8      ; 8               ; 8             ; 8               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 91    ; 0              ; 5            ; 0              ; 94     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|version_id_0_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 131   ; 39             ; 0            ; 39             ; 90     ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|version_id_0_s_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 25    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|version_id_0_s_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 260   ; 39             ; 42           ; 39             ; 269    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_lock_avs_0_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 131   ; 39             ; 0            ; 39             ; 90     ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_lock_avs_0_s_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 25    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_lock_avs_0_s_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 260   ; 39             ; 42           ; 39             ; 269    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_sw_reset_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 131   ; 39             ; 0            ; 39             ; 90     ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_sw_reset_s_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 25    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_sw_reset_s_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 260   ; 39             ; 42           ; 39             ; 269    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|counter_s_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 79    ; 41             ; 0            ; 41             ; 36     ; 41              ; 41            ; 41              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|counter_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 131   ; 39             ; 0            ; 39             ; 90     ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|counter_s_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 25    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|counter_s_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 260   ; 39             ; 42           ; 39             ; 269    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_rom_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 131   ; 39             ; 0            ; 39             ; 90     ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_rom_s1_agent|uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 25    ; 1              ; 0            ; 1              ; 23     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_rom_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 260   ; 39             ; 42           ; 39             ; 269    ; 39              ; 39            ; 39              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|ctrl_m0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 150   ; 35             ; 62           ; 35             ; 123    ; 35              ; 35            ; 35              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|version_id_0_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 94    ; 6              ; 10           ; 6              ; 35     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_lock_avs_0_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 94    ; 6              ; 10           ; 6              ; 35     ; 6               ; 6             ; 6               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_sw_reset_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 94    ; 5              ; 10           ; 5              ; 72     ; 5               ; 5             ; 5               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|counter_s_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 94    ; 4              ; 9            ; 4              ; 74     ; 4               ; 4             ; 4               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_rom_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 94    ; 7              ; 3            ; 7              ; 82     ; 7               ; 7             ; 7               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|ctrl_m0_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 95    ; 10             ; 2            ; 10             ; 88     ; 10              ; 10            ; 10              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 218   ; 0              ; 0            ; 0              ; 162    ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|pll_rom|the_altsyncram|auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 47    ; 0              ; 0            ; 0              ; 32     ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|pll_rom                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 52    ; 1              ; 1            ; 1              ; 32     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|version_id_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 3     ; 32             ; 3            ; 32             ; 32     ; 32              ; 32            ; 32              ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|pll_lock_avs_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 4     ; 0              ; 2            ; 0              ; 2      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|pll_sw_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 40    ; 0              ; 37           ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|ctrl                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 89    ; 2              ; 2            ; 2              ; 85     ; 2               ; 2             ; 2               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|global_routing_kernel_clk2x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|global_routing_kernel_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 1     ; 0              ; 0            ; 0              ; 1      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|counter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 43    ; 1              ; 39           ; 1              ; 34     ; 1               ; 1             ; 1               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk|kernel_pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 2     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface|acl_kernel_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 3     ; 0              ; 0            ; 0              ; 3      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system|acl_iface                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0     ; 0              ; 0            ; 0              ; 0      ; 0               ; 0             ; 0               ; 0     ; 0              ; 0            ; 0                ; 0                 ;
; the_system                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 13    ; 0              ; 0            ; 0              ; 42     ; 0               ; 0             ; 0               ; 57    ; 0              ; 0            ; 0                ; 0                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+
