{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663878259465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663878259466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 16:24:19 2022 " "Processing started: Thu Sep 22 16:24:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663878259466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663878259466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vhdl2_AntoinePhan_JakobRylo -c vhdl2_AntoinePhan_JakobRylo " "Command: quartus_map --read_settings_files=on --write_settings_files=off vhdl2_AntoinePhan_JakobRylo -c vhdl2_AntoinePhan_JakobRylo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663878259466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663878259920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoinephan_jakobrylo_comp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file antoinephan_jakobrylo_comp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AntoinePhan_JakobRylo_comp " "Found entity 1: AntoinePhan_JakobRylo_comp" {  } { { "AntoinePhan_JakobRylo_comp.bdf" "" { Schematic "P:/ECSE222-VHDL/Lab2/VHDL2/AntoinePhan_JakobRylo_comp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663878266205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663878266205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoinephan_jakobrylo_mux2to1_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoinephan_jakobrylo_mux2to1_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antoinephan_jakobrylo_MUX2to1_struct-structural " "Found design unit 1: antoinephan_jakobrylo_MUX2to1_struct-structural" {  } { { "AntoinePhan_JakobRylo_MUX2to1_structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab2/VHDL2/AntoinePhan_JakobRylo_MUX2to1_structural.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663878266520 ""} { "Info" "ISGN_ENTITY_NAME" "1 antoinephan_jakobrylo_MUX2to1_structural " "Found entity 1: antoinephan_jakobrylo_MUX2to1_structural" {  } { { "AntoinePhan_JakobRylo_MUX2to1_structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab2/VHDL2/AntoinePhan_JakobRylo_MUX2to1_structural.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663878266520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663878266520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antoinephan_jakobrylo_mux2to1_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antoinephan_jakobrylo_mux2to1_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antoinephan_jakobrylo_MUX2to1_struct-behavior " "Found design unit 1: antoinephan_jakobrylo_MUX2to1_struct-behavior" {  } { { "AntoinePhan_JakobRylo_MUX2to1_behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab2/VHDL2/AntoinePhan_JakobRylo_MUX2to1_behavioral.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663878266525 ""} { "Info" "ISGN_ENTITY_NAME" "1 antoinephan_jakobrylo_MUX2to1_behavioral " "Found entity 1: antoinephan_jakobrylo_MUX2to1_behavioral" {  } { { "AntoinePhan_JakobRylo_MUX2to1_behavioral.vhd" "" { Text "P:/ECSE222-VHDL/Lab2/VHDL2/AntoinePhan_JakobRylo_MUX2to1_behavioral.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663878266525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663878266525 ""}
{ "Error" "EVRFX_VHDL_UNCOMPILED_ENTITY" "antoinephan_jakobrylo_MUX2to1_struct AntoinePhan_JakobRylo_MUX2to1_structural.vhd(11) " "VHDL error at AntoinePhan_JakobRylo_MUX2to1_structural.vhd(11): entity \"antoinephan_jakobrylo_MUX2to1_struct\" is used but not declared" {  } { { "AntoinePhan_JakobRylo_MUX2to1_structural.vhd" "" { Text "P:/ECSE222-VHDL/Lab2/VHDL2/AntoinePhan_JakobRylo_MUX2to1_structural.vhd" 11 0 0 } }  } 0 10334 "VHDL error at %2!s!: entity \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1663878266535 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5031 " "Peak virtual memory: 5031 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663878267365 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 22 16:24:27 2022 " "Processing ended: Thu Sep 22 16:24:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663878267365 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663878267365 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663878267365 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663878267365 ""}
