<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32670 Peripheral Driver API: pwrseq_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32670 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32670</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('pwrseq__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">pwrseq_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="pwrseq__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Analog Devices, Inc.),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32670_INCLUDE_PWRSEQ_REGS_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32670_INCLUDE_PWRSEQ_REGS_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#af888e712772d38e0435de7296365e579">   77</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#af888e712772d38e0435de7296365e579">lpcn</a>;                 </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a9c0479fb0841c945e045251f39489958">   78</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a9c0479fb0841c945e045251f39489958">lpwkst0</a>;              </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a97f282caf7d5e2e5915beeb9c503c65d">   79</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a97f282caf7d5e2e5915beeb9c503c65d">lpwken0</a>;              </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#af424cdcc2f16dc202d60854373e9c114">   80</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#af424cdcc2f16dc202d60854373e9c114">lpwkst1</a>;              </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#aa98efb241bc464987d610087c2f162cf">   81</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#aa98efb241bc464987d610087c2f162cf">lpwken1</a>;              </div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    __R  uint32_t rsv_0x14_0x2f[7];</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#aacc89f3a8f77abefd83b5c1d2f785153">   83</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#aacc89f3a8f77abefd83b5c1d2f785153">lppwkst</a>;              </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#aaa59ede1c2a52cc9d9e7515c73289a6d">   84</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#aaa59ede1c2a52cc9d9e7515c73289a6d">lppwken</a>;              </div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    __R  uint32_t rsv_0x38_0x3f[2];</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#ae172155029f5978c0e1ac48d015b233a">   86</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#ae172155029f5978c0e1ac48d015b233a">lpmemsd</a>;              </div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    __R  uint32_t rsv_0x44;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a5f63f9fd8fbf27b12bb557d118c99826">   88</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a5f63f9fd8fbf27b12bb557d118c99826">gp0</a>;                  </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#aaa427340367c41c7ebfe1256fa3acdd8">   89</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#aaa427340367c41c7ebfe1256fa3acdd8">gp1</a>;                  </div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;} <a class="code" href="group__pwrseq__registers.html#structmxc__pwrseq__regs__t">mxc_pwrseq_regs_t</a>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/* Register offsets for module PWRSEQ */</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gaf8c2b11606fbb27db53a94550588c114">   99</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPCN                  ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga983fffe86f6bf2507240984507b0eedf">  100</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKST0               ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga9d02050422bbde2399a294d16e379ecd">  101</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKEN0               ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga6fd3ae151d4daab6523e20e240182b94">  102</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKST1               ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gaeab920c7ff9518b03f53fe72ef503782">  103</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKEN1               ((uint32_t)0x00000010UL) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga55f2793d6f6d3eacd12a337112403264">  104</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPPWKST               ((uint32_t)0x00000030UL) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga32b29b6da2cf9682136d62ee1b9fdc4e">  105</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPPWKEN               ((uint32_t)0x00000034UL) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gab9037c3f57d36953a518da17d47f29f6">  106</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPMEMSD               ((uint32_t)0x00000040UL) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga14e99d4c86634a9609cb98d4940cf84c">  107</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_GP0                   ((uint32_t)0x00000048UL) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gaa38ae45d494882073cf9218e44fb2af4">  108</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_GP1                   ((uint32_t)0x0000004CUL) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gad194d7245a82d50fefd1e3d635180420">  117</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAM0RET_EN_POS               0 </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaf2f2644b6c291b3ee19dd27ad9f5b1bb">  118</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAM0RET_EN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAM0RET_EN_POS)) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga0601a58b9375c19c47a066e068a49bab">  120</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAM1RET_EN_POS               1 </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga7d4b71f4b38aed958febb640a9f2a212">  121</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAM1RET_EN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAM1RET_EN_POS)) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gad082be34b8006d196ca9b52be5558fb4">  123</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAM2RET_EN_POS               2 </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga119c17fcd558d3af0f12591ac7779fd2">  124</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAM2RET_EN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAM2RET_EN_POS)) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga724cdb4203a473071a7d2de078a6742e">  126</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAM3RET_EN_POS               3 </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gae6e9872995a95b48cf1b992446c410ff">  127</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAM3RET_EN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAM3RET_EN_POS)) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga411c4daefb36a07ba8161c5665a6596b">  129</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_OVR_POS                      4 </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga361f0404d31a4d0ba9d81d9a76db401d">  130</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_OVR                          ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_LPCN_OVR_POS)) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaf0661a8a4ab2d239da09fdef4bd53f2d">  131</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_LPCN_OVR_0_9V                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaca87c53fefb8cf5d93dc114639486405">  132</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_LPCN_OVR_0_9V                     (MXC_V_PWRSEQ_LPCN_OVR_0_9V &lt;&lt; MXC_F_PWRSEQ_LPCN_OVR_POS) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga81c749a99d96dc02e459885332f34b79">  133</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_LPCN_OVR_1_0V                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga9a849614c9f2a0c4ae9fab206c460566">  134</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_LPCN_OVR_1_0V                     (MXC_V_PWRSEQ_LPCN_OVR_1_0V &lt;&lt; MXC_F_PWRSEQ_LPCN_OVR_POS) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga33c838e203fc2d4acd53891143b9a9ae">  135</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_LPCN_OVR_1_1V                     ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gabb0f3426b25c64e590469d786cb5c9b0">  136</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_LPCN_OVR_1_1V                     (MXC_V_PWRSEQ_LPCN_OVR_1_1V &lt;&lt; MXC_F_PWRSEQ_LPCN_OVR_POS) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga2d528a54c8ad177e844b96c6ea72437a">  138</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VCORE_DET_BYPASS_POS         6 </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga73ae6b4d08ca8bfabc843d557209255c">  139</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VCORE_DET_BYPASS             ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VCORE_DET_BYPASS_POS)) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga8300ea5aa84edf334585372357227d47">  141</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RETREG_EN_POS                8 </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gae1c516d037999efa01302c6597f6bea6">  142</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RETREG_EN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RETREG_EN_POS)) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gab308c549effbe8321b32aa2836b1c4fd">  144</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_STORAGE_EN_POS               9 </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga84fd4eb65addd5ed20337d52b6483955">  145</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_STORAGE_EN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_STORAGE_EN_POS)) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga8cffc0a6d0092ea92ca232dfa3a47995">  147</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_FASTWK_EN_POS                10 </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga21266fa15998b15fcd6a960d0210a876">  148</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_FASTWK_EN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_FASTWK_EN_POS)) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga34595f76712920d61cb5a46e5fb110a5">  150</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_BG_DIS_POS                   11 </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga92361801bfce41b2a9e7cdb68488deb4">  151</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_BG_DIS                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_BG_DIS_POS)) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga93afbfbfe61eebca8c5346637938506f">  153</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VCOREPOR_DIS_POS             12 </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga8debfc2fcb837e327a7535c89ad9b76a">  154</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VCOREPOR_DIS                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VCOREPOR_DIS_POS)) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga05e1e00471027db33b1dbc421171c8fc">  156</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_LDO_DIS_POS                  16 </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga67fd8573143794dcd936d340c2aaeca5">  157</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_LDO_DIS                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_LDO_DIS_POS)) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga467c07af1e1589d26aa5593bdf64e750">  159</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VCORE_EXT_POS                17 </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga5e0687aadf6be1bcedc0693957edd4c7">  160</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VCORE_EXT                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VCORE_EXT_POS)) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gae458581f0a2a38bbdf0d2aaef1060760">  162</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VCOREMON_DIS_POS             20 </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gad947da4c448e43c632ee9526c7978b7a">  163</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VCOREMON_DIS                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VCOREMON_DIS_POS)) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga93e535cebff77410a249e306b12e08f9">  165</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VDDAMON_DIS_POS              22 </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga7499a6e80a073a3c5657d150d6554393">  166</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VDDAMON_DIS                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VDDAMON_DIS_POS)) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga102f6069ecc05bcd797bbaeb2a9ad2a9">  168</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_PORVDDMON_DIS_POS            25 </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga60c723c66dfda5d02a4784ca10683e3b">  169</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_PORVDDMON_DIS                ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_PORVDDMON_DIS_POS)) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga216fa9d706143ed7ccea704c0a4323e5">  171</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_INRO_EN_POS                  28 </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga30017f90e76f74b883ae9ea80a93342b">  172</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_INRO_EN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_INRO_EN_POS)) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga71a06534102abf718eaa98f379ac0832">  174</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_ERTCO_EN_POS                 29 </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gac922896685bcc3c2f2c0dbc86a6dd76f">  175</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_ERTCO_EN                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_ERTCO_EN_POS)) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga43703711ea2a2aa66534683ee1b37f55">  177</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_ERTCO_PD_POS                 31 </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga0ffac0fb6f0c73df9721444151ff7540">  178</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_ERTCO_PD                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_ERTCO_PD_POS)) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t0.html#ga0e7f710a3af953160eca1aba45bd36b7">  189</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST0_ST_POS                    0 </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t0.html#gafaf46731f0f81609a1e66786d99fb8a7">  190</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST0_ST                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPWKST0_ST_POS)) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n0.html#gae3dddf4b272ff8029b3e616294572110">  201</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN0_EN_POS                    0 </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n0.html#gaa1320738c85d4e4052d3af093a707e1d">  202</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN0_EN                        ((uint32_t)(0x7FFFFFFFUL &lt;&lt; MXC_F_PWRSEQ_LPWKEN0_EN_POS)) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_s_t.html#ga8a2ced64753bc685b260ed9a03e1b3d2">  212</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKST_LPTMR0_POS                0 </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_s_t.html#ga92d4bf142ce5c0aa821328a4ff0067be">  213</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKST_LPTMR0                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWKST_LPTMR0_POS)) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_s_t.html#ga40f2dbed6f3aab5933d24893f2437d94">  215</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKST_LPTMR1_POS                1 </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_s_t.html#ga93d507e9e501a61f5acdfd07c09eb706">  216</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKST_LPTMR1                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWKST_LPTMR1_POS)) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_s_t.html#ga58a9366afa1702c3135bb2564d5a6ea2">  218</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKST_LPUART0_POS               2 </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_s_t.html#ga7e4ded2c63cf077fa4d19ec16463e9c8">  219</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKST_LPUART0                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWKST_LPUART0_POS)) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_e_n.html#ga322db5f06df22ae264c9a07cf9e187b7">  229</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKEN_LPTMR0_POS                0 </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_e_n.html#ga60fed965ec039ce15f410d91d45f2ae5">  230</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKEN_LPTMR0                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWKEN_LPTMR0_POS)) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_e_n.html#ga30b9fb77df3802087c87f0521405acaa">  232</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKEN_LPTMR1_POS                1 </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_e_n.html#ga0b889faebd60032369c911024d1ef2ba">  233</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKEN_LPTMR1                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWKEN_LPTMR1_POS)) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_e_n.html#ga8e01fa800d7a7f01db2e791a69a580ff">  235</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKEN_LPUART0_POS               2 </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_e_n.html#gac46042e3b3297ebdd3d96ee171dcced1">  236</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKEN_LPUART0                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWKEN_LPUART0_POS)) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga3b457760b51397d25fe180d70f66f1dd">  246</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM0_POS                  0 </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gaf8cc6b0700deba095ece1a68ab246003">  247</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM0                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_RAM0_POS)) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gacb3feb84f123bada1e894cae02ab6f9e">  249</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM1_POS                  1 </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gac66371873e71ddceac5e8f307beb6cc2">  250</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM1                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_RAM1_POS)) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga64ad797b77df8a01808e377f6a59987f">  252</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM2_POS                  2 </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga30e0fadcd1eb47877007757d227b8fe3">  253</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM2                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_RAM2_POS)) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gab6fdf7a02607976705340377171f1563">  255</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM3_POS                  3 </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gada1b3ae54f8beef07ec5969859bd6967">  256</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM3                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_RAM3_POS)) </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;}</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32670_INCLUDE_PWRSEQ_REGS_H_</span></div><div class="ttc" id="group__pwrseq__registers_html_aaa427340367c41c7ebfe1256fa3acdd8"><div class="ttname"><a href="group__pwrseq__registers.html#aaa427340367c41c7ebfe1256fa3acdd8">mxc_pwrseq_regs_t::gp1</a></div><div class="ttdeci">__IO uint32_t gp1</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:89</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a97f282caf7d5e2e5915beeb9c503c65d"><div class="ttname"><a href="group__pwrseq__registers.html#a97f282caf7d5e2e5915beeb9c503c65d">mxc_pwrseq_regs_t::lpwken0</a></div><div class="ttdeci">__IO uint32_t lpwken0</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:79</div></div>
<div class="ttc" id="group__pwrseq__registers_html_aaa59ede1c2a52cc9d9e7515c73289a6d"><div class="ttname"><a href="group__pwrseq__registers.html#aaa59ede1c2a52cc9d9e7515c73289a6d">mxc_pwrseq_regs_t::lppwken</a></div><div class="ttdeci">__IO uint32_t lppwken</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:84</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a5f63f9fd8fbf27b12bb557d118c99826"><div class="ttname"><a href="group__pwrseq__registers.html#a5f63f9fd8fbf27b12bb557d118c99826">mxc_pwrseq_regs_t::gp0</a></div><div class="ttdeci">__IO uint32_t gp0</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:88</div></div>
<div class="ttc" id="group__pwrseq__registers_html_aacc89f3a8f77abefd83b5c1d2f785153"><div class="ttname"><a href="group__pwrseq__registers.html#aacc89f3a8f77abefd83b5c1d2f785153">mxc_pwrseq_regs_t::lppwkst</a></div><div class="ttdeci">__IO uint32_t lppwkst</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:83</div></div>
<div class="ttc" id="group__pwrseq__registers_html_structmxc__pwrseq__regs__t"><div class="ttname"><a href="group__pwrseq__registers.html#structmxc__pwrseq__regs__t">mxc_pwrseq_regs_t</a></div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:76</div></div>
<div class="ttc" id="group__pwrseq__registers_html_af424cdcc2f16dc202d60854373e9c114"><div class="ttname"><a href="group__pwrseq__registers.html#af424cdcc2f16dc202d60854373e9c114">mxc_pwrseq_regs_t::lpwkst1</a></div><div class="ttdeci">__IO uint32_t lpwkst1</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:80</div></div>
<div class="ttc" id="group__pwrseq__registers_html_af888e712772d38e0435de7296365e579"><div class="ttname"><a href="group__pwrseq__registers.html#af888e712772d38e0435de7296365e579">mxc_pwrseq_regs_t::lpcn</a></div><div class="ttdeci">__IO uint32_t lpcn</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:77</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a9c0479fb0841c945e045251f39489958"><div class="ttname"><a href="group__pwrseq__registers.html#a9c0479fb0841c945e045251f39489958">mxc_pwrseq_regs_t::lpwkst0</a></div><div class="ttdeci">__IO uint32_t lpwkst0</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:78</div></div>
<div class="ttc" id="group__pwrseq__registers_html_ae172155029f5978c0e1ac48d015b233a"><div class="ttname"><a href="group__pwrseq__registers.html#ae172155029f5978c0e1ac48d015b233a">mxc_pwrseq_regs_t::lpmemsd</a></div><div class="ttdeci">__IO uint32_t lpmemsd</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:86</div></div>
<div class="ttc" id="group__pwrseq__registers_html_aa98efb241bc464987d610087c2f162cf"><div class="ttname"><a href="group__pwrseq__registers.html#aa98efb241bc464987d610087c2f162cf">mxc_pwrseq_regs_t::lpwken1</a></div><div class="ttdeci">__IO uint32_t lpwken1</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:81</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_73a31b9fdba509fdc730065a6bf6e128.html">MAX32670</a></li><li class="navelem"><a class="el" href="dir_f8755449af120c259c1334f553e41284.html">Include</a></li><li class="navelem"><a class="el" href="pwrseq__regs_8h.html">pwrseq_regs.h</a></li>
    <li class="footer">Generated on Wed Oct 16 2024 16:54:02 for MAX32670 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
