// Seed: 2025439454
module module_0 (
    output wand id_0
);
  id_2(
      -1, 1, id_2 < 1
  );
  assign id_0 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd48,
    parameter id_9 = 32'd72
) (
    output tri id_0,
    input tri id_1,
    input wor _id_2[id_9 : id_2],
    input supply0 id_3["" : -1],
    input supply1 id_4,
    input tri1 id_5,
    output tri0 id_6,
    output wor id_7,
    input wor id_8,
    input wire _id_9,
    input wor id_10,
    input wand id_11
);
  logic [7:0][1] id_13;
  logic id_14;
  ;
  module_0 modCall_1 (id_7);
  assign modCall_1.id_0 = 0;
endmodule
