ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM1_Init:
  28              	.LFB123:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  30:Core/Src/tim.c **** 
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 2


  31:Core/Src/tim.c **** /* TIM1 init function */
  32:Core/Src/tim.c **** void MX_TIM1_Init(void)
  33:Core/Src/tim.c **** {
  29              		.loc 1 33 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 8CB0     		sub	sp, sp, #48
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  41              		.loc 1 39 3 view .LVU1
  42              		.loc 1 39 27 is_stmt 0 view .LVU2
  43 0004 03AC     		add	r4, sp, #12
  44 0006 2422     		movs	r2, #36
  45 0008 0021     		movs	r1, #0
  46 000a 2046     		mov	r0, r4
  47 000c FFF7FEFF 		bl	memset
  48              	.LVL0:
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  49              		.loc 1 40 3 is_stmt 1 view .LVU3
  50              		.loc 1 40 27 is_stmt 0 view .LVU4
  51 0010 0023     		movs	r3, #0
  52 0012 0093     		str	r3, [sp]
  53 0014 0193     		str	r3, [sp, #4]
  54 0016 0293     		str	r3, [sp, #8]
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  45:Core/Src/tim.c ****   htim1.Instance = TIM1;
  55              		.loc 1 45 3 is_stmt 1 view .LVU5
  56              		.loc 1 45 18 is_stmt 0 view .LVU6
  57 0018 1248     		ldr	r0, .L7
  58 001a 134A     		ldr	r2, .L7+4
  59 001c 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  60              		.loc 1 46 3 is_stmt 1 view .LVU7
  61              		.loc 1 46 24 is_stmt 0 view .LVU8
  62 001e 4360     		str	r3, [r0, #4]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  63              		.loc 1 47 3 is_stmt 1 view .LVU9
  64              		.loc 1 47 26 is_stmt 0 view .LVU10
  65 0020 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  66              		.loc 1 48 3 is_stmt 1 view .LVU11
  67              		.loc 1 48 21 is_stmt 0 view .LVU12
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 3


  68 0022 4FF6FF72 		movw	r2, #65535
  69 0026 C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  70              		.loc 1 49 3 is_stmt 1 view .LVU13
  71              		.loc 1 49 28 is_stmt 0 view .LVU14
  72 0028 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  73              		.loc 1 50 3 is_stmt 1 view .LVU15
  74              		.loc 1 50 32 is_stmt 0 view .LVU16
  75 002a 4361     		str	r3, [r0, #20]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  76              		.loc 1 51 3 is_stmt 1 view .LVU17
  77              		.loc 1 51 32 is_stmt 0 view .LVU18
  78 002c 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  79              		.loc 1 52 3 is_stmt 1 view .LVU19
  80              		.loc 1 52 23 is_stmt 0 view .LVU20
  81 002e 0323     		movs	r3, #3
  82 0030 0393     		str	r3, [sp, #12]
  53:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  83              		.loc 1 53 3 is_stmt 1 view .LVU21
  54:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  84              		.loc 1 54 3 view .LVU22
  85              		.loc 1 54 24 is_stmt 0 view .LVU23
  86 0032 0123     		movs	r3, #1
  87 0034 0593     		str	r3, [sp, #20]
  55:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  88              		.loc 1 55 3 is_stmt 1 view .LVU24
  56:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  89              		.loc 1 56 3 view .LVU25
  57:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  90              		.loc 1 57 3 view .LVU26
  58:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  91              		.loc 1 58 3 view .LVU27
  92              		.loc 1 58 24 is_stmt 0 view .LVU28
  93 0036 0993     		str	r3, [sp, #36]
  59:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  94              		.loc 1 59 3 is_stmt 1 view .LVU29
  60:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  95              		.loc 1 60 3 view .LVU30
  61:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
  96              		.loc 1 61 3 view .LVU31
  97              		.loc 1 61 7 is_stmt 0 view .LVU32
  98 0038 2146     		mov	r1, r4
  99 003a FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 100              	.LVL1:
 101              		.loc 1 61 6 discriminator 1 view .LVU33
 102 003e 50B9     		cbnz	r0, .L5
 103              	.L2:
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 104              		.loc 1 65 3 is_stmt 1 view .LVU34
 105              		.loc 1 65 37 is_stmt 0 view .LVU35
 106 0040 0023     		movs	r3, #0
 107 0042 0093     		str	r3, [sp]
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 4


  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 108              		.loc 1 66 3 is_stmt 1 view .LVU36
 109              		.loc 1 66 38 is_stmt 0 view .LVU37
 110 0044 0193     		str	r3, [sp, #4]
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 111              		.loc 1 67 3 is_stmt 1 view .LVU38
 112              		.loc 1 67 33 is_stmt 0 view .LVU39
 113 0046 0293     		str	r3, [sp, #8]
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 114              		.loc 1 68 3 is_stmt 1 view .LVU40
 115              		.loc 1 68 7 is_stmt 0 view .LVU41
 116 0048 6946     		mov	r1, sp
 117 004a 0648     		ldr	r0, .L7
 118 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 119              	.LVL2:
 120              		.loc 1 68 6 discriminator 1 view .LVU42
 121 0050 20B9     		cbnz	r0, .L6
 122              	.L1:
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c **** }
 123              		.loc 1 76 1 view .LVU43
 124 0052 0CB0     		add	sp, sp, #48
 125              	.LCFI2:
 126              		.cfi_remember_state
 127              		.cfi_def_cfa_offset 8
 128              		@ sp needed
 129 0054 10BD     		pop	{r4, pc}
 130              	.L5:
 131              	.LCFI3:
 132              		.cfi_restore_state
  63:Core/Src/tim.c ****   }
 133              		.loc 1 63 5 is_stmt 1 view .LVU44
 134 0056 FFF7FEFF 		bl	Error_Handler
 135              	.LVL3:
 136 005a F1E7     		b	.L2
 137              	.L6:
  70:Core/Src/tim.c ****   }
 138              		.loc 1 70 5 view .LVU45
 139 005c FFF7FEFF 		bl	Error_Handler
 140              	.LVL4:
 141              		.loc 1 76 1 is_stmt 0 view .LVU46
 142 0060 F7E7     		b	.L1
 143              	.L8:
 144 0062 00BF     		.align	2
 145              	.L7:
 146 0064 00000000 		.word	htim1
 147 0068 002C0140 		.word	1073818624
 148              		.cfi_endproc
 149              	.LFE123:
 151              		.section	.text.MX_TIM6_Init,"ax",%progbits
 152              		.align	1
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 5


 153              		.global	MX_TIM6_Init
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 158              	MX_TIM6_Init:
 159              	.LFB125:
  77:Core/Src/tim.c **** /* TIM2 init function */
  78:Core/Src/tim.c **** void MX_TIM2_Init(void)
  79:Core/Src/tim.c **** {
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  86:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  91:Core/Src/tim.c ****   htim2.Instance = TIM2;
  92:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  93:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  94:Core/Src/tim.c ****   htim2.Init.Period = 3199;
  95:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  96:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  97:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  98:Core/Src/tim.c ****   {
  99:Core/Src/tim.c ****     Error_Handler();
 100:Core/Src/tim.c ****   }
 101:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 102:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 103:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 104:Core/Src/tim.c ****   {
 105:Core/Src/tim.c ****     Error_Handler();
 106:Core/Src/tim.c ****   }
 107:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 108:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 109:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 110:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 111:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 112:Core/Src/tim.c ****   {
 113:Core/Src/tim.c ****     Error_Handler();
 114:Core/Src/tim.c ****   }
 115:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 116:Core/Src/tim.c ****   {
 117:Core/Src/tim.c ****     Error_Handler();
 118:Core/Src/tim.c ****   }
 119:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 120:Core/Src/tim.c **** 
 121:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 122:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 123:Core/Src/tim.c **** 
 124:Core/Src/tim.c **** }
 125:Core/Src/tim.c **** /* TIM6 init function */
 126:Core/Src/tim.c **** void MX_TIM6_Init(void)
 127:Core/Src/tim.c **** {
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 6


 160              		.loc 1 127 1 is_stmt 1 view -0
 161              		.cfi_startproc
 162              		@ args = 0, pretend = 0, frame = 16
 163              		@ frame_needed = 0, uses_anonymous_args = 0
 164 0000 00B5     		push	{lr}
 165              	.LCFI4:
 166              		.cfi_def_cfa_offset 4
 167              		.cfi_offset 14, -4
 168 0002 85B0     		sub	sp, sp, #20
 169              	.LCFI5:
 170              		.cfi_def_cfa_offset 24
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
 132:Core/Src/tim.c **** 
 133:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 171              		.loc 1 133 3 view .LVU48
 172              		.loc 1 133 27 is_stmt 0 view .LVU49
 173 0004 0023     		movs	r3, #0
 174 0006 0193     		str	r3, [sp, #4]
 175 0008 0293     		str	r3, [sp, #8]
 176 000a 0393     		str	r3, [sp, #12]
 134:Core/Src/tim.c **** 
 135:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
 136:Core/Src/tim.c **** 
 137:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
 138:Core/Src/tim.c ****   htim6.Instance = TIM6;
 177              		.loc 1 138 3 is_stmt 1 view .LVU50
 178              		.loc 1 138 18 is_stmt 0 view .LVU51
 179 000c 0E48     		ldr	r0, .L15
 180 000e 0F4A     		ldr	r2, .L15+4
 181 0010 0260     		str	r2, [r0]
 139:Core/Src/tim.c ****   htim6.Init.Prescaler = 63;
 182              		.loc 1 139 3 is_stmt 1 view .LVU52
 183              		.loc 1 139 24 is_stmt 0 view .LVU53
 184 0012 3F22     		movs	r2, #63
 185 0014 4260     		str	r2, [r0, #4]
 140:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 186              		.loc 1 140 3 is_stmt 1 view .LVU54
 187              		.loc 1 140 26 is_stmt 0 view .LVU55
 188 0016 8360     		str	r3, [r0, #8]
 141:Core/Src/tim.c ****   htim6.Init.Period = 999;
 189              		.loc 1 141 3 is_stmt 1 view .LVU56
 190              		.loc 1 141 21 is_stmt 0 view .LVU57
 191 0018 40F2E732 		movw	r2, #999
 192 001c C260     		str	r2, [r0, #12]
 142:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 193              		.loc 1 142 3 is_stmt 1 view .LVU58
 194              		.loc 1 142 32 is_stmt 0 view .LVU59
 195 001e 8361     		str	r3, [r0, #24]
 143:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 196              		.loc 1 143 3 is_stmt 1 view .LVU60
 197              		.loc 1 143 7 is_stmt 0 view .LVU61
 198 0020 FFF7FEFF 		bl	HAL_TIM_Base_Init
 199              	.LVL5:
 200              		.loc 1 143 6 discriminator 1 view .LVU62
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 7


 201 0024 50B9     		cbnz	r0, .L13
 202              	.L10:
 144:Core/Src/tim.c ****   {
 145:Core/Src/tim.c ****     Error_Handler();
 146:Core/Src/tim.c ****   }
 147:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 203              		.loc 1 147 3 is_stmt 1 view .LVU63
 204              		.loc 1 147 37 is_stmt 0 view .LVU64
 205 0026 0023     		movs	r3, #0
 206 0028 0193     		str	r3, [sp, #4]
 148:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 207              		.loc 1 148 3 is_stmt 1 view .LVU65
 208              		.loc 1 148 33 is_stmt 0 view .LVU66
 209 002a 0393     		str	r3, [sp, #12]
 149:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 210              		.loc 1 149 3 is_stmt 1 view .LVU67
 211              		.loc 1 149 7 is_stmt 0 view .LVU68
 212 002c 01A9     		add	r1, sp, #4
 213 002e 0648     		ldr	r0, .L15
 214 0030 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 215              	.LVL6:
 216              		.loc 1 149 6 discriminator 1 view .LVU69
 217 0034 28B9     		cbnz	r0, .L14
 218              	.L9:
 150:Core/Src/tim.c ****   {
 151:Core/Src/tim.c ****     Error_Handler();
 152:Core/Src/tim.c ****   }
 153:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c **** }
 219              		.loc 1 157 1 view .LVU70
 220 0036 05B0     		add	sp, sp, #20
 221              	.LCFI6:
 222              		.cfi_remember_state
 223              		.cfi_def_cfa_offset 4
 224              		@ sp needed
 225 0038 5DF804FB 		ldr	pc, [sp], #4
 226              	.L13:
 227              	.LCFI7:
 228              		.cfi_restore_state
 145:Core/Src/tim.c ****   }
 229              		.loc 1 145 5 is_stmt 1 view .LVU71
 230 003c FFF7FEFF 		bl	Error_Handler
 231              	.LVL7:
 232 0040 F1E7     		b	.L10
 233              	.L14:
 151:Core/Src/tim.c ****   }
 234              		.loc 1 151 5 view .LVU72
 235 0042 FFF7FEFF 		bl	Error_Handler
 236              	.LVL8:
 237              		.loc 1 157 1 is_stmt 0 view .LVU73
 238 0046 F6E7     		b	.L9
 239              	.L16:
 240              		.align	2
 241              	.L15:
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 8


 242 0048 00000000 		.word	htim6
 243 004c 00100040 		.word	1073745920
 244              		.cfi_endproc
 245              	.LFE125:
 247              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 248              		.align	1
 249              		.global	HAL_TIM_Encoder_MspInit
 250              		.syntax unified
 251              		.thumb
 252              		.thumb_func
 254              	HAL_TIM_Encoder_MspInit:
 255              	.LVL9:
 256              	.LFB126:
 158:Core/Src/tim.c **** 
 159:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 160:Core/Src/tim.c **** {
 257              		.loc 1 160 1 is_stmt 1 view -0
 258              		.cfi_startproc
 259              		@ args = 0, pretend = 0, frame = 32
 260              		@ frame_needed = 0, uses_anonymous_args = 0
 261              		.loc 1 160 1 is_stmt 0 view .LVU75
 262 0000 00B5     		push	{lr}
 263              	.LCFI8:
 264              		.cfi_def_cfa_offset 4
 265              		.cfi_offset 14, -4
 266 0002 89B0     		sub	sp, sp, #36
 267              	.LCFI9:
 268              		.cfi_def_cfa_offset 40
 161:Core/Src/tim.c **** 
 162:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 269              		.loc 1 162 3 is_stmt 1 view .LVU76
 270              		.loc 1 162 20 is_stmt 0 view .LVU77
 271 0004 0023     		movs	r3, #0
 272 0006 0393     		str	r3, [sp, #12]
 273 0008 0493     		str	r3, [sp, #16]
 274 000a 0593     		str	r3, [sp, #20]
 275 000c 0693     		str	r3, [sp, #24]
 276 000e 0793     		str	r3, [sp, #28]
 163:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 277              		.loc 1 163 3 is_stmt 1 view .LVU78
 278              		.loc 1 163 23 is_stmt 0 view .LVU79
 279 0010 0268     		ldr	r2, [r0]
 280              		.loc 1 163 5 view .LVU80
 281 0012 134B     		ldr	r3, .L21
 282 0014 9A42     		cmp	r2, r3
 283 0016 02D0     		beq	.L20
 284              	.LVL10:
 285              	.L17:
 164:Core/Src/tim.c ****   {
 165:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 166:Core/Src/tim.c **** 
 167:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 168:Core/Src/tim.c ****     /* TIM1 clock enable */
 169:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 170:Core/Src/tim.c **** 
 171:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 172:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 9


 173:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 174:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 175:Core/Src/tim.c ****     */
 176:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 177:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 179:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 180:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 181:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 182:Core/Src/tim.c **** 
 183:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 184:Core/Src/tim.c **** 
 185:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 186:Core/Src/tim.c ****   }
 187:Core/Src/tim.c **** }
 286              		.loc 1 187 1 view .LVU81
 287 0018 09B0     		add	sp, sp, #36
 288              	.LCFI10:
 289              		.cfi_remember_state
 290              		.cfi_def_cfa_offset 4
 291              		@ sp needed
 292 001a 5DF804FB 		ldr	pc, [sp], #4
 293              	.LVL11:
 294              	.L20:
 295              	.LCFI11:
 296              		.cfi_restore_state
 169:Core/Src/tim.c **** 
 297              		.loc 1 169 5 is_stmt 1 view .LVU82
 298              	.LBB2:
 169:Core/Src/tim.c **** 
 299              		.loc 1 169 5 view .LVU83
 169:Core/Src/tim.c **** 
 300              		.loc 1 169 5 view .LVU84
 301 001e 03F56443 		add	r3, r3, #58368
 302 0022 9A69     		ldr	r2, [r3, #24]
 303 0024 42F40062 		orr	r2, r2, #2048
 304 0028 9A61     		str	r2, [r3, #24]
 169:Core/Src/tim.c **** 
 305              		.loc 1 169 5 view .LVU85
 306 002a 9A69     		ldr	r2, [r3, #24]
 307 002c 02F40062 		and	r2, r2, #2048
 308 0030 0192     		str	r2, [sp, #4]
 169:Core/Src/tim.c **** 
 309              		.loc 1 169 5 view .LVU86
 310 0032 019A     		ldr	r2, [sp, #4]
 311              	.LBE2:
 169:Core/Src/tim.c **** 
 312              		.loc 1 169 5 view .LVU87
 171:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 313              		.loc 1 171 5 view .LVU88
 314              	.LBB3:
 171:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 315              		.loc 1 171 5 view .LVU89
 171:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 316              		.loc 1 171 5 view .LVU90
 317 0034 5A69     		ldr	r2, [r3, #20]
 318 0036 42F40032 		orr	r2, r2, #131072
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 10


 319 003a 5A61     		str	r2, [r3, #20]
 171:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 320              		.loc 1 171 5 view .LVU91
 321 003c 5B69     		ldr	r3, [r3, #20]
 322 003e 03F40033 		and	r3, r3, #131072
 323 0042 0293     		str	r3, [sp, #8]
 171:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 324              		.loc 1 171 5 view .LVU92
 325 0044 029B     		ldr	r3, [sp, #8]
 326              	.LBE3:
 171:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 327              		.loc 1 171 5 view .LVU93
 176:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 328              		.loc 1 176 5 view .LVU94
 176:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 329              		.loc 1 176 25 is_stmt 0 view .LVU95
 330 0046 4FF44073 		mov	r3, #768
 331 004a 0393     		str	r3, [sp, #12]
 177:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 332              		.loc 1 177 5 is_stmt 1 view .LVU96
 177:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 333              		.loc 1 177 26 is_stmt 0 view .LVU97
 334 004c 0223     		movs	r3, #2
 335 004e 0493     		str	r3, [sp, #16]
 178:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 336              		.loc 1 178 5 is_stmt 1 view .LVU98
 179:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 337              		.loc 1 179 5 view .LVU99
 180:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 338              		.loc 1 180 5 view .LVU100
 180:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 339              		.loc 1 180 31 is_stmt 0 view .LVU101
 340 0050 0623     		movs	r3, #6
 341 0052 0793     		str	r3, [sp, #28]
 181:Core/Src/tim.c **** 
 342              		.loc 1 181 5 is_stmt 1 view .LVU102
 343 0054 03A9     		add	r1, sp, #12
 344 0056 4FF09040 		mov	r0, #1207959552
 345              	.LVL12:
 181:Core/Src/tim.c **** 
 346              		.loc 1 181 5 is_stmt 0 view .LVU103
 347 005a FFF7FEFF 		bl	HAL_GPIO_Init
 348              	.LVL13:
 349              		.loc 1 187 1 view .LVU104
 350 005e DBE7     		b	.L17
 351              	.L22:
 352              		.align	2
 353              	.L21:
 354 0060 002C0140 		.word	1073818624
 355              		.cfi_endproc
 356              	.LFE126:
 358              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 359              		.align	1
 360              		.global	HAL_TIM_PWM_MspInit
 361              		.syntax unified
 362              		.thumb
 363              		.thumb_func
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 11


 365              	HAL_TIM_PWM_MspInit:
 366              	.LVL14:
 367              	.LFB127:
 188:Core/Src/tim.c **** 
 189:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 190:Core/Src/tim.c **** {
 368              		.loc 1 190 1 is_stmt 1 view -0
 369              		.cfi_startproc
 370              		@ args = 0, pretend = 0, frame = 8
 371              		@ frame_needed = 0, uses_anonymous_args = 0
 372              		@ link register save eliminated.
 191:Core/Src/tim.c **** 
 192:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM2)
 373              		.loc 1 192 3 view .LVU106
 374              		.loc 1 192 19 is_stmt 0 view .LVU107
 375 0000 0368     		ldr	r3, [r0]
 376              		.loc 1 192 5 view .LVU108
 377 0002 B3F1804F 		cmp	r3, #1073741824
 378 0006 00D0     		beq	.L29
 379 0008 7047     		bx	lr
 380              	.L29:
 190:Core/Src/tim.c **** 
 381              		.loc 1 190 1 view .LVU109
 382 000a 82B0     		sub	sp, sp, #8
 383              	.LCFI12:
 384              		.cfi_def_cfa_offset 8
 193:Core/Src/tim.c ****   {
 194:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 195:Core/Src/tim.c **** 
 196:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 197:Core/Src/tim.c ****     /* TIM2 clock enable */
 198:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 385              		.loc 1 198 5 is_stmt 1 view .LVU110
 386              	.LBB4:
 387              		.loc 1 198 5 view .LVU111
 388              		.loc 1 198 5 view .LVU112
 389 000c 03F50433 		add	r3, r3, #135168
 390 0010 DA69     		ldr	r2, [r3, #28]
 391 0012 42F00102 		orr	r2, r2, #1
 392 0016 DA61     		str	r2, [r3, #28]
 393              		.loc 1 198 5 view .LVU113
 394 0018 DB69     		ldr	r3, [r3, #28]
 395 001a 03F00103 		and	r3, r3, #1
 396 001e 0193     		str	r3, [sp, #4]
 397              		.loc 1 198 5 view .LVU114
 398 0020 019B     		ldr	r3, [sp, #4]
 399              	.LBE4:
 400              		.loc 1 198 5 discriminator 1 view .LVU115
 199:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 200:Core/Src/tim.c **** 
 201:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 202:Core/Src/tim.c ****   }
 203:Core/Src/tim.c **** }
 401              		.loc 1 203 1 is_stmt 0 view .LVU116
 402 0022 02B0     		add	sp, sp, #8
 403              	.LCFI13:
 404              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 12


 405              		@ sp needed
 406 0024 7047     		bx	lr
 407              		.cfi_endproc
 408              	.LFE127:
 410              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 411              		.align	1
 412              		.global	HAL_TIM_Base_MspInit
 413              		.syntax unified
 414              		.thumb
 415              		.thumb_func
 417              	HAL_TIM_Base_MspInit:
 418              	.LVL15:
 419              	.LFB128:
 204:Core/Src/tim.c **** 
 205:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 206:Core/Src/tim.c **** {
 420              		.loc 1 206 1 is_stmt 1 view -0
 421              		.cfi_startproc
 422              		@ args = 0, pretend = 0, frame = 8
 423              		@ frame_needed = 0, uses_anonymous_args = 0
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 424              		.loc 1 208 3 view .LVU118
 425              		.loc 1 208 20 is_stmt 0 view .LVU119
 426 0000 0268     		ldr	r2, [r0]
 427              		.loc 1 208 5 view .LVU120
 428 0002 0E4B     		ldr	r3, .L37
 429 0004 9A42     		cmp	r2, r3
 430 0006 00D0     		beq	.L36
 431 0008 7047     		bx	lr
 432              	.L36:
 206:Core/Src/tim.c **** 
 433              		.loc 1 206 1 view .LVU121
 434 000a 00B5     		push	{lr}
 435              	.LCFI14:
 436              		.cfi_def_cfa_offset 4
 437              		.cfi_offset 14, -4
 438 000c 83B0     		sub	sp, sp, #12
 439              	.LCFI15:
 440              		.cfi_def_cfa_offset 16
 209:Core/Src/tim.c ****   {
 210:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 211:Core/Src/tim.c **** 
 212:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 213:Core/Src/tim.c ****     /* TIM6 clock enable */
 214:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 441              		.loc 1 214 5 is_stmt 1 view .LVU122
 442              	.LBB5:
 443              		.loc 1 214 5 view .LVU123
 444              		.loc 1 214 5 view .LVU124
 445 000e 03F50033 		add	r3, r3, #131072
 446 0012 DA69     		ldr	r2, [r3, #28]
 447 0014 42F01002 		orr	r2, r2, #16
 448 0018 DA61     		str	r2, [r3, #28]
 449              		.loc 1 214 5 view .LVU125
 450 001a DB69     		ldr	r3, [r3, #28]
 451 001c 03F01003 		and	r3, r3, #16
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 13


 452 0020 0193     		str	r3, [sp, #4]
 453              		.loc 1 214 5 view .LVU126
 454 0022 019B     		ldr	r3, [sp, #4]
 455              	.LBE5:
 456              		.loc 1 214 5 view .LVU127
 215:Core/Src/tim.c **** 
 216:Core/Src/tim.c ****     /* TIM6 interrupt Init */
 217:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 457              		.loc 1 217 5 view .LVU128
 458 0024 0022     		movs	r2, #0
 459 0026 1146     		mov	r1, r2
 460 0028 3620     		movs	r0, #54
 461              	.LVL16:
 462              		.loc 1 217 5 is_stmt 0 view .LVU129
 463 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 464              	.LVL17:
 218:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 465              		.loc 1 218 5 is_stmt 1 view .LVU130
 466 002e 3620     		movs	r0, #54
 467 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 468              	.LVL18:
 219:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 222:Core/Src/tim.c ****   }
 223:Core/Src/tim.c **** }
 469              		.loc 1 223 1 is_stmt 0 view .LVU131
 470 0034 03B0     		add	sp, sp, #12
 471              	.LCFI16:
 472              		.cfi_def_cfa_offset 4
 473              		@ sp needed
 474 0036 5DF804FB 		ldr	pc, [sp], #4
 475              	.L38:
 476 003a 00BF     		.align	2
 477              	.L37:
 478 003c 00100040 		.word	1073745920
 479              		.cfi_endproc
 480              	.LFE128:
 482              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 483              		.align	1
 484              		.global	HAL_TIM_MspPostInit
 485              		.syntax unified
 486              		.thumb
 487              		.thumb_func
 489              	HAL_TIM_MspPostInit:
 490              	.LVL19:
 491              	.LFB129:
 224:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 225:Core/Src/tim.c **** {
 492              		.loc 1 225 1 is_stmt 1 view -0
 493              		.cfi_startproc
 494              		@ args = 0, pretend = 0, frame = 24
 495              		@ frame_needed = 0, uses_anonymous_args = 0
 496              		.loc 1 225 1 is_stmt 0 view .LVU133
 497 0000 00B5     		push	{lr}
 498              	.LCFI17:
 499              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 14


 500              		.cfi_offset 14, -4
 501 0002 87B0     		sub	sp, sp, #28
 502              	.LCFI18:
 503              		.cfi_def_cfa_offset 32
 226:Core/Src/tim.c **** 
 227:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 504              		.loc 1 227 3 is_stmt 1 view .LVU134
 505              		.loc 1 227 20 is_stmt 0 view .LVU135
 506 0004 0023     		movs	r3, #0
 507 0006 0193     		str	r3, [sp, #4]
 508 0008 0293     		str	r3, [sp, #8]
 509 000a 0393     		str	r3, [sp, #12]
 510 000c 0493     		str	r3, [sp, #16]
 511 000e 0593     		str	r3, [sp, #20]
 228:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
 512              		.loc 1 228 3 is_stmt 1 view .LVU136
 513              		.loc 1 228 15 is_stmt 0 view .LVU137
 514 0010 0368     		ldr	r3, [r0]
 515              		.loc 1 228 5 view .LVU138
 516 0012 B3F1804F 		cmp	r3, #1073741824
 517 0016 02D0     		beq	.L42
 518              	.LVL20:
 519              	.L39:
 229:Core/Src/tim.c ****   {
 230:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 231:Core/Src/tim.c **** 
 232:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 233:Core/Src/tim.c **** 
 234:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 235:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 236:Core/Src/tim.c ****     PA0     ------> TIM2_CH1
 237:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 238:Core/Src/tim.c ****     */
 239:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 240:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 241:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 242:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 243:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 244:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 245:Core/Src/tim.c **** 
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 249:Core/Src/tim.c ****   }
 250:Core/Src/tim.c **** 
 251:Core/Src/tim.c **** }
 520              		.loc 1 251 1 view .LVU139
 521 0018 07B0     		add	sp, sp, #28
 522              	.LCFI19:
 523              		.cfi_remember_state
 524              		.cfi_def_cfa_offset 4
 525              		@ sp needed
 526 001a 5DF804FB 		ldr	pc, [sp], #4
 527              	.LVL21:
 528              	.L42:
 529              	.LCFI20:
 530              		.cfi_restore_state
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 15


 234:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 531              		.loc 1 234 5 is_stmt 1 view .LVU140
 532              	.LBB6:
 234:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 533              		.loc 1 234 5 view .LVU141
 234:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 534              		.loc 1 234 5 view .LVU142
 535 001e 03F50433 		add	r3, r3, #135168
 536 0022 5A69     		ldr	r2, [r3, #20]
 537 0024 42F40032 		orr	r2, r2, #131072
 538 0028 5A61     		str	r2, [r3, #20]
 234:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 539              		.loc 1 234 5 view .LVU143
 540 002a 5B69     		ldr	r3, [r3, #20]
 541 002c 03F40033 		and	r3, r3, #131072
 542 0030 0093     		str	r3, [sp]
 234:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 543              		.loc 1 234 5 view .LVU144
 544 0032 009B     		ldr	r3, [sp]
 545              	.LBE6:
 234:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 546              		.loc 1 234 5 view .LVU145
 239:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 547              		.loc 1 239 5 view .LVU146
 239:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 548              		.loc 1 239 25 is_stmt 0 view .LVU147
 549 0034 0323     		movs	r3, #3
 550 0036 0193     		str	r3, [sp, #4]
 240:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 551              		.loc 1 240 5 is_stmt 1 view .LVU148
 240:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 552              		.loc 1 240 26 is_stmt 0 view .LVU149
 553 0038 0223     		movs	r3, #2
 554 003a 0293     		str	r3, [sp, #8]
 241:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 555              		.loc 1 241 5 is_stmt 1 view .LVU150
 242:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 556              		.loc 1 242 5 view .LVU151
 243:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 557              		.loc 1 243 5 view .LVU152
 243:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 558              		.loc 1 243 31 is_stmt 0 view .LVU153
 559 003c 0123     		movs	r3, #1
 560 003e 0593     		str	r3, [sp, #20]
 244:Core/Src/tim.c **** 
 561              		.loc 1 244 5 is_stmt 1 view .LVU154
 562 0040 01A9     		add	r1, sp, #4
 563 0042 4FF09040 		mov	r0, #1207959552
 564              	.LVL22:
 244:Core/Src/tim.c **** 
 565              		.loc 1 244 5 is_stmt 0 view .LVU155
 566 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 567              	.LVL23:
 568              		.loc 1 251 1 view .LVU156
 569 004a E5E7     		b	.L39
 570              		.cfi_endproc
 571              	.LFE129:
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 16


 573              		.section	.text.MX_TIM2_Init,"ax",%progbits
 574              		.align	1
 575              		.global	MX_TIM2_Init
 576              		.syntax unified
 577              		.thumb
 578              		.thumb_func
 580              	MX_TIM2_Init:
 581              	.LFB124:
  79:Core/Src/tim.c **** 
 582              		.loc 1 79 1 is_stmt 1 view -0
 583              		.cfi_startproc
 584              		@ args = 0, pretend = 0, frame = 40
 585              		@ frame_needed = 0, uses_anonymous_args = 0
 586 0000 00B5     		push	{lr}
 587              	.LCFI21:
 588              		.cfi_def_cfa_offset 4
 589              		.cfi_offset 14, -4
 590 0002 8BB0     		sub	sp, sp, #44
 591              	.LCFI22:
 592              		.cfi_def_cfa_offset 48
  85:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 593              		.loc 1 85 3 view .LVU158
  85:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 594              		.loc 1 85 27 is_stmt 0 view .LVU159
 595 0004 0023     		movs	r3, #0
 596 0006 0793     		str	r3, [sp, #28]
 597 0008 0893     		str	r3, [sp, #32]
 598 000a 0993     		str	r3, [sp, #36]
  86:Core/Src/tim.c **** 
 599              		.loc 1 86 3 is_stmt 1 view .LVU160
  86:Core/Src/tim.c **** 
 600              		.loc 1 86 22 is_stmt 0 view .LVU161
 601 000c 0093     		str	r3, [sp]
 602 000e 0193     		str	r3, [sp, #4]
 603 0010 0293     		str	r3, [sp, #8]
 604 0012 0393     		str	r3, [sp, #12]
 605 0014 0493     		str	r3, [sp, #16]
 606 0016 0593     		str	r3, [sp, #20]
 607 0018 0693     		str	r3, [sp, #24]
  91:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 608              		.loc 1 91 3 is_stmt 1 view .LVU162
  91:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 609              		.loc 1 91 18 is_stmt 0 view .LVU163
 610 001a 1C48     		ldr	r0, .L53
 611 001c 4FF08042 		mov	r2, #1073741824
 612 0020 0260     		str	r2, [r0]
  92:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 613              		.loc 1 92 3 is_stmt 1 view .LVU164
  92:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 614              		.loc 1 92 24 is_stmt 0 view .LVU165
 615 0022 4360     		str	r3, [r0, #4]
  93:Core/Src/tim.c ****   htim2.Init.Period = 3199;
 616              		.loc 1 93 3 is_stmt 1 view .LVU166
  93:Core/Src/tim.c ****   htim2.Init.Period = 3199;
 617              		.loc 1 93 26 is_stmt 0 view .LVU167
 618 0024 8360     		str	r3, [r0, #8]
  94:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 17


 619              		.loc 1 94 3 is_stmt 1 view .LVU168
  94:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 620              		.loc 1 94 21 is_stmt 0 view .LVU169
 621 0026 40F67F42 		movw	r2, #3199
 622 002a C260     		str	r2, [r0, #12]
  95:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 623              		.loc 1 95 3 is_stmt 1 view .LVU170
  95:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 624              		.loc 1 95 28 is_stmt 0 view .LVU171
 625 002c 0361     		str	r3, [r0, #16]
  96:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 626              		.loc 1 96 3 is_stmt 1 view .LVU172
  96:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 627              		.loc 1 96 32 is_stmt 0 view .LVU173
 628 002e 8361     		str	r3, [r0, #24]
  97:Core/Src/tim.c ****   {
 629              		.loc 1 97 3 is_stmt 1 view .LVU174
  97:Core/Src/tim.c ****   {
 630              		.loc 1 97 7 is_stmt 0 view .LVU175
 631 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 632              	.LVL24:
  97:Core/Src/tim.c ****   {
 633              		.loc 1 97 6 discriminator 1 view .LVU176
 634 0034 F0B9     		cbnz	r0, .L49
 635              	.L44:
 101:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 636              		.loc 1 101 3 is_stmt 1 view .LVU177
 101:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 637              		.loc 1 101 37 is_stmt 0 view .LVU178
 638 0036 0023     		movs	r3, #0
 639 0038 0793     		str	r3, [sp, #28]
 102:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 640              		.loc 1 102 3 is_stmt 1 view .LVU179
 102:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 641              		.loc 1 102 33 is_stmt 0 view .LVU180
 642 003a 0993     		str	r3, [sp, #36]
 103:Core/Src/tim.c ****   {
 643              		.loc 1 103 3 is_stmt 1 view .LVU181
 103:Core/Src/tim.c ****   {
 644              		.loc 1 103 7 is_stmt 0 view .LVU182
 645 003c 07A9     		add	r1, sp, #28
 646 003e 1348     		ldr	r0, .L53
 647 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 648              	.LVL25:
 103:Core/Src/tim.c ****   {
 649              		.loc 1 103 6 discriminator 1 view .LVU183
 650 0044 C8B9     		cbnz	r0, .L50
 651              	.L45:
 107:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 652              		.loc 1 107 3 is_stmt 1 view .LVU184
 107:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 653              		.loc 1 107 20 is_stmt 0 view .LVU185
 654 0046 6023     		movs	r3, #96
 655 0048 0093     		str	r3, [sp]
 108:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 656              		.loc 1 108 3 is_stmt 1 view .LVU186
 108:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 18


 657              		.loc 1 108 19 is_stmt 0 view .LVU187
 658 004a 0022     		movs	r2, #0
 659 004c 0192     		str	r2, [sp, #4]
 109:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 660              		.loc 1 109 3 is_stmt 1 view .LVU188
 109:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 661              		.loc 1 109 24 is_stmt 0 view .LVU189
 662 004e 0292     		str	r2, [sp, #8]
 110:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 663              		.loc 1 110 3 is_stmt 1 view .LVU190
 110:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 664              		.loc 1 110 24 is_stmt 0 view .LVU191
 665 0050 0492     		str	r2, [sp, #16]
 111:Core/Src/tim.c ****   {
 666              		.loc 1 111 3 is_stmt 1 view .LVU192
 111:Core/Src/tim.c ****   {
 667              		.loc 1 111 7 is_stmt 0 view .LVU193
 668 0052 6946     		mov	r1, sp
 669 0054 0D48     		ldr	r0, .L53
 670 0056 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 671              	.LVL26:
 111:Core/Src/tim.c ****   {
 672              		.loc 1 111 6 discriminator 1 view .LVU194
 673 005a 88B9     		cbnz	r0, .L51
 674              	.L46:
 115:Core/Src/tim.c ****   {
 675              		.loc 1 115 3 is_stmt 1 view .LVU195
 115:Core/Src/tim.c ****   {
 676              		.loc 1 115 7 is_stmt 0 view .LVU196
 677 005c 0422     		movs	r2, #4
 678 005e 6946     		mov	r1, sp
 679 0060 0A48     		ldr	r0, .L53
 680 0062 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 681              	.LVL27:
 115:Core/Src/tim.c ****   {
 682              		.loc 1 115 6 discriminator 1 view .LVU197
 683 0066 70B9     		cbnz	r0, .L52
 684              	.L47:
 122:Core/Src/tim.c **** 
 685              		.loc 1 122 3 is_stmt 1 view .LVU198
 686 0068 0848     		ldr	r0, .L53
 687 006a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 688              	.LVL28:
 124:Core/Src/tim.c **** /* TIM6 init function */
 689              		.loc 1 124 1 is_stmt 0 view .LVU199
 690 006e 0BB0     		add	sp, sp, #44
 691              	.LCFI23:
 692              		.cfi_remember_state
 693              		.cfi_def_cfa_offset 4
 694              		@ sp needed
 695 0070 5DF804FB 		ldr	pc, [sp], #4
 696              	.L49:
 697              	.LCFI24:
 698              		.cfi_restore_state
  99:Core/Src/tim.c ****   }
 699              		.loc 1 99 5 is_stmt 1 view .LVU200
 700 0074 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 19


 701              	.LVL29:
 702 0078 DDE7     		b	.L44
 703              	.L50:
 105:Core/Src/tim.c ****   }
 704              		.loc 1 105 5 view .LVU201
 705 007a FFF7FEFF 		bl	Error_Handler
 706              	.LVL30:
 707 007e E2E7     		b	.L45
 708              	.L51:
 113:Core/Src/tim.c ****   }
 709              		.loc 1 113 5 view .LVU202
 710 0080 FFF7FEFF 		bl	Error_Handler
 711              	.LVL31:
 712 0084 EAE7     		b	.L46
 713              	.L52:
 117:Core/Src/tim.c ****   }
 714              		.loc 1 117 5 view .LVU203
 715 0086 FFF7FEFF 		bl	Error_Handler
 716              	.LVL32:
 717 008a EDE7     		b	.L47
 718              	.L54:
 719              		.align	2
 720              	.L53:
 721 008c 00000000 		.word	htim2
 722              		.cfi_endproc
 723              	.LFE124:
 725              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 726              		.align	1
 727              		.global	HAL_TIM_Encoder_MspDeInit
 728              		.syntax unified
 729              		.thumb
 730              		.thumb_func
 732              	HAL_TIM_Encoder_MspDeInit:
 733              	.LVL33:
 734              	.LFB130:
 252:Core/Src/tim.c **** 
 253:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 254:Core/Src/tim.c **** {
 735              		.loc 1 254 1 view -0
 736              		.cfi_startproc
 737              		@ args = 0, pretend = 0, frame = 0
 738              		@ frame_needed = 0, uses_anonymous_args = 0
 739              		.loc 1 254 1 is_stmt 0 view .LVU205
 740 0000 08B5     		push	{r3, lr}
 741              	.LCFI25:
 742              		.cfi_def_cfa_offset 8
 743              		.cfi_offset 3, -8
 744              		.cfi_offset 14, -4
 255:Core/Src/tim.c **** 
 256:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 745              		.loc 1 256 3 is_stmt 1 view .LVU206
 746              		.loc 1 256 23 is_stmt 0 view .LVU207
 747 0002 0268     		ldr	r2, [r0]
 748              		.loc 1 256 5 view .LVU208
 749 0004 074B     		ldr	r3, .L59
 750 0006 9A42     		cmp	r2, r3
 751 0008 00D0     		beq	.L58
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 20


 752              	.LVL34:
 753              	.L55:
 257:Core/Src/tim.c ****   {
 258:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 259:Core/Src/tim.c **** 
 260:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 261:Core/Src/tim.c ****     /* Peripheral clock disable */
 262:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 263:Core/Src/tim.c **** 
 264:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 265:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 266:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 267:Core/Src/tim.c ****     */
 268:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8|GPIO_PIN_9);
 269:Core/Src/tim.c **** 
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 271:Core/Src/tim.c **** 
 272:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 273:Core/Src/tim.c ****   }
 274:Core/Src/tim.c **** }
 754              		.loc 1 274 1 view .LVU209
 755 000a 08BD     		pop	{r3, pc}
 756              	.LVL35:
 757              	.L58:
 262:Core/Src/tim.c **** 
 758              		.loc 1 262 5 is_stmt 1 view .LVU210
 759 000c 064A     		ldr	r2, .L59+4
 760 000e 9369     		ldr	r3, [r2, #24]
 761 0010 23F40063 		bic	r3, r3, #2048
 762 0014 9361     		str	r3, [r2, #24]
 268:Core/Src/tim.c **** 
 763              		.loc 1 268 5 view .LVU211
 764 0016 4FF44071 		mov	r1, #768
 765 001a 4FF09040 		mov	r0, #1207959552
 766              	.LVL36:
 268:Core/Src/tim.c **** 
 767              		.loc 1 268 5 is_stmt 0 view .LVU212
 768 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 769              	.LVL37:
 770              		.loc 1 274 1 view .LVU213
 771 0022 F2E7     		b	.L55
 772              	.L60:
 773              		.align	2
 774              	.L59:
 775 0024 002C0140 		.word	1073818624
 776 0028 00100240 		.word	1073876992
 777              		.cfi_endproc
 778              	.LFE130:
 780              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 781              		.align	1
 782              		.global	HAL_TIM_PWM_MspDeInit
 783              		.syntax unified
 784              		.thumb
 785              		.thumb_func
 787              	HAL_TIM_PWM_MspDeInit:
 788              	.LVL38:
 789              	.LFB131:
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 21


 275:Core/Src/tim.c **** 
 276:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 277:Core/Src/tim.c **** {
 790              		.loc 1 277 1 is_stmt 1 view -0
 791              		.cfi_startproc
 792              		@ args = 0, pretend = 0, frame = 0
 793              		@ frame_needed = 0, uses_anonymous_args = 0
 794              		@ link register save eliminated.
 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM2)
 795              		.loc 1 279 3 view .LVU215
 796              		.loc 1 279 19 is_stmt 0 view .LVU216
 797 0000 0368     		ldr	r3, [r0]
 798              		.loc 1 279 5 view .LVU217
 799 0002 B3F1804F 		cmp	r3, #1073741824
 800 0006 00D0     		beq	.L63
 801              	.L61:
 280:Core/Src/tim.c ****   {
 281:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 282:Core/Src/tim.c **** 
 283:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 284:Core/Src/tim.c ****     /* Peripheral clock disable */
 285:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 286:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 287:Core/Src/tim.c **** 
 288:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 289:Core/Src/tim.c ****   }
 290:Core/Src/tim.c **** }
 802              		.loc 1 290 1 view .LVU218
 803 0008 7047     		bx	lr
 804              	.L63:
 285:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 805              		.loc 1 285 5 is_stmt 1 view .LVU219
 806 000a 034A     		ldr	r2, .L64
 807 000c D369     		ldr	r3, [r2, #28]
 808 000e 23F00103 		bic	r3, r3, #1
 809 0012 D361     		str	r3, [r2, #28]
 810              		.loc 1 290 1 is_stmt 0 view .LVU220
 811 0014 F8E7     		b	.L61
 812              	.L65:
 813 0016 00BF     		.align	2
 814              	.L64:
 815 0018 00100240 		.word	1073876992
 816              		.cfi_endproc
 817              	.LFE131:
 819              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 820              		.align	1
 821              		.global	HAL_TIM_Base_MspDeInit
 822              		.syntax unified
 823              		.thumb
 824              		.thumb_func
 826              	HAL_TIM_Base_MspDeInit:
 827              	.LVL39:
 828              	.LFB132:
 291:Core/Src/tim.c **** 
 292:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 293:Core/Src/tim.c **** {
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 22


 829              		.loc 1 293 1 is_stmt 1 view -0
 830              		.cfi_startproc
 831              		@ args = 0, pretend = 0, frame = 0
 832              		@ frame_needed = 0, uses_anonymous_args = 0
 833              		.loc 1 293 1 is_stmt 0 view .LVU222
 834 0000 08B5     		push	{r3, lr}
 835              	.LCFI26:
 836              		.cfi_def_cfa_offset 8
 837              		.cfi_offset 3, -8
 838              		.cfi_offset 14, -4
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 839              		.loc 1 295 3 is_stmt 1 view .LVU223
 840              		.loc 1 295 20 is_stmt 0 view .LVU224
 841 0002 0268     		ldr	r2, [r0]
 842              		.loc 1 295 5 view .LVU225
 843 0004 064B     		ldr	r3, .L70
 844 0006 9A42     		cmp	r2, r3
 845 0008 00D0     		beq	.L69
 846              	.LVL40:
 847              	.L66:
 296:Core/Src/tim.c ****   {
 297:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 298:Core/Src/tim.c **** 
 299:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 300:Core/Src/tim.c ****     /* Peripheral clock disable */
 301:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 302:Core/Src/tim.c **** 
 303:Core/Src/tim.c ****     /* TIM6 interrupt Deinit */
 304:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM6_DAC1_IRQn);
 305:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 306:Core/Src/tim.c **** 
 307:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 308:Core/Src/tim.c ****   }
 309:Core/Src/tim.c **** }
 848              		.loc 1 309 1 view .LVU226
 849 000a 08BD     		pop	{r3, pc}
 850              	.LVL41:
 851              	.L69:
 301:Core/Src/tim.c **** 
 852              		.loc 1 301 5 is_stmt 1 view .LVU227
 853 000c 054A     		ldr	r2, .L70+4
 854 000e D369     		ldr	r3, [r2, #28]
 855 0010 23F01003 		bic	r3, r3, #16
 856 0014 D361     		str	r3, [r2, #28]
 304:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 857              		.loc 1 304 5 view .LVU228
 858 0016 3620     		movs	r0, #54
 859              	.LVL42:
 304:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 860              		.loc 1 304 5 is_stmt 0 view .LVU229
 861 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 862              	.LVL43:
 863              		.loc 1 309 1 view .LVU230
 864 001c F5E7     		b	.L66
 865              	.L71:
 866 001e 00BF     		.align	2
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 23


 867              	.L70:
 868 0020 00100040 		.word	1073745920
 869 0024 00100240 		.word	1073876992
 870              		.cfi_endproc
 871              	.LFE132:
 873              		.global	htim6
 874              		.section	.bss.htim6,"aw",%nobits
 875              		.align	2
 878              	htim6:
 879 0000 00000000 		.space	76
 879      00000000 
 879      00000000 
 879      00000000 
 879      00000000 
 880              		.global	htim2
 881              		.section	.bss.htim2,"aw",%nobits
 882              		.align	2
 885              	htim2:
 886 0000 00000000 		.space	76
 886      00000000 
 886      00000000 
 886      00000000 
 886      00000000 
 887              		.global	htim1
 888              		.section	.bss.htim1,"aw",%nobits
 889              		.align	2
 892              	htim1:
 893 0000 00000000 		.space	76
 893      00000000 
 893      00000000 
 893      00000000 
 893      00000000 
 894              		.text
 895              	.Letext0:
 896              		.file 2 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 897              		.file 3 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.2 rel1/arm-none-eabi/include/ma
 898              		.file 4 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/14.2 rel1/arm-none-eabi/include/sy
 899              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 900              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 901              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 902              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 903              		.file 9 "Core/Inc/tim.h"
 904              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 905              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
 906              		.file 12 "Core/Inc/main.h"
 907              		.file 13 "<built-in>"
ARM GAS  C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s 			page 24


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:21     .text.MX_TIM1_Init:00000000 $t
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:27     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:146    .text.MX_TIM1_Init:00000064 $d
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:892    .bss.htim1:00000000 htim1
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:152    .text.MX_TIM6_Init:00000000 $t
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:158    .text.MX_TIM6_Init:00000000 MX_TIM6_Init
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:242    .text.MX_TIM6_Init:00000048 $d
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:878    .bss.htim6:00000000 htim6
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:248    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:254    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:354    .text.HAL_TIM_Encoder_MspInit:00000060 $d
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:359    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:365    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:411    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:417    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:478    .text.HAL_TIM_Base_MspInit:0000003c $d
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:483    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:489    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:574    .text.MX_TIM2_Init:00000000 $t
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:580    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:721    .text.MX_TIM2_Init:0000008c $d
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:885    .bss.htim2:00000000 htim2
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:726    .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:732    .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:775    .text.HAL_TIM_Encoder_MspDeInit:00000024 $d
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:781    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:787    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:815    .text.HAL_TIM_PWM_MspDeInit:00000018 $d
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:820    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:826    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:868    .text.HAL_TIM_Base_MspDeInit:00000020 $d
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:875    .bss.htim6:00000000 $d
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:882    .bss.htim2:00000000 $d
C:\Users\gn10g\AppData\Local\Temp\cc1mcM1E.s:889    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_TIM_Base_Init
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
