<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Flasher Interface: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f101xb.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Flasher Interface
   &#160;<span id="projectnumber">0.2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_bd09ff09a9c7d83a4c030dbdaee94d76.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_d21952a90114fc86c250d1e94e45c8f9.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea9cefa8af0ea91d7388c22d57deabc7.html">ST</a></li><li class="navelem"><a class="el" href="dir_abd4f9b8172cc3112c241dc9c58dda71.html">STM32F1xx</a></li><li class="navelem"><a class="el" href="dir_019642185d9939c9e843e72378e9d0b7.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">stm32f101xb.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>CMSIS Cortex-M3 Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for STM32F1xx devices. <br  />
  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;core_cm3.h&quot;</code><br />
<code>#include &quot;system_stm32f1xx.h&quot;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32f101xb.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f101xb_8h__incl.png" border="0" usemap="#a_drivers_2_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_f1xx_2_include_2stm32f101xb_8h" alt=""/></div>
<!-- MAP 0 -->
</div>
</div>
<p><a href="stm32f101xb_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog to Digital Converter <br  />
  <a href="struct_a_d_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_k_p___type_def.html">BKP_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Backup Registers <br  />
  <a href="struct_b_k_p___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC calculation unit.  <a href="struct_c_r_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug MCU.  <a href="struct_d_b_g_m_c_u___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Controller.  <a href="struct_d_m_a___channel___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt/Event Controller.  <a href="struct_e_x_t_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH Registers.  <a href="struct_f_l_a_s_h___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Option Bytes Registers.  <a href="struct_o_b___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose I/O.  <a href="struct_g_p_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_f_i_o___type_def.html">AFIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alternate Function I/O.  <a href="struct_a_f_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter Integrated Circuit Interface.  <a href="struct_i2_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent WATCHDOG.  <a href="struct_i_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="struct_p_w_r___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset and Clock Control.  <a href="struct_r_c_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Clock.  <a href="struct_r_t_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface.  <a href="struct_s_p_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Timers.  <a href="struct_t_i_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Synchronous Asynchronous Receiver Transmitter.  <a href="struct_u_s_a_r_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window WATCHDOG.  <a href="struct_w_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac6a3f185c4640e06443c18b3c8d93f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gac6a3f185c4640e06443c18b3c8d93f53">__CM3_REV</a>&#160;&#160;&#160;0x0200U</td></tr>
<tr class="memdesc:gac6a3f185c4640e06443c18b3c8d93f53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration of the Cortex-M3 Processor and Core Peripherals.  <a href="group___configuration__section__for___c_m_s_i_s.html#gac6a3f185c4640e06443c18b3c8d93f53">More...</a><br /></td></tr>
<tr class="separator:gac6a3f185c4640e06443c18b3c8d93f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4127d1b31aaf336fab3d7329d117f448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga4127d1b31aaf336fab3d7329d117f448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fe3587d5100c787e02102ce3944460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:gae3fe3587d5100c787e02102ce3944460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;0x08000000UL</td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443a2786535d83e32dfdc2b29e379332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga443a2786535d83e32dfdc2b29e379332">FLASH_BANK1_END</a>&#160;&#160;&#160;0x0801FFFFUL</td></tr>
<tr class="separator:ga443a2786535d83e32dfdc2b29e379332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a>&#160;&#160;&#160;0x20000000UL</td></tr>
<tr class="separator:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;0x40000000UL</td></tr>
<tr class="separator:ga9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3548b6e2f017f39d399358f3ac98454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</a>&#160;&#160;&#160;0x22000000UL</td></tr>
<tr class="separator:gad3548b6e2f017f39d399358f3ac98454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7efc100877000845c236ccdc9e144a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a>&#160;&#160;&#160;0x42000000UL</td></tr>
<tr class="separator:gaed7efc100877000845c236ccdc9e144a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>APB1PERIPH_BASE</b>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></td></tr>
<tr class="separator:ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b99d6065f1c8f751e78f43ade652cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>APB2PERIPH_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00010000UL)</td></tr>
<tr class="separator:ga25b99d6065f1c8f751e78f43ade652cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92eb5d49730765d2abd0f5b09548f9f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AHBPERIPH_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00020000UL)</td></tr>
<tr class="separator:ga92eb5d49730765d2abd0f5b09548f9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM2_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00000000UL)</td></tr>
<tr class="separator:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c34a518f87e1e505cd2332e989564a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM3_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00000400UL)</td></tr>
<tr class="separator:gaf0c34a518f87e1e505cd2332e989564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e2d44b0002f316527b8913866a370d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM4_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00000800UL)</td></tr>
<tr class="separator:ga56e2d44b0002f316527b8913866a370d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4265e665d56225412e57a61d87417022"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00002800UL)</td></tr>
<tr class="separator:ga4265e665d56225412e57a61d87417022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00002C00UL)</td></tr>
<tr class="separator:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8543ee4997296af5536b007cd4748f55"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00003000UL)</td></tr>
<tr class="separator:ga8543ee4997296af5536b007cd4748f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI2_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00003800UL)</td></tr>
<tr class="separator:gac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade83162a04bca0b15b39018a8e8ec090"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART2_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00004400UL)</td></tr>
<tr class="separator:gade83162a04bca0b15b39018a8e8ec090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0d6539ac0026d598274ee7f45b0251"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART3_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00004800UL)</td></tr>
<tr class="separator:gabe0d6539ac0026d598274ee7f45b0251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C1_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00005400UL)</td></tr>
<tr class="separator:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C2_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00005800UL)</td></tr>
<tr class="separator:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15d5a9f40794105397ba5ea567c4ae1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00006C00UL)</td></tr>
<tr class="separator:gaa15d5a9f40794105397ba5ea567c4ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac691ec23dace8b7a649a25acb110217a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00007000UL)</td></tr>
<tr class="separator:gac691ec23dace8b7a649a25acb110217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f7e3eacfcf4c313c25012795148a680"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00000000UL)</td></tr>
<tr class="separator:ga5f7e3eacfcf4c313c25012795148a680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87371508b3bcdcd98cd1ec629be29061"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00000400UL)</td></tr>
<tr class="separator:ga87371508b3bcdcd98cd1ec629be29061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOA_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00000800UL)</td></tr>
<tr class="separator:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac944a89eb789000ece920c0f89cb6a68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOB_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00000C00UL)</td></tr>
<tr class="separator:gac944a89eb789000ece920c0f89cb6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f267dc35338eef219544c51f1e6b3f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOC_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00001000UL)</td></tr>
<tr class="separator:ga26f267dc35338eef219544c51f1e6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a93ab27129f04064089616910c296ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOD_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00001400UL)</td></tr>
<tr class="separator:ga1a93ab27129f04064089616910c296ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOE_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00001800UL)</td></tr>
<tr class="separator:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC1_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00002400UL)</td></tr>
<tr class="separator:ga695c9a2f892363a1c942405c8d351b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00003000UL)</td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86162ab3f740db9026c1320d46938b4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART1_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00003800UL)</td></tr>
<tr class="separator:ga86162ab3f740db9026c1320d46938b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x00000000UL)</td></tr>
<tr class="separator:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888dbc1608243badeb3554ffedc7364c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel1_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x00000008UL)</td></tr>
<tr class="separator:ga888dbc1608243badeb3554ffedc7364c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel2_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x0000001CUL)</td></tr>
<tr class="separator:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel3_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x00000030UL)</td></tr>
<tr class="separator:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adc93cd0baf0897202c71110e045692"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel4_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x00000044UL)</td></tr>
<tr class="separator:ga1adc93cd0baf0897202c71110e045692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac041a71cd6c1973964f847a68aa14478"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel5_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x00000058UL)</td></tr>
<tr class="separator:gac041a71cd6c1973964f847a68aa14478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896c2c7585dd8bc3969cf8561f689d2d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel6_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x0000006CUL)</td></tr>
<tr class="separator:ga896c2c7585dd8bc3969cf8561f689d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee0d1f77d0db1db533016a09351166c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel7_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x00000080UL)</td></tr>
<tr class="separator:gaeee0d1f77d0db1db533016a09351166c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e681b03f364532055d88f63fec0d99d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x00001000UL)</td></tr>
<tr class="separator:ga0e681b03f364532055d88f63fec0d99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656a447589e785594cbf2f45c835ad7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x00003000UL)</td></tr>
<tr class="separator:ga656a447589e785594cbf2f45c835ad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e21f4845015730c5731763169ec0e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x00002000UL)</td></tr>
<tr class="separator:ga8e21f4845015730c5731763169ec0e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776d985f2d4d40b588ef6ca9d573af78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">FLASHSIZE_BASE</a>&#160;&#160;&#160;0x1FFFF7E0UL</td></tr>
<tr class="separator:ga776d985f2d4d40b588ef6ca9d573af78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664eda42b83c919b153b07b23348be67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">UID_BASE</a>&#160;&#160;&#160;0x1FFFF7E8UL</td></tr>
<tr class="separator:ga664eda42b83c919b153b07b23348be67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b5fb155f9ee15dfb6d757da1adc926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>&#160;&#160;&#160;0x1FFFF800UL</td></tr>
<tr class="separator:gab5b5fb155f9ee15dfb6d757da1adc926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>&#160;&#160;&#160;0xE0042000UL</td></tr>
<tr class="separator:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM2</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *)TIM2_BASE)</td></tr>
<tr class="separator:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ee4c391385607d7af432b63905fcc9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM3</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *)TIM3_BASE)</td></tr>
<tr class="separator:ga61ee4c391385607d7af432b63905fcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM4</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *)TIM4_BASE)</td></tr>
<tr class="separator:ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC</b>&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *)RTC_BASE)</td></tr>
<tr class="separator:ga5359a088f5d8b20ce74d920e46059304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9821fd01757986612ddb8982e2fe27f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG</b>&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *)WWDG_BASE)</td></tr>
<tr class="separator:ga9821fd01757986612ddb8982e2fe27f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG</b>&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *)IWDG_BASE)</td></tr>
<tr class="separator:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI2</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *)SPI2_BASE)</td></tr>
<tr class="separator:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf114a9eab03ca08a6fb720e511595930"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART2</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *)USART2_BASE)</td></tr>
<tr class="separator:gaf114a9eab03ca08a6fb720e511595930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2350115553c1fe0a7bc14e6a7ec6a225"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART3</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *)USART3_BASE)</td></tr>
<tr class="separator:ga2350115553c1fe0a7bc14e6a7ec6a225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C1</b>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *)I2C1_BASE)</td></tr>
<tr class="separator:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C2</b>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *)I2C2_BASE)</td></tr>
<tr class="separator:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38716de06974ea948ad34ef7bfee00b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP</b>&#160;&#160;&#160;((<a class="el" href="struct_b_k_p___type_def.html">BKP_TypeDef</a> *)BKP_BASE)</td></tr>
<tr class="separator:gaa38716de06974ea948ad34ef7bfee00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04651c526497822a859942b928e57f8e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR</b>&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *)PWR_BASE)</td></tr>
<tr class="separator:ga04651c526497822a859942b928e57f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582e09473429414015b1de90cf767fa8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO</b>&#160;&#160;&#160;((<a class="el" href="struct_a_f_i_o___type_def.html">AFIO_TypeDef</a> *)AFIO_BASE)</td></tr>
<tr class="separator:ga582e09473429414015b1de90cf767fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9189e770cd9b63dadd36683eb9843cac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI</b>&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *)EXTI_BASE)</td></tr>
<tr class="separator:ga9189e770cd9b63dadd36683eb9843cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOA</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *)GPIOA_BASE)</td></tr>
<tr class="separator:gac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOB</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *)GPIOB_BASE)</td></tr>
<tr class="separator:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOC</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *)GPIOC_BASE)</td></tr>
<tr class="separator:ga2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOD</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *)GPIOD_BASE)</td></tr>
<tr class="separator:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOE</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *)GPIOE_BASE)</td></tr>
<tr class="separator:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC1</b>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *)ADC1_BASE)</td></tr>
<tr class="separator:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1919c64fc774aab31190346fd5457e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC1_COMMON</b>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *)ADC1_BASE)</td></tr>
<tr class="separator:gaf1919c64fc774aab31190346fd5457e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *)SPI1_BASE)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92871691058ff7ccffd7635930cb08da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART1</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *)USART1_BASE)</td></tr>
<tr class="separator:ga92871691058ff7ccffd7635930cb08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *)DMA1_BASE)</td></tr>
<tr class="separator:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83c5be824be1c02716e2522e80ddf7a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel1</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)DMA1_Channel1_BASE)</td></tr>
<tr class="separator:gac83c5be824be1c02716e2522e80ddf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d7631dd10c645e06971b2543ba2949"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel2</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)DMA1_Channel2_BASE)</td></tr>
<tr class="separator:ga23d7631dd10c645e06971b2543ba2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel3</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)DMA1_Channel3_BASE)</td></tr>
<tr class="separator:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c42743316bf64da557130061b1f56a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel4</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)DMA1_Channel4_BASE)</td></tr>
<tr class="separator:gad2c42743316bf64da557130061b1f56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ff98ddef3c962795d2e2444004abff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel5</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)DMA1_Channel5_BASE)</td></tr>
<tr class="separator:ga06ff98ddef3c962795d2e2444004abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac013c4376e4797831b5ddd2a09519df8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel6</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)DMA1_Channel6_BASE)</td></tr>
<tr class="separator:gac013c4376e4797831b5ddd2a09519df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9c23b3d1add93ed206b5c9afa5cda3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel7</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)DMA1_Channel7_BASE)</td></tr>
<tr class="separator:ga4f9c23b3d1add93ed206b5c9afa5cda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC</b>&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *)RCC_BASE)</td></tr>
<tr class="separator:ga74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC</b>&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *)CRC_BASE)</td></tr>
<tr class="separator:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH</b>&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *)<a class="el" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>)</td></tr>
<tr class="separator:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d5f875cdc6d696735f20fa23a895c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OB</b>&#160;&#160;&#160;((<a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a> *)<a class="el" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>)</td></tr>
<tr class="separator:gad2d5f875cdc6d696735f20fa23a895c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU</b>&#160;&#160;&#160;((<a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a> *)<a class="el" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>)</td></tr>
<tr class="separator:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ea77371b070034ca2a56381a7e9de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___hardware___constant___definition.html#gab9ea77371b070034ca2a56381a7e9de7">LSI_STARTUP_TIME</a>&#160;&#160;&#160;85U</td></tr>
<tr class="separator:gab9ea77371b070034ca2a56381a7e9de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3deebcf1cf5fae1957476154502b1fb5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC_DR_DR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3deebcf1cf5fae1957476154502b1fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd43c14689d281daa4e9a32bf8ec89e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; CRC_DR_DR_Pos)</td></tr>
<tr class="separator:gadd43c14689d281daa4e9a32bf8ec89e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf4701d3b15924e657942ce3caa4105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</a></td></tr>
<tr class="separator:ga2bf4701d3b15924e657942ce3caa4105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab63759809b1cd1cfdf46d92becc60f85"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC_IDR_IDR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab63759809b1cd1cfdf46d92becc60f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306789258d5416a44e545aa2ad6b2f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a">CRC_IDR_IDR_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CRC_IDR_IDR_Pos)</td></tr>
<tr class="separator:ga306789258d5416a44e545aa2ad6b2f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a">CRC_IDR_IDR_Msk</a></td></tr>
<tr class="separator:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a12ab5306d6320069e08e63cd9a56f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC_CR_RESET_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7a12ab5306d6320069e08e63cd9a56f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d46dadb6b31660c4ef0af2b00053f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CRC_CR_RESET_Pos)</td></tr>
<tr class="separator:ga04d46dadb6b31660c4ef0af2b00053f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d57481fb891a0964b40f721354c56d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</a></td></tr>
<tr class="separator:ga7d57481fb891a0964b40f721354c56d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff985ca572b03cb2b8fb57d72f04163"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_LPDS_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeff985ca572b03cb2b8fb57d72f04163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a3e5d29f5816a97918b938fe9882d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8">PWR_CR_LPDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CR_LPDS_Pos)</td></tr>
<tr class="separator:ga15a3e5d29f5816a97918b938fe9882d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8">PWR_CR_LPDS_Msk</a></td></tr>
<tr class="separator:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1038bf2ac726320cfe05865bda0a07e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PDDS_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf1038bf2ac726320cfe05865bda0a07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8e1dc6252707c24412500e6695fd05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">PWR_CR_PDDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CR_PDDS_Pos)</td></tr>
<tr class="separator:gabc8e1dc6252707c24412500e6695fd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8075e98772470804c9e3fe74984115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">PWR_CR_PDDS_Msk</a></td></tr>
<tr class="separator:ga8c8075e98772470804c9e3fe74984115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8725c4a6e67a667c4de1087c9639221f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_CWUF_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8725c4a6e67a667c4de1087c9639221f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3f54b99913b0d6413df2b3d2e4790a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">PWR_CR_CWUF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CR_CWUF_Pos)</td></tr>
<tr class="separator:ga0b3f54b99913b0d6413df2b3d2e4790a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3928de64f633b84770b1cfecea702fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">PWR_CR_CWUF_Msk</a></td></tr>
<tr class="separator:ga3928de64f633b84770b1cfecea702fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657c1dc4aa1d976d5cb8870ad7791a09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_CSBF_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga657c1dc4aa1d976d5cb8870ad7791a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e25040e042ac06128a8cd5f858d8912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">PWR_CR_CSBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CR_CSBF_Pos)</td></tr>
<tr class="separator:ga8e25040e042ac06128a8cd5f858d8912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">PWR_CR_CSBF_Msk</a></td></tr>
<tr class="separator:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4073cd8adfdba51b106072bab82fc3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PVDE_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gadb4073cd8adfdba51b106072bab82fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f556d56181a41dc59ba75be574155ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad">PWR_CR_PVDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CR_PVDE_Pos)</td></tr>
<tr class="separator:ga1f556d56181a41dc59ba75be574155ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad">PWR_CR_PVDE_Msk</a></td></tr>
<tr class="separator:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73dc96cce80c352f7bda9a3919023eef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PLS_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga73dc96cce80c352f7bda9a3919023eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4e8550b3c0d62156604ce5cdb659a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7">PWR_CR_PLS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; PWR_CR_PLS_Pos)</td></tr>
<tr class="separator:ga5c4e8550b3c0d62156604ce5cdb659a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73c24d43953c7598e42acdd4c4e7435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7">PWR_CR_PLS_Msk</a></td></tr>
<tr class="separator:gac73c24d43953c7598e42acdd4c4e7435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef447510818c468c202e3b4991ea08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CR_PLS_Pos)</td></tr>
<tr class="separator:gacef447510818c468c202e3b4991ea08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd19d78943514a2f695a39b45594623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; PWR_CR_PLS_Pos)</td></tr>
<tr class="separator:gafcd19d78943514a2f695a39b45594623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8986ee557f443d4a8eebf68026bd52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; PWR_CR_PLS_Pos)</td></tr>
<tr class="separator:ga1a8986ee557f443d4a8eebf68026bd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6b904b20d7e4fff958c75748861216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gacb6b904b20d7e4fff958c75748861216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b71263f73f0c4e53ca91fc8d096818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="separator:ga15b71263f73f0c4e53ca91fc8d096818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea128abc2fc4252b53d09ca2850e69e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="separator:ga2ea128abc2fc4252b53d09ca2850e69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1782980a2fb12de80058729a74f174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</a>&#160;&#160;&#160;0x00000060U</td></tr>
<tr class="separator:ga9c1782980a2fb12de80058729a74f174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe79f097ea6c30a4ccf69ed3e177f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="separator:ga0fe79f097ea6c30a4ccf69ed3e177f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326781d09a07b4d215424fbbae11b7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</a>&#160;&#160;&#160;0x000000A0U</td></tr>
<tr class="separator:ga326781d09a07b4d215424fbbae11b7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff17e9c7fe7d837523b1e9a2f4e9baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</a>&#160;&#160;&#160;0x000000C0U</td></tr>
<tr class="separator:gaaff17e9c7fe7d837523b1e9a2f4e9baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e3b301b5470ae94d32c53a9fbdfc8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</a>&#160;&#160;&#160;0x000000E0U</td></tr>
<tr class="separator:ga95e3b301b5470ae94d32c53a9fbdfc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9155f3ce77fb69b829fc2f9f45b460"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PLS_2V2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</a></td></tr>
<tr class="separator:ga8d9155f3ce77fb69b829fc2f9f45b460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26a7748bef468020ea4c0b204d89e6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PLS_2V3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</a></td></tr>
<tr class="separator:gac26a7748bef468020ea4c0b204d89e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e25e407d55a33f5b77dce63d8e1bacb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PLS_2V4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</a></td></tr>
<tr class="separator:ga4e25e407d55a33f5b77dce63d8e1bacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d71e9b5c0a51e9ba45feed5f759e0f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PLS_2V5</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</a></td></tr>
<tr class="separator:gad7d71e9b5c0a51e9ba45feed5f759e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef8ac40cffdc1fa769865ae497ab979"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PLS_2V6</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</a></td></tr>
<tr class="separator:gacef8ac40cffdc1fa769865ae497ab979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3b9c67db5eb99dfa8651cc0d95ee6ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PLS_2V7</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</a></td></tr>
<tr class="separator:gab3b9c67db5eb99dfa8651cc0d95ee6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f1787c8af928f1fb2e267943d19c7c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PLS_2V8</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</a></td></tr>
<tr class="separator:ga95f1787c8af928f1fb2e267943d19c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac179ee1e4ceef0c1b1b3bafe2326b047"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PLS_2V9</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</a></td></tr>
<tr class="separator:gac179ee1e4ceef0c1b1b3bafe2326b047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c90e817e3ccc0031b20014ef7d434e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_DBP_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa3c90e817e3ccc0031b20014ef7d434e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4dc0f910dd014d87bdb0259f89de5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8">PWR_CR_DBP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CR_DBP_Pos)</td></tr>
<tr class="separator:gae4dc0f910dd014d87bdb0259f89de5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8">PWR_CR_DBP_Msk</a></td></tr>
<tr class="separator:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e519f8bd84379dc4a94dd5acaff305"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CSR_WUF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae7e519f8bd84379dc4a94dd5acaff305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506641083e85de1202465b9be1712c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24">PWR_CSR_WUF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CSR_WUF_Pos)</td></tr>
<tr class="separator:ga506641083e85de1202465b9be1712c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9465bb7ad9ca936688344e2a077539e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24">PWR_CSR_WUF_Msk</a></td></tr>
<tr class="separator:ga9465bb7ad9ca936688344e2a077539e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28df9eb1abdd9d2f29b3f471f9aa096f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CSR_SBF_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga28df9eb1abdd9d2f29b3f471f9aa096f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46cab51c4455b5ab8264684e0ca5783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783">PWR_CSR_SBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CSR_SBF_Pos)</td></tr>
<tr class="separator:gab46cab51c4455b5ab8264684e0ca5783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783">PWR_CSR_SBF_Msk</a></td></tr>
<tr class="separator:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdec9406a561d29e05ca2e2f69fd4532"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CSR_PVDO_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gacdec9406a561d29e05ca2e2f69fd4532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c27c44a96fdf582f2b25d00666a9548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548">PWR_CSR_PVDO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CSR_PVDO_Pos)</td></tr>
<tr class="separator:ga4c27c44a96fdf582f2b25d00666a9548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3535ce181895cc00afeb28dcac68d04c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548">PWR_CSR_PVDO_Msk</a></td></tr>
<tr class="separator:ga3535ce181895cc00afeb28dcac68d04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d629ea754e9d5942a97e037d515816"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CSR_EWUP_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga20d629ea754e9d5942a97e037d515816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b862445449f084acf74d1105f687da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0b862445449f084acf74d1105f687da">PWR_CSR_EWUP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CSR_EWUP_Pos)</td></tr>
<tr class="separator:gac0b862445449f084acf74d1105f687da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac8c15a08bbee754ea720b0d4a4f580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580">PWR_CSR_EWUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0b862445449f084acf74d1105f687da">PWR_CSR_EWUP_Msk</a></td></tr>
<tr class="separator:ga7ac8c15a08bbee754ea720b0d4a4f580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1b3c212986a7c0db384f9e24d51af3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR1_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3e1b3c212986a7c0db384f9e24d51af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd7ecf44c301889d805c0bbd3ba9364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd7ecf44c301889d805c0bbd3ba9364">BKP_DR1_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR1_D_Pos)</td></tr>
<tr class="separator:ga7cd7ecf44c301889d805c0bbd3ba9364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf93fe6fb7fdba26550964903c65e6a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf93fe6fb7fdba26550964903c65e6a76">BKP_DR1_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd7ecf44c301889d805c0bbd3ba9364">BKP_DR1_D_Msk</a></td></tr>
<tr class="separator:gaf93fe6fb7fdba26550964903c65e6a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd3ab6c7ee5fab55641257d96a273f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR2_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8fd3ab6c7ee5fab55641257d96a273f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9761ad76eb2bc954dc18a8c20881801c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9761ad76eb2bc954dc18a8c20881801c">BKP_DR2_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR2_D_Pos)</td></tr>
<tr class="separator:ga9761ad76eb2bc954dc18a8c20881801c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5bf0698730c611befa365d9af1e9d69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5bf0698730c611befa365d9af1e9d69">BKP_DR2_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9761ad76eb2bc954dc18a8c20881801c">BKP_DR2_D_Msk</a></td></tr>
<tr class="separator:gad5bf0698730c611befa365d9af1e9d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee1c048c48594d5853f2bab666dd9b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR3_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6ee1c048c48594d5853f2bab666dd9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ec01ea6870a76e8787cfbed5b3d4bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ec01ea6870a76e8787cfbed5b3d4bfd">BKP_DR3_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR3_D_Pos)</td></tr>
<tr class="separator:ga0ec01ea6870a76e8787cfbed5b3d4bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20eceb252f64fe20e458e998935d1aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20eceb252f64fe20e458e998935d1aa8">BKP_DR3_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ec01ea6870a76e8787cfbed5b3d4bfd">BKP_DR3_D_Msk</a></td></tr>
<tr class="separator:ga20eceb252f64fe20e458e998935d1aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28219bd54301238673dece17a633054e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR4_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga28219bd54301238673dece17a633054e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0431a06c570c4cdf1d183c1f6e87879d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0431a06c570c4cdf1d183c1f6e87879d">BKP_DR4_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR4_D_Pos)</td></tr>
<tr class="separator:ga0431a06c570c4cdf1d183c1f6e87879d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d8d13d7e78c9963fbd4efbfc176c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28d8d13d7e78c9963fbd4efbfc176c55">BKP_DR4_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0431a06c570c4cdf1d183c1f6e87879d">BKP_DR4_D_Msk</a></td></tr>
<tr class="separator:ga28d8d13d7e78c9963fbd4efbfc176c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade43105bbda0b136d35fbf01ef74c4e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR5_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gade43105bbda0b136d35fbf01ef74c4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a3d38da792db9528f374fcccd34ad19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a3d38da792db9528f374fcccd34ad19">BKP_DR5_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR5_D_Pos)</td></tr>
<tr class="separator:ga9a3d38da792db9528f374fcccd34ad19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb21f36a74563bffacf9a47ec0b6cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fb21f36a74563bffacf9a47ec0b6cf3">BKP_DR5_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a3d38da792db9528f374fcccd34ad19">BKP_DR5_D_Msk</a></td></tr>
<tr class="separator:ga9fb21f36a74563bffacf9a47ec0b6cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1f4a1df0a7b1fc71ba5726be6ba3cc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR6_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2f1f4a1df0a7b1fc71ba5726be6ba3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04530c9a24f1c434284ad722e6502cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04530c9a24f1c434284ad722e6502cdc">BKP_DR6_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR6_D_Pos)</td></tr>
<tr class="separator:ga04530c9a24f1c434284ad722e6502cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38085c3926abbf483ba60ef9495eb8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38085c3926abbf483ba60ef9495eb8db">BKP_DR6_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04530c9a24f1c434284ad722e6502cdc">BKP_DR6_D_Msk</a></td></tr>
<tr class="separator:ga38085c3926abbf483ba60ef9495eb8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c27da64f5879bf5a4206bcf65f63d08"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR7_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7c27da64f5879bf5a4206bcf65f63d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6576bb517f250085d3287168fd1df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6576bb517f250085d3287168fd1df8">BKP_DR7_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR7_D_Pos)</td></tr>
<tr class="separator:ga8f6576bb517f250085d3287168fd1df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e99b1b85bf33bf9f6ce79c3a30ae03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e99b1b85bf33bf9f6ce79c3a30ae03b">BKP_DR7_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6576bb517f250085d3287168fd1df8">BKP_DR7_D_Msk</a></td></tr>
<tr class="separator:ga6e99b1b85bf33bf9f6ce79c3a30ae03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5fcd50c80aa937446f9f1f6312e3e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR8_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gada5fcd50c80aa937446f9f1f6312e3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad219b20783e4883262d64470dfa6f0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad219b20783e4883262d64470dfa6f0ea">BKP_DR8_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR8_D_Pos)</td></tr>
<tr class="separator:gad219b20783e4883262d64470dfa6f0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95495c00cbbaf0495fb42be0ca7ce633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95495c00cbbaf0495fb42be0ca7ce633">BKP_DR8_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad219b20783e4883262d64470dfa6f0ea">BKP_DR8_D_Msk</a></td></tr>
<tr class="separator:ga95495c00cbbaf0495fb42be0ca7ce633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff8dd97c9f40cb9c772ac8e9e669a4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR9_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5ff8dd97c9f40cb9c772ac8e9e669a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7296183435aef8135348f9c8f042ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc7296183435aef8135348f9c8f042ab">BKP_DR9_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR9_D_Pos)</td></tr>
<tr class="separator:gacc7296183435aef8135348f9c8f042ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5a18517f79bedaa6576a295285c0ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f5a18517f79bedaa6576a295285c0ad">BKP_DR9_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc7296183435aef8135348f9c8f042ab">BKP_DR9_D_Msk</a></td></tr>
<tr class="separator:ga4f5a18517f79bedaa6576a295285c0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc0cf1989d648283430402c6cf98f21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR10_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8bc0cf1989d648283430402c6cf98f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa758a621b6453814df4e8e9d3b4466b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa758a621b6453814df4e8e9d3b4466b1">BKP_DR10_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR10_D_Pos)</td></tr>
<tr class="separator:gaa758a621b6453814df4e8e9d3b4466b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2feea44d20bbb9e0f20a3b774c8935c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2feea44d20bbb9e0f20a3b774c8935c2">BKP_DR10_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa758a621b6453814df4e8e9d3b4466b1">BKP_DR10_D_Msk</a></td></tr>
<tr class="separator:ga2feea44d20bbb9e0f20a3b774c8935c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70de60adf3ddd7d029bb2c6ae26d9584"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP_NUMBER</b>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga70de60adf3ddd7d029bb2c6ae26d9584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc9a21a9e1a675c9b1bd87fa9d9013f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_RTCCR_CAL_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1dc9a21a9e1a675c9b1bd87fa9d9013f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ecee89779a7eb707ce00cadabe4cced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecee89779a7eb707ce00cadabe4cced">BKP_RTCCR_CAL_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; BKP_RTCCR_CAL_Pos)</td></tr>
<tr class="separator:ga7ecee89779a7eb707ce00cadabe4cced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f2eeeef42c2f7a59d28a9d5eb4c6857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f2eeeef42c2f7a59d28a9d5eb4c6857">BKP_RTCCR_CAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecee89779a7eb707ce00cadabe4cced">BKP_RTCCR_CAL_Msk</a></td></tr>
<tr class="separator:ga4f2eeeef42c2f7a59d28a9d5eb4c6857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca60166a0ab716868796303ecf45e80"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_RTCCR_CCO_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaaca60166a0ab716868796303ecf45e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad630fd985ef8822ceaab7b830b58e773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad630fd985ef8822ceaab7b830b58e773">BKP_RTCCR_CCO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_RTCCR_CCO_Pos)</td></tr>
<tr class="separator:gad630fd985ef8822ceaab7b830b58e773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639d569ffd9211519b910c1e6304f7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga639d569ffd9211519b910c1e6304f7b3">BKP_RTCCR_CCO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad630fd985ef8822ceaab7b830b58e773">BKP_RTCCR_CCO_Msk</a></td></tr>
<tr class="separator:ga639d569ffd9211519b910c1e6304f7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d443e9c74b61cfc60fd676c4cc90fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_RTCCR_ASOE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga81d443e9c74b61cfc60fd676c4cc90fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ad0803b61c7dd9f7b298a5898a6b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16ad0803b61c7dd9f7b298a5898a6b5d">BKP_RTCCR_ASOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_RTCCR_ASOE_Pos)</td></tr>
<tr class="separator:ga16ad0803b61c7dd9f7b298a5898a6b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924692225ba4db945660687fe47f50b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga924692225ba4db945660687fe47f50b4">BKP_RTCCR_ASOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16ad0803b61c7dd9f7b298a5898a6b5d">BKP_RTCCR_ASOE_Msk</a></td></tr>
<tr class="separator:ga924692225ba4db945660687fe47f50b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926f475a65d4a047cdf7d500da0c9a14"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_RTCCR_ASOS_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga926f475a65d4a047cdf7d500da0c9a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8b4b67ab4f083cd783ec8da328c544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf8b4b67ab4f083cd783ec8da328c544">BKP_RTCCR_ASOS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_RTCCR_ASOS_Pos)</td></tr>
<tr class="separator:gadf8b4b67ab4f083cd783ec8da328c544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d017e8f3c09696cd74e170a95966be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d017e8f3c09696cd74e170a95966be4">BKP_RTCCR_ASOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf8b4b67ab4f083cd783ec8da328c544">BKP_RTCCR_ASOS_Msk</a></td></tr>
<tr class="separator:ga8d017e8f3c09696cd74e170a95966be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db61fcc7d1444ff12406da7037de8ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_CR_TPE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6db61fcc7d1444ff12406da7037de8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga602bbd214a7de36b79a5b8cb3ac73b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga602bbd214a7de36b79a5b8cb3ac73b20">BKP_CR_TPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_CR_TPE_Pos)</td></tr>
<tr class="separator:ga602bbd214a7de36b79a5b8cb3ac73b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb835fd9fbe4d74e598d15de3c12e63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb835fd9fbe4d74e598d15de3c12e63">BKP_CR_TPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga602bbd214a7de36b79a5b8cb3ac73b20">BKP_CR_TPE_Msk</a></td></tr>
<tr class="separator:gadbb835fd9fbe4d74e598d15de3c12e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d7c36060fcb6e08bc92f2deaea4723"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_CR_TPAL_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga18d7c36060fcb6e08bc92f2deaea4723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2133a32b202737c7e10d5b406e2ad68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2133a32b202737c7e10d5b406e2ad68e">BKP_CR_TPAL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_CR_TPAL_Pos)</td></tr>
<tr class="separator:ga2133a32b202737c7e10d5b406e2ad68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cd1469212463d8a772b0b67543d320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28cd1469212463d8a772b0b67543d320">BKP_CR_TPAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2133a32b202737c7e10d5b406e2ad68e">BKP_CR_TPAL_Msk</a></td></tr>
<tr class="separator:ga28cd1469212463d8a772b0b67543d320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab62a21db9c02dba38ff571ab5987baf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_CSR_CTE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaab62a21db9c02dba38ff571ab5987baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4849eaefa0e7d739ab17c88479037a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4849eaefa0e7d739ab17c88479037a5">BKP_CSR_CTE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_CSR_CTE_Pos)</td></tr>
<tr class="separator:gaf4849eaefa0e7d739ab17c88479037a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8cec91d3c30db07961227bcea5c5452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8cec91d3c30db07961227bcea5c5452">BKP_CSR_CTE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4849eaefa0e7d739ab17c88479037a5">BKP_CSR_CTE_Msk</a></td></tr>
<tr class="separator:gad8cec91d3c30db07961227bcea5c5452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03592009722e1bdf8adf628e8e13d394"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_CSR_CTI_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga03592009722e1bdf8adf628e8e13d394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a87b045ce11df1218eedfe8d0d0ca02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a87b045ce11df1218eedfe8d0d0ca02">BKP_CSR_CTI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_CSR_CTI_Pos)</td></tr>
<tr class="separator:ga7a87b045ce11df1218eedfe8d0d0ca02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7dc97ae504ef58fb2137c1fdd02fc4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7dc97ae504ef58fb2137c1fdd02fc4e">BKP_CSR_CTI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a87b045ce11df1218eedfe8d0d0ca02">BKP_CSR_CTI_Msk</a></td></tr>
<tr class="separator:gad7dc97ae504ef58fb2137c1fdd02fc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d13d56abb0c190bf4868ae8c1856a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_CSR_TPIE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga40d13d56abb0c190bf4868ae8c1856a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga580ab6245136d5092a75de43a9a44956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga580ab6245136d5092a75de43a9a44956">BKP_CSR_TPIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_CSR_TPIE_Pos)</td></tr>
<tr class="separator:ga580ab6245136d5092a75de43a9a44956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38baaf48576f4b3ab209369e04d468ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38baaf48576f4b3ab209369e04d468ad">BKP_CSR_TPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga580ab6245136d5092a75de43a9a44956">BKP_CSR_TPIE_Msk</a></td></tr>
<tr class="separator:ga38baaf48576f4b3ab209369e04d468ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3460bc8069d2269ceac8df9dc03a2c8a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_CSR_TEF_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga3460bc8069d2269ceac8df9dc03a2c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36cb6d0b713c1d4cfc362e8ad05847c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36cb6d0b713c1d4cfc362e8ad05847c4">BKP_CSR_TEF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_CSR_TEF_Pos)</td></tr>
<tr class="separator:ga36cb6d0b713c1d4cfc362e8ad05847c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a05fe4e45b0dc0b1f970e51085678d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71a05fe4e45b0dc0b1f970e51085678d">BKP_CSR_TEF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36cb6d0b713c1d4cfc362e8ad05847c4">BKP_CSR_TEF_Msk</a></td></tr>
<tr class="separator:ga71a05fe4e45b0dc0b1f970e51085678d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24caf26d8ffaa4cc0e25d49c1e203f36"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_CSR_TIF_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga24caf26d8ffaa4cc0e25d49c1e203f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16719e39d941977d4e16370059e7a858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16719e39d941977d4e16370059e7a858">BKP_CSR_TIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_CSR_TIF_Pos)</td></tr>
<tr class="separator:ga16719e39d941977d4e16370059e7a858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8317e460ec3e18c78869beacd0bac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8317e460ec3e18c78869beacd0bac8">BKP_CSR_TIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16719e39d941977d4e16370059e7a858">BKP_CSR_TIF_Msk</a></td></tr>
<tr class="separator:ga3a8317e460ec3e18c78869beacd0bac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24995a185bfa02f4ed0624e1a5921585"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSION_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga24995a185bfa02f4ed0624e1a5921585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21adcb31640b6407baff549c0e7d1af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CR_HSION_Pos)</td></tr>
<tr class="separator:ga21adcb31640b6407baff549c0e7d1af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</a></td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c32f27431ef9437aa34fb0f1d41da9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSIRDY_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga77c32f27431ef9437aa34fb0f1d41da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c613573a83b8399c228dca39063947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CR_HSIRDY_Pos)</td></tr>
<tr class="separator:ga55c613573a83b8399c228dca39063947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</a></td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb6ab7cdd2569af23f9688384d577bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSITRIM_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga1eb6ab7cdd2569af23f9688384d577bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c875ded980268c8d87803fde1d3add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add">RCC_CR_HSITRIM_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; RCC_CR_HSITRIM_Pos)</td></tr>
<tr class="separator:ga47c875ded980268c8d87803fde1d3add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb4397b2095c31660a01b748386aa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add">RCC_CR_HSITRIM_Msk</a></td></tr>
<tr class="separator:ga5cb4397b2095c31660a01b748386aa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca19ae5be8263a15a6122f80820ddab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSICAL_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaca19ae5be8263a15a6122f80820ddab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0cd0084e6349428abdb91755f0a3d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3">RCC_CR_HSICAL_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; RCC_CR_HSICAL_Pos)</td></tr>
<tr class="separator:ga6b0cd0084e6349428abdb91755f0a3d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3">RCC_CR_HSICAL_Msk</a></td></tr>
<tr class="separator:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf45a431682229e7131fab4a9df6bb8a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEON_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gacf45a431682229e7131fab4a9df6bb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f5167bea85df0b393de9d3846ea8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CR_HSEON_Pos)</td></tr>
<tr class="separator:ga71f5167bea85df0b393de9d3846ea8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</a></td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b35f100d3353d0d73ef1f9099a70285"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSERDY_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga0b35f100d3353d0d73ef1f9099a70285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993e8ee50d7049e18ec9ee1e5ddcaa64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CR_HSERDY_Pos)</td></tr>
<tr class="separator:ga993e8ee50d7049e18ec9ee1e5ddcaa64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</a></td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11714ac23d6cbef2f25c8b6c38e07f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEBYP_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac11714ac23d6cbef2f25c8b6c38e07f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04d2021b54bf9a1b66578c67a436b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CR_HSEBYP_Pos)</td></tr>
<tr class="separator:gac04d2021b54bf9a1b66578c67a436b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</a></td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf8f4f358e06d0c2b8a040474c0c75aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_CSSON_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gabf8f4f358e06d0c2b8a040474c0c75aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf02f4983b7cd9e1b664729cf6abb1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">RCC_CR_CSSON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CR_CSSON_Pos)</td></tr>
<tr class="separator:gaaf02f4983b7cd9e1b664729cf6abb1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">RCC_CR_CSSON_Msk</a></td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9969597c000e9ed714c2472e019f7df3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLON_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga9969597c000e9ed714c2472e019f7df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60dd7c471ec3ba4587e0cecdc8238f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CR_PLLON_Pos)</td></tr>
<tr class="separator:ga60dd7c471ec3ba4587e0cecdc8238f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</a></td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa99ebf56183320b517b804fbc76e8ce4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLRDY_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaa99ebf56183320b517b804fbc76e8ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237ae9216a3ae5c1f6833a52995413df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CR_PLLRDY_Pos)</td></tr>
<tr class="separator:ga237ae9216a3ae5c1f6833a52995413df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</a></td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf9dd749ab13a3b9d55308e24f60160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0cf9dd749ab13a3b9d55308e24f60160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ad7777386bbf5555ef8b02939197aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:ga06ad7777386bbf5555ef8b02939197aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</a></td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb563f217242d969f4355d0818fde705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:gafb563f217242d969f4355d0818fde705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87389cacb2eaf53730da13a2a33cd487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:ga87389cacb2eaf53730da13a2a33cd487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79d13a977d5b0c2e132b4939663158d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab79d13a977d5b0c2e132b4939663158d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0b6cd7629c047bcc4ac3e88d920e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; RCC_CFGR_SWS_Pos)</td></tr>
<tr class="separator:gaef0b6cd7629c047bcc4ac3e88d920e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</a></td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eae59112c51def51979e31e8695b39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_SWS_Pos)</td></tr>
<tr class="separator:ga1eae59112c51def51979e31e8695b39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3a5718999d7259f216137a23c2a379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; RCC_CFGR_SWS_Pos)</td></tr>
<tr class="separator:gaad3a5718999d7259f216137a23c2a379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09a0202f441c1a43e69c62331d50a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:gae09a0202f441c1a43e69c62331d50a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="separator:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2447eb7ab6388f0446e7550df8f50d90"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga2447eb7ab6388f0446e7550df8f50d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65804e0ce7ec3204e9a56bb848428460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:ga65804e0ce7ec3204e9a56bb848428460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</a></td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac734bddb507eed4a62a0af4cef74a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:gadac734bddb507eed4a62a0af4cef74a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1180512cc5f3dde7895040a9037286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:ga5a1180512cc5f3dde7895040a9037286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="separator:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe860867ae4b1b6d28473ded1546d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>&#160;&#160;&#160;0x00000090U</td></tr>
<tr class="separator:gaffe860867ae4b1b6d28473ded1546d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca71d6b42bdb83b5ff5320578869a058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a>&#160;&#160;&#160;0x000000A0U</td></tr>
<tr class="separator:gaca71d6b42bdb83b5ff5320578869a058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a>&#160;&#160;&#160;0x000000B0U</td></tr>
<tr class="separator:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a>&#160;&#160;&#160;0x000000C0U</td></tr>
<tr class="separator:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a>&#160;&#160;&#160;0x000000D0U</td></tr>
<tr class="separator:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089930cedd5b2cb201e717438f29d25b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a>&#160;&#160;&#160;0x000000E0U</td></tr>
<tr class="separator:ga089930cedd5b2cb201e717438f29d25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a>&#160;&#160;&#160;0x000000F0U</td></tr>
<tr class="separator:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f0825acc89712f58b97844fbac93ca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE1_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf0f0825acc89712f58b97844fbac93ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48842716ad7c2280b8ddbac071cdc773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773">RCC_CFGR_PPRE1_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; RCC_CFGR_PPRE1_Pos)</td></tr>
<tr class="separator:ga48842716ad7c2280b8ddbac071cdc773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773">RCC_CFGR_PPRE1_Msk</a></td></tr>
<tr class="separator:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d37c20686faa340a77021117f5908b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">RCC_CFGR_PPRE1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_PPRE1_Pos)</td></tr>
<tr class="separator:ga2d37c20686faa340a77021117f5908b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41049f8a28fdced6bb4d9267845ffa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">RCC_CFGR_PPRE1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; RCC_CFGR_PPRE1_Pos)</td></tr>
<tr class="separator:gad41049f8a28fdced6bb4d9267845ffa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fcb524f6ca203ddff1862c124d4f89f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; RCC_CFGR_PPRE1_Pos)</td></tr>
<tr class="separator:ga5fcb524f6ca203ddff1862c124d4f89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f6562bb2ecf65055a2f42cbb48ef11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gac8f6562bb2ecf65055a2f42cbb48ef11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf832ad6844c907d9bb37c1536defcb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="separator:gaf832ad6844c907d9bb37c1536defcb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>&#160;&#160;&#160;0x00000500U</td></tr>
<tr class="separator:ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ddd6d657837e1971bb86e3bf1c15e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a>&#160;&#160;&#160;0x00000600U</td></tr>
<tr class="separator:ga9ddd6d657837e1971bb86e3bf1c15e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c38ba326bde7c7a18c4f7f2aacf823f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a>&#160;&#160;&#160;0x00000700U</td></tr>
<tr class="separator:ga5c38ba326bde7c7a18c4f7f2aacf823f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562db8b1e75fa862a3652b56a29b9fb6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE2_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga562db8b1e75fa862a3652b56a29b9fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga489e055e843ee5090c0174bbb9af9a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67">RCC_CFGR_PPRE2_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; RCC_CFGR_PPRE2_Pos)</td></tr>
<tr class="separator:ga489e055e843ee5090c0174bbb9af9a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61bd4f9f345ba41806813b0bfff1311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67">RCC_CFGR_PPRE2_Msk</a></td></tr>
<tr class="separator:gad61bd4f9f345ba41806813b0bfff1311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ca63155494ed59eb5e34bec1e5f4e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">RCC_CFGR_PPRE2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_PPRE2_Pos)</td></tr>
<tr class="separator:ga82ca63155494ed59eb5e34bec1e5f4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb19c9e76fe8e8a7c991714c92e937f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">RCC_CFGR_PPRE2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; RCC_CFGR_PPRE2_Pos)</td></tr>
<tr class="separator:gafdb19c9e76fe8e8a7c991714c92e937f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adc802687eab5b6ece99a20793219db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">RCC_CFGR_PPRE2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; RCC_CFGR_PPRE2_Pos)</td></tr>
<tr class="separator:ga9adc802687eab5b6ece99a20793219db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247aebf1999a38ea07785558d277bb1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga247aebf1999a38ea07785558d277bb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d9c91eaad122460d324a71cc939d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="separator:ga99d9c91eaad122460d324a71cc939d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4340fc3fc52eca36eb302959fbecb715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</a>&#160;&#160;&#160;0x00002800U</td></tr>
<tr class="separator:ga4340fc3fc52eca36eb302959fbecb715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412b382a1134e0ee5614e0f4bcf97552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</a>&#160;&#160;&#160;0x00003000U</td></tr>
<tr class="separator:ga412b382a1134e0ee5614e0f4bcf97552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece3ee58d4138f7452733bfa1ad37eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</a>&#160;&#160;&#160;0x00003800U</td></tr>
<tr class="separator:gaece3ee58d4138f7452733bfa1ad37eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a10a256392616c89ca71aeb2b5dd41c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_ADCPRE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga5a10a256392616c89ca71aeb2b5dd41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb43af90ef56b4020935071a5d82a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcb43af90ef56b4020935071a5d82a64">RCC_CFGR_ADCPRE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; RCC_CFGR_ADCPRE_Pos)</td></tr>
<tr class="separator:gafcb43af90ef56b4020935071a5d82a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970436533d6ba9f1cb8ac840476093fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb">RCC_CFGR_ADCPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcb43af90ef56b4020935071a5d82a64">RCC_CFGR_ADCPRE_Msk</a></td></tr>
<tr class="separator:ga970436533d6ba9f1cb8ac840476093fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c74a8025b95975be34bee12dc470c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c74a8025b95975be34bee12dc470c48">RCC_CFGR_ADCPRE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_ADCPRE_Pos)</td></tr>
<tr class="separator:ga7c74a8025b95975be34bee12dc470c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b5aa588027e12ad1483885db4db3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81b5aa588027e12ad1483885db4db3a8">RCC_CFGR_ADCPRE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; RCC_CFGR_ADCPRE_Pos)</td></tr>
<tr class="separator:ga81b5aa588027e12ad1483885db4db3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9514a85f55de77d1c7d7be1f2f1f9665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665">RCC_CFGR_ADCPRE_DIV2</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga9514a85f55de77d1c7d7be1f2f1f9665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748ba0a0bbb1ad1fe7e4e00f40695402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402">RCC_CFGR_ADCPRE_DIV4</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="separator:ga748ba0a0bbb1ad1fe7e4e00f40695402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8337d95f8480d74072e817540a333b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8337d95f8480d74072e817540a333b6c">RCC_CFGR_ADCPRE_DIV6</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="separator:ga8337d95f8480d74072e817540a333b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7898d2e86664877dc43fbc2421a16347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7898d2e86664877dc43fbc2421a16347">RCC_CFGR_ADCPRE_DIV8</a>&#160;&#160;&#160;0x0000C000U</td></tr>
<tr class="separator:ga7898d2e86664877dc43fbc2421a16347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614b938ddf23d16f9b51da1ef82175b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLSRC_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga614b938ddf23d16f9b51da1ef82175b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga084925eb0aca8d042bbd80e71c73246b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b">RCC_CFGR_PLLSRC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_PLLSRC_Pos)</td></tr>
<tr class="separator:ga084925eb0aca8d042bbd80e71c73246b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b">RCC_CFGR_PLLSRC_Msk</a></td></tr>
<tr class="separator:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b89ede176fe90674f056224251369a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLXTPRE_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaa5b89ede176fe90674f056224251369a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d2aec39e3d96338c036054a7f8e55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d2aec39e3d96338c036054a7f8e55a">RCC_CFGR_PLLXTPRE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_PLLXTPRE_Pos)</td></tr>
<tr class="separator:gad5d2aec39e3d96338c036054a7f8e55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5d2aec39e3d96338c036054a7f8e55a">RCC_CFGR_PLLXTPRE_Msk</a></td></tr>
<tr class="separator:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68c2c185ba70d6e9df482f233aef0b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gae68c2c185ba70d6e9df482f233aef0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c8e486249d37ffec565a1db2bd4f488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c8e486249d37ffec565a1db2bd4f488">RCC_CFGR_PLLMULL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; RCC_CFGR_PLLMULL_Pos)</td></tr>
<tr class="separator:ga4c8e486249d37ffec565a1db2bd4f488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9735c088436b547fff3baae2bbaa0426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c8e486249d37ffec565a1db2bd4f488">RCC_CFGR_PLLMULL_Msk</a></td></tr>
<tr class="separator:ga9735c088436b547fff3baae2bbaa0426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb6ca064b9e67d2b5b9b432e34784af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb6ca064b9e67d2b5b9b432e34784af5">RCC_CFGR_PLLMULL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)</td></tr>
<tr class="separator:gafb6ca064b9e67d2b5b9b432e34784af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c7cc1ebda470255592844cbd05ee1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c7cc1ebda470255592844cbd05ee1c">RCC_CFGR_PLLMULL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)</td></tr>
<tr class="separator:ga81c7cc1ebda470255592844cbd05ee1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab26410b868aa7b07921560f91852a791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab26410b868aa7b07921560f91852a791">RCC_CFGR_PLLMULL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)</td></tr>
<tr class="separator:gab26410b868aa7b07921560f91852a791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce99349c21265ea13b8fe3c9bcda130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacce99349c21265ea13b8fe3c9bcda130">RCC_CFGR_PLLMULL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)</td></tr>
<tr class="separator:gacce99349c21265ea13b8fe3c9bcda130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b5fd80bf935fe93794603e8ce0236c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59b5fd80bf935fe93794603e8ce0236c">RCC_CFGR_PLLXTPRE_HSE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga59b5fd80bf935fe93794603e8ce0236c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180cde8fba603992d102c51cc415073e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga180cde8fba603992d102c51cc415073e">RCC_CFGR_PLLXTPRE_HSE_DIV2</a>&#160;&#160;&#160;0x00020000U</td></tr>
<tr class="separator:ga180cde8fba603992d102c51cc415073e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa19a3c7d27836012150a86fd9c950cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa19a3c7d27836012150a86fd9c950cdf">RCC_CFGR_PLLMULL2</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaa19a3c7d27836012150a86fd9c950cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab172fdad27e2a0c62f1dbd89c708a544"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL3_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gab172fdad27e2a0c62f1dbd89c708a544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61376db32a9bb6b4607b4081113ebf45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61376db32a9bb6b4607b4081113ebf45">RCC_CFGR_PLLMULL3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_PLLMULL3_Pos)</td></tr>
<tr class="separator:ga61376db32a9bb6b4607b4081113ebf45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb4c410e818f5a68d58a723e7355e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb4c410e818f5a68d58a723e7355e6e8">RCC_CFGR_PLLMULL3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61376db32a9bb6b4607b4081113ebf45">RCC_CFGR_PLLMULL3_Msk</a></td></tr>
<tr class="separator:gaeb4c410e818f5a68d58a723e7355e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477d6ecc0f673e6b6a354231d752b88d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL4_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga477d6ecc0f673e6b6a354231d752b88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff05ab077b58db3c1b9018b26d970ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff05ab077b58db3c1b9018b26d970ec">RCC_CFGR_PLLMULL4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_PLLMULL4_Pos)</td></tr>
<tr class="separator:ga6ff05ab077b58db3c1b9018b26d970ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6066f758a13c7686d1dc709ac0a7d976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6066f758a13c7686d1dc709ac0a7d976">RCC_CFGR_PLLMULL4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff05ab077b58db3c1b9018b26d970ec">RCC_CFGR_PLLMULL4_Msk</a></td></tr>
<tr class="separator:ga6066f758a13c7686d1dc709ac0a7d976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45fceca928f59838bcff833b18753cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL5_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac45fceca928f59838bcff833b18753cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf69c19c2b47d698eaef0016dc86f5805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf69c19c2b47d698eaef0016dc86f5805">RCC_CFGR_PLLMULL5_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; RCC_CFGR_PLLMULL5_Pos)</td></tr>
<tr class="separator:gaf69c19c2b47d698eaef0016dc86f5805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2290e27c9c1b64d2dd076652db40a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2290e27c9c1b64d2dd076652db40a68">RCC_CFGR_PLLMULL5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf69c19c2b47d698eaef0016dc86f5805">RCC_CFGR_PLLMULL5_Msk</a></td></tr>
<tr class="separator:gaf2290e27c9c1b64d2dd076652db40a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0675a46c67ad5278a4acac5a521e3e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL6_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gac0675a46c67ad5278a4acac5a521e3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4572366ac2c658b59a26361877ebe5a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4572366ac2c658b59a26361877ebe5a6">RCC_CFGR_PLLMULL6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_PLLMULL6_Pos)</td></tr>
<tr class="separator:ga4572366ac2c658b59a26361877ebe5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea3b717fd226bc6ff5a78b711c051eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea3b717fd226bc6ff5a78b711c051eb">RCC_CFGR_PLLMULL6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4572366ac2c658b59a26361877ebe5a6">RCC_CFGR_PLLMULL6_Msk</a></td></tr>
<tr class="separator:ga5ea3b717fd226bc6ff5a78b711c051eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11313acad09a2bbedcfead8d24404459"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL7_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga11313acad09a2bbedcfead8d24404459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65a3a76eb1487a9c45160f07673543f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65a3a76eb1487a9c45160f07673543f">RCC_CFGR_PLLMULL7_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; RCC_CFGR_PLLMULL7_Pos)</td></tr>
<tr class="separator:gac65a3a76eb1487a9c45160f07673543f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff8d8dcf3876d1c85657680a64c1696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff8d8dcf3876d1c85657680a64c1696">RCC_CFGR_PLLMULL7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac65a3a76eb1487a9c45160f07673543f">RCC_CFGR_PLLMULL7_Msk</a></td></tr>
<tr class="separator:ga6ff8d8dcf3876d1c85657680a64c1696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82d90b23d800b67a4d8faa5881e03a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL8_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gab82d90b23d800b67a4d8faa5881e03a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae822110b7f4ddbe677315e1d9047c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae822110b7f4ddbe677315e1d9047c65">RCC_CFGR_PLLMULL8_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; RCC_CFGR_PLLMULL8_Pos)</td></tr>
<tr class="separator:gaae822110b7f4ddbe677315e1d9047c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d6580b1595ff2d5c3383218370cfca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95d6580b1595ff2d5c3383218370cfca">RCC_CFGR_PLLMULL8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae822110b7f4ddbe677315e1d9047c65">RCC_CFGR_PLLMULL8_Msk</a></td></tr>
<tr class="separator:ga95d6580b1595ff2d5c3383218370cfca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a82a9a000f93c2dd1c79b5ccd0d28ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL9_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga5a82a9a000f93c2dd1c79b5ccd0d28ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f708c16ec7bf00892c0df1c85cb437b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f708c16ec7bf00892c0df1c85cb437b">RCC_CFGR_PLLMULL9_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; RCC_CFGR_PLLMULL9_Pos)</td></tr>
<tr class="separator:ga2f708c16ec7bf00892c0df1c85cb437b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384c396ec051b958c9a5781c13faf7e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga384c396ec051b958c9a5781c13faf7e5">RCC_CFGR_PLLMULL9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f708c16ec7bf00892c0df1c85cb437b">RCC_CFGR_PLLMULL9_Msk</a></td></tr>
<tr class="separator:ga384c396ec051b958c9a5781c13faf7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f692e557b578a8edf9fff862dbbc06"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL10_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaf5f692e557b578a8edf9fff862dbbc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45dfab8c0caf6ab1945a7f742cc449c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45dfab8c0caf6ab1945a7f742cc449c2">RCC_CFGR_PLLMULL10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_PLLMULL10_Pos)</td></tr>
<tr class="separator:ga45dfab8c0caf6ab1945a7f742cc449c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae07bb87d09d30874a5eebb32510f647f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae07bb87d09d30874a5eebb32510f647f">RCC_CFGR_PLLMULL10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45dfab8c0caf6ab1945a7f742cc449c2">RCC_CFGR_PLLMULL10_Msk</a></td></tr>
<tr class="separator:gae07bb87d09d30874a5eebb32510f647f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b91f8433bcbc05cb4ed1c7be146a0a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL11_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga03b91f8433bcbc05cb4ed1c7be146a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0646b4c63e2dfb41096410e8e2c8cab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0646b4c63e2dfb41096410e8e2c8cab8">RCC_CFGR_PLLMULL11_Msk</a>&#160;&#160;&#160;(0x9UL &lt;&lt; RCC_CFGR_PLLMULL11_Pos)</td></tr>
<tr class="separator:ga0646b4c63e2dfb41096410e8e2c8cab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad338c178459b97d617398dca92b2a699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad338c178459b97d617398dca92b2a699">RCC_CFGR_PLLMULL11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0646b4c63e2dfb41096410e8e2c8cab8">RCC_CFGR_PLLMULL11_Msk</a></td></tr>
<tr class="separator:gad338c178459b97d617398dca92b2a699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8a91a56a344f28d933596adf40be96"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL12_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gace8a91a56a344f28d933596adf40be96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5fcc07d6725594c750c967669c424c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5fcc07d6725594c750c967669c424c0">RCC_CFGR_PLLMULL12_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; RCC_CFGR_PLLMULL12_Pos)</td></tr>
<tr class="separator:gac5fcc07d6725594c750c967669c424c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79000f4e48edc56ee6ff315b64dcbfa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79000f4e48edc56ee6ff315b64dcbfa5">RCC_CFGR_PLLMULL12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5fcc07d6725594c750c967669c424c0">RCC_CFGR_PLLMULL12_Msk</a></td></tr>
<tr class="separator:ga79000f4e48edc56ee6ff315b64dcbfa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144e06f354b644057ca0fcb324234254"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL13_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga144e06f354b644057ca0fcb324234254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ffa03bc154699144543110d46d6a322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ffa03bc154699144543110d46d6a322">RCC_CFGR_PLLMULL13_Msk</a>&#160;&#160;&#160;(0xBUL &lt;&lt; RCC_CFGR_PLLMULL13_Pos)</td></tr>
<tr class="separator:ga2ffa03bc154699144543110d46d6a322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647a6f3d6de31737ca95de9db3925274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga647a6f3d6de31737ca95de9db3925274">RCC_CFGR_PLLMULL13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ffa03bc154699144543110d46d6a322">RCC_CFGR_PLLMULL13_Msk</a></td></tr>
<tr class="separator:ga647a6f3d6de31737ca95de9db3925274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331a5fc355b52d1e5647188fcbd4e96b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL14_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga331a5fc355b52d1e5647188fcbd4e96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47b43d519f3194836b96434e26cc0d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf47b43d519f3194836b96434e26cc0d2">RCC_CFGR_PLLMULL14_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; RCC_CFGR_PLLMULL14_Pos)</td></tr>
<tr class="separator:gaf47b43d519f3194836b96434e26cc0d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffe33153aa4ffd2fe43439a6d2eaf5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffe33153aa4ffd2fe43439a6d2eaf5c">RCC_CFGR_PLLMULL14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf47b43d519f3194836b96434e26cc0d2">RCC_CFGR_PLLMULL14_Msk</a></td></tr>
<tr class="separator:ga9ffe33153aa4ffd2fe43439a6d2eaf5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc50878b30c369d1042f6120908da43"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL15_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga5cc50878b30c369d1042f6120908da43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4811a283a2a26f6929ecd9f86f51b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4811a283a2a26f6929ecd9f86f51b93">RCC_CFGR_PLLMULL15_Msk</a>&#160;&#160;&#160;(0xDUL &lt;&lt; RCC_CFGR_PLLMULL15_Pos)</td></tr>
<tr class="separator:gaf4811a283a2a26f6929ecd9f86f51b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9afaf1b82cb9c1e9c8b34c5b77b3f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9afaf1b82cb9c1e9c8b34c5b77b3f17">RCC_CFGR_PLLMULL15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4811a283a2a26f6929ecd9f86f51b93">RCC_CFGR_PLLMULL15_Msk</a></td></tr>
<tr class="separator:gaa9afaf1b82cb9c1e9c8b34c5b77b3f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3684fdbf681262de6d32b7b9bc9d88"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL16_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga2e3684fdbf681262de6d32b7b9bc9d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21fc8ce2709718db2300481439e1de93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21fc8ce2709718db2300481439e1de93">RCC_CFGR_PLLMULL16_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; RCC_CFGR_PLLMULL16_Pos)</td></tr>
<tr class="separator:ga21fc8ce2709718db2300481439e1de93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd78b92c36f3a3aafc6cc8fbf90a7e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecd78b92c36f3a3aafc6cc8fbf90a7e7">RCC_CFGR_PLLMULL16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21fc8ce2709718db2300481439e1de93">RCC_CFGR_PLLMULL16_Msk</a></td></tr>
<tr class="separator:gaecd78b92c36f3a3aafc6cc8fbf90a7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e27915d55d2c06625bffe6e7b16512"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga06e27915d55d2c06625bffe6e7b16512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga094e2368e960d1ce0d46a76a0d4cf736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga094e2368e960d1ce0d46a76a0d4cf736">RCC_CFGR_MCO_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; RCC_CFGR_MCO_Pos)</td></tr>
<tr class="separator:ga094e2368e960d1ce0d46a76a0d4cf736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d7212d83114d355736613e6dc1dbde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">RCC_CFGR_MCO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga094e2368e960d1ce0d46a76a0d4cf736">RCC_CFGR_MCO_Msk</a></td></tr>
<tr class="separator:gaf2d7212d83114d355736613e6dc1dbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7147402d137ccaa1c8608fcb1d3d2e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01">RCC_CFGR_MCO_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_MCO_Pos)</td></tr>
<tr class="separator:ga7147402d137ccaa1c8608fcb1d3d2e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ec148346aa17c67aafebcb616dd57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b">RCC_CFGR_MCO_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; RCC_CFGR_MCO_Pos)</td></tr>
<tr class="separator:gaa6ec148346aa17c67aafebcb616dd57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad02d5012ff73e9c839b909887ffde7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f">RCC_CFGR_MCO_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; RCC_CFGR_MCO_Pos)</td></tr>
<tr class="separator:gaad02d5012ff73e9c839b909887ffde7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab345908eef02b3029dd78be58baa0c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gab345908eef02b3029dd78be58baa0c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>&#160;&#160;&#160;0x04000000U</td></tr>
<tr class="separator:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a>&#160;&#160;&#160;0x05000000U</td></tr>
<tr class="separator:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a>&#160;&#160;&#160;0x06000000U</td></tr>
<tr class="separator:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf501b78192ef13a7016e1f2089c9f8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf501b78192ef13a7016e1f2089c9f8a3">RCC_CFGR_MCO_PLLCLK_DIV2</a>&#160;&#160;&#160;0x07000000U</td></tr>
<tr class="separator:gaf501b78192ef13a7016e1f2089c9f8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76304e842d0244575776a28f82cafcfd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">RCC_CFGR_MCO</a></td></tr>
<tr class="separator:ga76304e842d0244575776a28f82cafcfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02d2500aaedb40c512793f8c38290a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_0</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01">RCC_CFGR_MCO_0</a></td></tr>
<tr class="separator:gab02d2500aaedb40c512793f8c38290a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fcf02df023f6a18ceb6ba85478ff64"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b">RCC_CFGR_MCO_1</a></td></tr>
<tr class="separator:ga85fcf02df023f6a18ceb6ba85478ff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136d5fb2b22442eca6796b45dfa72d84"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f">RCC_CFGR_MCO_2</a></td></tr>
<tr class="separator:ga136d5fb2b22442eca6796b45dfa72d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c19cf3ed733a70e39c2762f4d2b2f3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_NOCLOCK</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a></td></tr>
<tr class="separator:ga7c19cf3ed733a70e39c2762f4d2b2f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga534d3a388ad57c61703e978f18cb54fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_SYSCLK</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a></td></tr>
<tr class="separator:ga534d3a388ad57c61703e978f18cb54fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07eccf5b223ad070f5a3e92fc001d19f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_HSI</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a></td></tr>
<tr class="separator:ga07eccf5b223ad070f5a3e92fc001d19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a859d077eb6af5cf40f7c6b3851dd1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_HSE</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a></td></tr>
<tr class="separator:gaf4a859d077eb6af5cf40f7c6b3851dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa65442d202aed917e45ca56bf2e85809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa65442d202aed917e45ca56bf2e85809">RCC_CFGR_MCOSEL_PLL_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf501b78192ef13a7016e1f2089c9f8a3">RCC_CFGR_MCO_PLLCLK_DIV2</a></td></tr>
<tr class="separator:gaa65442d202aed917e45ca56bf2e85809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e24ddcd9380a97107db8d483fdd9cb2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9e24ddcd9380a97107db8d483fdd9cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2542dd9dbe634971278d2f4e24c3091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091">RCC_CIR_LSIRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_LSIRDYF_Pos)</td></tr>
<tr class="separator:gac2542dd9dbe634971278d2f4e24c3091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091">RCC_CIR_LSIRDYF_Msk</a></td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2be1b77680f922f877e6d1b56287f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYF_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9a2be1b77680f922f877e6d1b56287f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e246b3d87483bf3ca4a55d470acf4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f">RCC_CIR_LSERDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_LSERDYF_Pos)</td></tr>
<tr class="separator:ga58e246b3d87483bf3ca4a55d470acf4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f">RCC_CIR_LSERDYF_Msk</a></td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8f2d94fb254c9a2fe2c9aadcef7e147"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYF_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab8f2d94fb254c9a2fe2c9aadcef7e147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c72d692b99c4539982fea718b2ba8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6">RCC_CIR_HSIRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_HSIRDYF_Pos)</td></tr>
<tr class="separator:ga8c72d692b99c4539982fea718b2ba8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6">RCC_CIR_HSIRDYF_Msk</a></td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a0fe34b1b1c44c6982a69fa082f6c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYF_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga37a0fe34b1b1c44c6982a69fa082f6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cbcd4b04177bd2420126b0de418de2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e">RCC_CIR_HSERDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_HSERDYF_Pos)</td></tr>
<tr class="separator:ga1cbcd4b04177bd2420126b0de418de2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e">RCC_CIR_HSERDYF_Msk</a></td></tr>
<tr class="separator:ga11ea196450aac9ac35e283a66afc3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be890d102ccff40b4e370d575940af5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4be890d102ccff40b4e370d575940af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d53f154b50703f3ab18f017b7ace1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c">RCC_CIR_PLLRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_PLLRDYF_Pos)</td></tr>
<tr class="separator:ga88d53f154b50703f3ab18f017b7ace1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c">RCC_CIR_PLLRDYF_Msk</a></td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82aae1efb70d76f85bcad7ec0632d4c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_CSSF_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gab82aae1efb70d76f85bcad7ec0632d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">RCC_CIR_CSSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_CSSF_Pos)</td></tr>
<tr class="separator:ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">RCC_CIR_CSSF_Msk</a></td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085c2d83db641a456df4a5f67582bff5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYIE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga085c2d83db641a456df4a5f67582bff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba1782e2e14efd1bd9feabf1608fd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a">RCC_CIR_LSIRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_LSIRDYIE_Pos)</td></tr>
<tr class="separator:ga7ba1782e2e14efd1bd9feabf1608fd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a">RCC_CIR_LSIRDYIE_Msk</a></td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eabf777f7d12a95038d5408cd9a3225"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYIE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga7eabf777f7d12a95038d5408cd9a3225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24446323cbae3ab353f248d23655b822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822">RCC_CIR_LSERDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_LSERDYIE_Pos)</td></tr>
<tr class="separator:ga24446323cbae3ab353f248d23655b822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822">RCC_CIR_LSERDYIE_Msk</a></td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc61d466aac29f7fbd88b0245d6cf8c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYIE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gafc61d466aac29f7fbd88b0245d6cf8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7aeb42d0a5ef8e7bac1876e0689814e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e">RCC_CIR_HSIRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_HSIRDYIE_Pos)</td></tr>
<tr class="separator:gac7aeb42d0a5ef8e7bac1876e0689814e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e">RCC_CIR_HSIRDYIE_Msk</a></td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a258b8f9041e6a3e30a12f371e1e289"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYIE_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga8a258b8f9041e6a3e30a12f371e1e289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6db5519f1bbb1d42ee0f43367e7fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9">RCC_CIR_HSERDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_HSERDYIE_Pos)</td></tr>
<tr class="separator:ga2f6db5519f1bbb1d42ee0f43367e7fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9">RCC_CIR_HSERDYIE_Msk</a></td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f619655facb49336e0baf439ef130b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYIE_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga54f619655facb49336e0baf439ef130b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdb478ae8c7d99d780c78bb68830dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5">RCC_CIR_PLLRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_PLLRDYIE_Pos)</td></tr>
<tr class="separator:ga6fdb478ae8c7d99d780c78bb68830dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5">RCC_CIR_PLLRDYIE_Msk</a></td></tr>
<tr class="separator:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1baeac3a2504113deb0a65d46d7314e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYC_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1baeac3a2504113deb0a65d46d7314e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11edf191b118ca860e0eca011f113ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9">RCC_CIR_LSIRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_LSIRDYC_Pos)</td></tr>
<tr class="separator:ga11edf191b118ca860e0eca011f113ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9">RCC_CIR_LSIRDYC_Msk</a></td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f106e06b78f78c5a520faa1b180de2e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYC_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga0f106e06b78f78c5a520faa1b180de2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba1367e36a992aae85f9e8f9921e9426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426">RCC_CIR_LSERDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_LSERDYC_Pos)</td></tr>
<tr class="separator:gaba1367e36a992aae85f9e8f9921e9426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426">RCC_CIR_LSERDYC_Msk</a></td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ccc89ed1b4d16c5f2804c216c5adc3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYC_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaf2ccc89ed1b4d16c5f2804c216c5adc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657cffa4be41e26f7b5383719dd7781a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a">RCC_CIR_HSIRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_HSIRDYC_Pos)</td></tr>
<tr class="separator:ga657cffa4be41e26f7b5383719dd7781a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a">RCC_CIR_HSIRDYC_Msk</a></td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e713e2755ef1c9210e3b8c8f2c718e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYC_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga34e713e2755ef1c9210e3b8c8f2c718e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2211dd40005f6152d0e8258d380a6713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713">RCC_CIR_HSERDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_HSERDYC_Pos)</td></tr>
<tr class="separator:ga2211dd40005f6152d0e8258d380a6713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713">RCC_CIR_HSERDYC_Msk</a></td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2884b24e49761690cfc68a9929c7b10d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYC_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga2884b24e49761690cfc68a9929c7b10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee90d2a5649fe386ba87eeead64ada1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1">RCC_CIR_PLLRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_PLLRDYC_Pos)</td></tr>
<tr class="separator:ga1ee90d2a5649fe386ba87eeead64ada1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1">RCC_CIR_PLLRDYC_Msk</a></td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7cf29f8c4b46a59751e6fdc44f8153"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_CSSC_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga5c7cf29f8c4b46a59751e6fdc44f8153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a9cf76bbf90f432815527965cb5c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e">RCC_CIR_CSSC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_CSSC_Pos)</td></tr>
<tr class="separator:ga66a9cf76bbf90f432815527965cb5c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e">RCC_CIR_CSSC_Msk</a></td></tr>
<tr class="separator:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9b7c6ac111b2b73610f7a8c31d8d4f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_AFIORST_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0f9b7c6ac111b2b73610f7a8c31d8d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d246e99064bac1df1715a67191f7fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d246e99064bac1df1715a67191f7fb0">RCC_APB2RSTR_AFIORST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_AFIORST_Pos)</td></tr>
<tr class="separator:ga0d246e99064bac1df1715a67191f7fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c01f7eac4d00d2011162116931a165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54c01f7eac4d00d2011162116931a165">RCC_APB2RSTR_AFIORST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d246e99064bac1df1715a67191f7fb0">RCC_APB2RSTR_AFIORST_Msk</a></td></tr>
<tr class="separator:ga54c01f7eac4d00d2011162116931a165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d97b3ff05134ebdb7b9510122e1835a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_IOPARST_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga9d97b3ff05134ebdb7b9510122e1835a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f8cbb8d7bbfe50c5de3726139120da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28f8cbb8d7bbfe50c5de3726139120da">RCC_APB2RSTR_IOPARST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_IOPARST_Pos)</td></tr>
<tr class="separator:ga28f8cbb8d7bbfe50c5de3726139120da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364c5d4966543fe7fa3ef02e1d6c9bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga364c5d4966543fe7fa3ef02e1d6c9bde">RCC_APB2RSTR_IOPARST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28f8cbb8d7bbfe50c5de3726139120da">RCC_APB2RSTR_IOPARST_Msk</a></td></tr>
<tr class="separator:ga364c5d4966543fe7fa3ef02e1d6c9bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c73e69a846de4f3593979f1f5ddb4e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_IOPBRST_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga5c73e69a846de4f3593979f1f5ddb4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bbccd3b480c9ce3dc03199fbdfd5dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bbccd3b480c9ce3dc03199fbdfd5dac">RCC_APB2RSTR_IOPBRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_IOPBRST_Pos)</td></tr>
<tr class="separator:ga8bbccd3b480c9ce3dc03199fbdfd5dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b613f6af828f006926a59d2000c4d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86b613f6af828f006926a59d2000c4d8">RCC_APB2RSTR_IOPBRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bbccd3b480c9ce3dc03199fbdfd5dac">RCC_APB2RSTR_IOPBRST_Msk</a></td></tr>
<tr class="separator:ga86b613f6af828f006926a59d2000c4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ed1a3f5f2b246ea1ebb5edf67ce3b8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_IOPCRST_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga37ed1a3f5f2b246ea1ebb5edf67ce3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4182faecc4093aea136be8c0ac4dc9d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4182faecc4093aea136be8c0ac4dc9d0">RCC_APB2RSTR_IOPCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_IOPCRST_Pos)</td></tr>
<tr class="separator:ga4182faecc4093aea136be8c0ac4dc9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db2325306703e2f20b6ea2658b79ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2db2325306703e2f20b6ea2658b79ae9">RCC_APB2RSTR_IOPCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4182faecc4093aea136be8c0ac4dc9d0">RCC_APB2RSTR_IOPCRST_Msk</a></td></tr>
<tr class="separator:ga2db2325306703e2f20b6ea2658b79ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab53fea9b07bfc9ab8614b65ae0b23ea7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_IOPDRST_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab53fea9b07bfc9ab8614b65ae0b23ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1e07f654c34e6ad07c18a84ac4f24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a1e07f654c34e6ad07c18a84ac4f24b">RCC_APB2RSTR_IOPDRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_IOPDRST_Pos)</td></tr>
<tr class="separator:ga4a1e07f654c34e6ad07c18a84ac4f24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206daa5c302d774247f217d6eec788df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga206daa5c302d774247f217d6eec788df">RCC_APB2RSTR_IOPDRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a1e07f654c34e6ad07c18a84ac4f24b">RCC_APB2RSTR_IOPDRST_Msk</a></td></tr>
<tr class="separator:ga206daa5c302d774247f217d6eec788df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5b6fe4bb1f6fd6f16a40d7cdb79d0f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_ADC1RST_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga3b5b6fe4bb1f6fd6f16a40d7cdb79d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34292524fae537377642201a554849ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34292524fae537377642201a554849ac">RCC_APB2RSTR_ADC1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_ADC1RST_Pos)</td></tr>
<tr class="separator:ga34292524fae537377642201a554849ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b818d0d9747621c936ad16c93a4956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34292524fae537377642201a554849ac">RCC_APB2RSTR_ADC1RST_Msk</a></td></tr>
<tr class="separator:ga7b818d0d9747621c936ad16c93a4956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3439757d01e0c351ad8bc0193e3d90e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM1RST_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gae3439757d01e0c351ad8bc0193e3d90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc9f88241816d51a87a8b4a537c5a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e">RCC_APB2RSTR_TIM1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_TIM1RST_Pos)</td></tr>
<tr class="separator:ga6fc9f88241816d51a87a8b4a537c5a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e">RCC_APB2RSTR_TIM1RST_Msk</a></td></tr>
<tr class="separator:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f284f64839f82231c3e375e01105946"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_SPI1RST_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga5f284f64839f82231c3e375e01105946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb7fb16a3052da4a7d11cbdbe838689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">RCC_APB2RSTR_SPI1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos)</td></tr>
<tr class="separator:ga4fb7fb16a3052da4a7d11cbdbe838689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">RCC_APB2RSTR_SPI1RST_Msk</a></td></tr>
<tr class="separator:ga345f05d3508a9fd5128208761feb29fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07b0f4aae1366a80486993aa71c6237"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_USART1RST_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gac07b0f4aae1366a80486993aa71c6237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f18e05ca4a63d5b8fe937eb8613005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">RCC_APB2RSTR_USART1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_USART1RST_Pos)</td></tr>
<tr class="separator:ga49f18e05ca4a63d5b8fe937eb8613005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">RCC_APB2RSTR_USART1RST_Msk</a></td></tr>
<tr class="separator:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga176a12f9faf1226045c554e4b63fd2d1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_IOPERST_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga176a12f9faf1226045c554e4b63fd2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d5b8fe1bd62d4f8878c55c546d56f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d5b8fe1bd62d4f8878c55c546d56f2">RCC_APB2RSTR_IOPERST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_IOPERST_Pos)</td></tr>
<tr class="separator:gaa7d5b8fe1bd62d4f8878c55c546d56f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881a72d9654ea036eabb104279b8d5e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga881a72d9654ea036eabb104279b8d5e8">RCC_APB2RSTR_IOPERST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d5b8fe1bd62d4f8878c55c546d56f2">RCC_APB2RSTR_IOPERST_Msk</a></td></tr>
<tr class="separator:ga881a72d9654ea036eabb104279b8d5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7278dbd9406107fbccefa358501f2c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM2RST_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaef7278dbd9406107fbccefa358501f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b0f4bc33ed5d6d5806e5074349bedb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb">RCC_APB1RSTR_TIM2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_TIM2RST_Pos)</td></tr>
<tr class="separator:gaf4b0f4bc33ed5d6d5806e5074349bedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ca4659706d0e00333d4abff049dc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb">RCC_APB1RSTR_TIM2RST_Msk</a></td></tr>
<tr class="separator:ga51ca4659706d0e00333d4abff049dc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28531a8d644672fa950cce78175c3fc0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM3RST_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga28531a8d644672fa950cce78175c3fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1a098d575d81ac443b3d6f837a09e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1">RCC_APB1RSTR_TIM3RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_TIM3RST_Pos)</td></tr>
<tr class="separator:ga6f1a098d575d81ac443b3d6f837a09e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680c562fd372b494a160594525d7ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1">RCC_APB1RSTR_TIM3RST_Msk</a></td></tr>
<tr class="separator:ga8680c562fd372b494a160594525d7ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d96e880c3040ba8dbe155a6129ca69"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_WWDGRST_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf9d96e880c3040ba8dbe155a6129ca69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919c04abb655aa94b244dcebbf647748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">RCC_APB1RSTR_WWDGRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos)</td></tr>
<tr class="separator:ga919c04abb655aa94b244dcebbf647748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">RCC_APB1RSTR_WWDGRST_Msk</a></td></tr>
<tr class="separator:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ca9ee6dbf794ec18d25721123a1119"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_USART2RST_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaa2ca9ee6dbf794ec18d25721123a1119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0beb24842078f8a070ba7f96ca579f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43">RCC_APB1RSTR_USART2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_USART2RST_Pos)</td></tr>
<tr class="separator:ga0beb24842078f8a070ba7f96ca579f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43">RCC_APB1RSTR_USART2RST_Msk</a></td></tr>
<tr class="separator:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f6df08a3eae853a3fc8b2d0fcc0882"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_I2C1RST_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gac3f6df08a3eae853a3fc8b2d0fcc0882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fda0adab6e9d4daa6417c17d905214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">RCC_APB1RSTR_I2C1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos)</td></tr>
<tr class="separator:ga95fda0adab6e9d4daa6417c17d905214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">RCC_APB1RSTR_I2C1RST_Msk</a></td></tr>
<tr class="separator:gadcd25346a7d7b0009090adfbca899b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbce769ebc9fe660a34916eb39bb7a69"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_BKPRST_Pos</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gafbce769ebc9fe660a34916eb39bb7a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc874892d9a40fe90a10ba587a2d103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc874892d9a40fe90a10ba587a2d103">RCC_APB1RSTR_BKPRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_BKPRST_Pos)</td></tr>
<tr class="separator:ga3cc874892d9a40fe90a10ba587a2d103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d90a520513e93163dd96058874ba7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d90a520513e93163dd96058874ba7b0">RCC_APB1RSTR_BKPRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc874892d9a40fe90a10ba587a2d103">RCC_APB1RSTR_BKPRST_Msk</a></td></tr>
<tr class="separator:ga3d90a520513e93163dd96058874ba7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d1ad283fb0cc11c6394cc28e4da4d0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_PWRRST_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga48d1ad283fb0cc11c6394cc28e4da4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9ed6c6cee6df40b16793fe7479ea7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">RCC_APB1RSTR_PWRRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_PWRRST_Pos)</td></tr>
<tr class="separator:gabe9ed6c6cee6df40b16793fe7479ea7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">RCC_APB1RSTR_PWRRST_Msk</a></td></tr>
<tr class="separator:ga274d8cb48f0e89831efabea66d64af2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd941245012a7ff32409d3858a0c369"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM4RST_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gacfd941245012a7ff32409d3858a0c369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1adc26ee7ca9aeb6316ca372633c95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1adc26ee7ca9aeb6316ca372633c95e">RCC_APB1RSTR_TIM4RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_TIM4RST_Pos)</td></tr>
<tr class="separator:gaa1adc26ee7ca9aeb6316ca372633c95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a720364de988965b6d2f91ed6519570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1adc26ee7ca9aeb6316ca372633c95e">RCC_APB1RSTR_TIM4RST_Msk</a></td></tr>
<tr class="separator:ga6a720364de988965b6d2f91ed6519570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148b63aa15907eac1bd4894a7c157100"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_SPI2RST_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga148b63aa15907eac1bd4894a7c157100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae378c28cf590c56f5487bd92705d6d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54">RCC_APB1RSTR_SPI2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_SPI2RST_Pos)</td></tr>
<tr class="separator:gae378c28cf590c56f5487bd92705d6d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54">RCC_APB1RSTR_SPI2RST_Msk</a></td></tr>
<tr class="separator:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d88961277f1aaaaa0088ee671319522"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_USART3RST_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga8d88961277f1aaaaa0088ee671319522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe9da843ef3eb19c556b8eeed4e56bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafe9da843ef3eb19c556b8eeed4e56bf">RCC_APB1RSTR_USART3RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_USART3RST_Pos)</td></tr>
<tr class="separator:gaafe9da843ef3eb19c556b8eeed4e56bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766478ebdcbb647eb3f32962543bd194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafe9da843ef3eb19c556b8eeed4e56bf">RCC_APB1RSTR_USART3RST_Msk</a></td></tr>
<tr class="separator:ga766478ebdcbb647eb3f32962543bd194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1c1f07b2b2cc274c0b297d779b936f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_I2C2RST_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga0a1c1f07b2b2cc274c0b297d779b936f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914a46fcb3b028610d9badb471c82bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3">RCC_APB1RSTR_I2C2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_I2C2RST_Pos)</td></tr>
<tr class="separator:ga914a46fcb3b028610d9badb471c82bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3">RCC_APB1RSTR_I2C2RST_Msk</a></td></tr>
<tr class="separator:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209a543465500a77de162d3695ddd800"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_DMA1EN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga209a543465500a77de162d3695ddd800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f0587aa806e1f7f144d8e89390ca5b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f0587aa806e1f7f144d8e89390ca5b7">RCC_AHBENR_DMA1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_AHBENR_DMA1EN_Pos)</td></tr>
<tr class="separator:ga4f0587aa806e1f7f144d8e89390ca5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f0587aa806e1f7f144d8e89390ca5b7">RCC_AHBENR_DMA1EN_Msk</a></td></tr>
<tr class="separator:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d4af8f5a39f3f0947f6b9419472f1d0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_SRAMEN_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga1d4af8f5a39f3f0947f6b9419472f1d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd256e51209c342f43825eb102c4eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcd256e51209c342f43825eb102c4eff">RCC_AHBENR_SRAMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_AHBENR_SRAMEN_Pos)</td></tr>
<tr class="separator:gabcd256e51209c342f43825eb102c4eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295a704767cb94ee624cbc4dd4c4cd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabcd256e51209c342f43825eb102c4eff">RCC_AHBENR_SRAMEN_Msk</a></td></tr>
<tr class="separator:ga295a704767cb94ee624cbc4dd4c4cd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fdf0f8b26093f33bef5b5d8e828f7a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_FLITFEN_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9fdf0f8b26093f33bef5b5d8e828f7a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0265ba319e11b43218c1c676d5ad51b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9">RCC_AHBENR_FLITFEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_AHBENR_FLITFEN_Pos)</td></tr>
<tr class="separator:ga0265ba319e11b43218c1c676d5ad51b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a12de126652d191a1bc2c114c3395a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9">RCC_AHBENR_FLITFEN_Msk</a></td></tr>
<tr class="separator:ga67a12de126652d191a1bc2c114c3395a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96fd65d0b137ac99606f110cdd781dc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_CRCEN_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad96fd65d0b137ac99606f110cdd781dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad82a037ec42681f23b2d2e5148e6c3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0">RCC_AHBENR_CRCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_AHBENR_CRCEN_Pos)</td></tr>
<tr class="separator:gad82a037ec42681f23b2d2e5148e6c3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3ee302bf659a2bfbf75e1a00630242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0">RCC_AHBENR_CRCEN_Msk</a></td></tr>
<tr class="separator:gade3ee302bf659a2bfbf75e1a00630242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99223c5e223cc173bea0a6a52126d82"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_AFIOEN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab99223c5e223cc173bea0a6a52126d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866c1a2db1438e1e11ae01b8fbe91998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga866c1a2db1438e1e11ae01b8fbe91998">RCC_APB2ENR_AFIOEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_AFIOEN_Pos)</td></tr>
<tr class="separator:ga866c1a2db1438e1e11ae01b8fbe91998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf67d9fc402ce254dd914525bee7361a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf67d9fc402ce254dd914525bee7361a6">RCC_APB2ENR_AFIOEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga866c1a2db1438e1e11ae01b8fbe91998">RCC_APB2ENR_AFIOEN_Msk</a></td></tr>
<tr class="separator:gaf67d9fc402ce254dd914525bee7361a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3458105ed5a923173144e5ee71e7c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_IOPAEN_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaaf3458105ed5a923173144e5ee71e7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dd52815fa4f8e5be60988edbd8dc816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dd52815fa4f8e5be60988edbd8dc816">RCC_APB2ENR_IOPAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_IOPAEN_Pos)</td></tr>
<tr class="separator:ga1dd52815fa4f8e5be60988edbd8dc816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b860fbeb386425bd7d4ef00ce17c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7b860fbeb386425bd7d4ef00ce17c27">RCC_APB2ENR_IOPAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1dd52815fa4f8e5be60988edbd8dc816">RCC_APB2ENR_IOPAEN_Msk</a></td></tr>
<tr class="separator:gad7b860fbeb386425bd7d4ef00ce17c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4ff1dc87cb963bd417017a51a130124"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_IOPBEN_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf4ff1dc87cb963bd417017a51a130124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5ec66ddf581682e54701e94cc64447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf5ec66ddf581682e54701e94cc64447">RCC_APB2ENR_IOPBEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_IOPBEN_Pos)</td></tr>
<tr class="separator:gaaf5ec66ddf581682e54701e94cc64447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ba85777143e752841c2e6a6977deb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9ba85777143e752841c2e6a6977deb9">RCC_APB2ENR_IOPBEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf5ec66ddf581682e54701e94cc64447">RCC_APB2ENR_IOPBEN_Msk</a></td></tr>
<tr class="separator:gaa9ba85777143e752841c2e6a6977deb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac43b8505ce20927bce3c4faa0543f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_IOPCEN_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1ac43b8505ce20927bce3c4faa0543f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41a481831c91b281408f5ffb1ea432b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad41a481831c91b281408f5ffb1ea432b">RCC_APB2ENR_IOPCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_IOPCEN_Pos)</td></tr>
<tr class="separator:gad41a481831c91b281408f5ffb1ea432b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443ef1518a62fa7ecee3f1386b545d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443ef1518a62fa7ecee3f1386b545d8c">RCC_APB2ENR_IOPCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad41a481831c91b281408f5ffb1ea432b">RCC_APB2ENR_IOPCEN_Msk</a></td></tr>
<tr class="separator:ga443ef1518a62fa7ecee3f1386b545d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf61dd5b0b151240cc7e8a04144a8ccfd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_IOPDEN_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaf61dd5b0b151240cc7e8a04144a8ccfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c63cc515e4e510c23bd0b4a00b0d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93c63cc515e4e510c23bd0b4a00b0d12">RCC_APB2ENR_IOPDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_IOPDEN_Pos)</td></tr>
<tr class="separator:ga93c63cc515e4e510c23bd0b4a00b0d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778a0ac70714122cf143a6b7b275cc83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga778a0ac70714122cf143a6b7b275cc83">RCC_APB2ENR_IOPDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93c63cc515e4e510c23bd0b4a00b0d12">RCC_APB2ENR_IOPDEN_Msk</a></td></tr>
<tr class="separator:ga778a0ac70714122cf143a6b7b275cc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad54999d05c830541de19027fb92c97"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_ADC1EN_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gabad54999d05c830541de19027fb92c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c50e2378b7a8d15c9a2eb89f561efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11c50e2378b7a8d15c9a2eb89f561efe">RCC_APB2ENR_ADC1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_ADC1EN_Pos)</td></tr>
<tr class="separator:ga11c50e2378b7a8d15c9a2eb89f561efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11c50e2378b7a8d15c9a2eb89f561efe">RCC_APB2ENR_ADC1EN_Msk</a></td></tr>
<tr class="separator:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b330cc86756aa87e3f7466e82eaf64b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM1EN_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga5b330cc86756aa87e3f7466e82eaf64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1216bf89d48094b55a4abcc859b037fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa">RCC_APB2ENR_TIM1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_TIM1EN_Pos)</td></tr>
<tr class="separator:ga1216bf89d48094b55a4abcc859b037fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25852ad4ebc09edc724814de967816bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa">RCC_APB2ENR_TIM1EN_Msk</a></td></tr>
<tr class="separator:ga25852ad4ebc09edc724814de967816bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b08db44a4ccc823a4ecaf89c3b4309"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_SPI1EN_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga77b08db44a4ccc823a4ecaf89c3b4309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefba87e52830d0d82cd94eb11089aa1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">RCC_APB2ENR_SPI1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_SPI1EN_Pos)</td></tr>
<tr class="separator:gaefba87e52830d0d82cd94eb11089aa1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08a3510371b9234eb96369c91d3552f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">RCC_APB2ENR_SPI1EN_Msk</a></td></tr>
<tr class="separator:gae08a3510371b9234eb96369c91d3552f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603eb3c42e7ee50f31fb6fade0b4e43b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_USART1EN_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga603eb3c42e7ee50f31fb6fade0b4e43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a185f9bf1e72599fc7d2e02716ee40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">RCC_APB2ENR_USART1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_USART1EN_Pos)</td></tr>
<tr class="separator:ga6a185f9bf1e72599fc7d2e02716ee40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">RCC_APB2ENR_USART1EN_Msk</a></td></tr>
<tr class="separator:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47811bf217de0608dc665e32b8759d79"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_IOPEEN_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga47811bf217de0608dc665e32b8759d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ce36682f13ae9ff00113cb586b9df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3ce36682f13ae9ff00113cb586b9df3">RCC_APB2ENR_IOPEEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_IOPEEN_Pos)</td></tr>
<tr class="separator:gad3ce36682f13ae9ff00113cb586b9df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6193d7181f2f19656f08d40182b6f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6193d7181f2f19656f08d40182b6f9d">RCC_APB2ENR_IOPEEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3ce36682f13ae9ff00113cb586b9df3">RCC_APB2ENR_IOPEEN_Msk</a></td></tr>
<tr class="separator:gae6193d7181f2f19656f08d40182b6f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c1e030bdf85faeae65b74850497e29"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM2EN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa7c1e030bdf85faeae65b74850497e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed542e8a186c731ad3221c61b4aa81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a">RCC_APB1ENR_TIM2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_TIM2EN_Pos)</td></tr>
<tr class="separator:ga7ed542e8a186c731ad3221c61b4aa81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a">RCC_APB1ENR_TIM2EN_Msk</a></td></tr>
<tr class="separator:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512bf591e0527e83b8ae823c42da2f1e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM3EN_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga512bf591e0527e83b8ae823c42da2f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d58d377cd38e5685344b7d9a88ce1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c">RCC_APB1ENR_TIM3EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_TIM3EN_Pos)</td></tr>
<tr class="separator:ga39d58d377cd38e5685344b7d9a88ce1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c">RCC_APB1ENR_TIM3EN_Msk</a></td></tr>
<tr class="separator:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3fd18a8801d86093018dfe2ea3b2b4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_WWDGEN_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf3fd18a8801d86093018dfe2ea3b2b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ad274a2f953fdb7c7ce0e6d69e8798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">RCC_APB1ENR_WWDGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_WWDGEN_Pos)</td></tr>
<tr class="separator:ga09ad274a2f953fdb7c7ce0e6d69e8798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf712b922ee776a972d2efa3da0ea4733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">RCC_APB1ENR_WWDGEN_Msk</a></td></tr>
<tr class="separator:gaf712b922ee776a972d2efa3da0ea4733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a410d2ae7f9133227d2a35cde9188d6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_USART2EN_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga9a410d2ae7f9133227d2a35cde9188d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510e179108a8914b0830b1ff30951caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf">RCC_APB1ENR_USART2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_USART2EN_Pos)</td></tr>
<tr class="separator:ga510e179108a8914b0830b1ff30951caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab840af4f735ec36419d61c7db3cfa00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf">RCC_APB1ENR_USART2EN_Msk</a></td></tr>
<tr class="separator:gab840af4f735ec36419d61c7db3cfa00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1cab341f8320372dfd95bce3d2d918"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_I2C1EN_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga0f1cab341f8320372dfd95bce3d2d918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b2a4e92cb0eba09a147ee9770195eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">RCC_APB1ENR_I2C1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_I2C1EN_Pos)</td></tr>
<tr class="separator:ga2b2a4e92cb0eba09a147ee9770195eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">RCC_APB1ENR_I2C1EN_Msk</a></td></tr>
<tr class="separator:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7c102d59fa8126117f39731f4ac0dc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_BKPEN_Pos</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga7f7c102d59fa8126117f39731f4ac0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db52cc6e4f6e01f5811dec9847dfc95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5db52cc6e4f6e01f5811dec9847dfc95">RCC_APB1ENR_BKPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_BKPEN_Pos)</td></tr>
<tr class="separator:ga5db52cc6e4f6e01f5811dec9847dfc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32a0efcb7062b8ffbf77865951d2a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad32a0efcb7062b8ffbf77865951d2a54">RCC_APB1ENR_BKPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5db52cc6e4f6e01f5811dec9847dfc95">RCC_APB1ENR_BKPEN_Msk</a></td></tr>
<tr class="separator:gad32a0efcb7062b8ffbf77865951d2a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d869630ea19b70ec5c740cc6b37f49c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_PWREN_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga9d869630ea19b70ec5c740cc6b37f49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba08580eae539419497cdd62c530bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">RCC_APB1ENR_PWREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_PWREN_Pos)</td></tr>
<tr class="separator:ga4ba08580eae539419497cdd62c530bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">RCC_APB1ENR_PWREN_Msk</a></td></tr>
<tr class="separator:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32ced9621c44cd74f36cbfdec22582e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM4EN_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gad32ced9621c44cd74f36cbfdec22582e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef489da1fe7bd776d2fc27eb689fd9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef489da1fe7bd776d2fc27eb689fd9c4">RCC_APB1ENR_TIM4EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_TIM4EN_Pos)</td></tr>
<tr class="separator:gaef489da1fe7bd776d2fc27eb689fd9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef489da1fe7bd776d2fc27eb689fd9c4">RCC_APB1ENR_TIM4EN_Msk</a></td></tr>
<tr class="separator:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7eb0710266a43edcd813440b159f8e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_SPI2EN_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaea7eb0710266a43edcd813440b159f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd0ff191b4b6253b499258e4625cc65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65">RCC_APB1ENR_SPI2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_SPI2EN_Pos)</td></tr>
<tr class="separator:ga5fd0ff191b4b6253b499258e4625cc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce64692c44bf95efbf2fed054e59be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65">RCC_APB1ENR_SPI2EN_Msk</a></td></tr>
<tr class="separator:gafdce64692c44bf95efbf2fed054e59be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfba28e5987744972af99c83dfd0a68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_USART3EN_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga5bfba28e5987744972af99c83dfd0a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98f52fa1ae42a405334a2cc84f993b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac98f52fa1ae42a405334a2cc84f993b2">RCC_APB1ENR_USART3EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_USART3EN_Pos)</td></tr>
<tr class="separator:gac98f52fa1ae42a405334a2cc84f993b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8033e0312aea02ae7eb2d57da13e8298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac98f52fa1ae42a405334a2cc84f993b2">RCC_APB1ENR_USART3EN_Msk</a></td></tr>
<tr class="separator:ga8033e0312aea02ae7eb2d57da13e8298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ad0c869b4e644dacba6b170797fcf6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_I2C2EN_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga94ad0c869b4e644dacba6b170797fcf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb344f4fbe0d1286860e8c47f73339ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce">RCC_APB1ENR_I2C2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_I2C2EN_Pos)</td></tr>
<tr class="separator:gadb344f4fbe0d1286860e8c47f73339ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce">RCC_APB1ENR_I2C2EN_Msk</a></td></tr>
<tr class="separator:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016de845d59f61611054d27511a3fa68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEON_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga016de845d59f61611054d27511a3fa68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85556465021c4272f4788d52251b29f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">RCC_BDCR_LSEON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_BDCR_LSEON_Pos)</td></tr>
<tr class="separator:ga85556465021c4272f4788d52251b29f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">RCC_BDCR_LSEON_Msk</a></td></tr>
<tr class="separator:ga00145f8814cb9a5b180d76499d97aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d373419116fa0446eee779da5292b02"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSERDY_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga1d373419116fa0446eee779da5292b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35093bcccacfeda073a2fb815687549c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">RCC_BDCR_LSERDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_BDCR_LSERDY_Pos)</td></tr>
<tr class="separator:ga35093bcccacfeda073a2fb815687549c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">RCC_BDCR_LSERDY_Msk</a></td></tr>
<tr class="separator:gaafca81172ed857ce6b94582fcaada87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8900b556c097b54266370f197517c2b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEBYP_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8900b556c097b54266370f197517c2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5eba5220ddabddf14901a8d44abaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">RCC_BDCR_LSEBYP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_BDCR_LSEBYP_Pos)</td></tr>
<tr class="separator:ga7e5eba5220ddabddf14901a8d44abaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">RCC_BDCR_LSEBYP_Msk</a></td></tr>
<tr class="separator:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba11e8b21a7165e4b8e9a2cbf5a323d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCSEL_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1ba11e8b21a7165e4b8e9a2cbf5a323d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57377b1880634589201dfe8887287e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">RCC_BDCR_RTCSEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)</td></tr>
<tr class="separator:ga57377b1880634589201dfe8887287e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe30dbd38f6456990ee641648bc05d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">RCC_BDCR_RTCSEL_Msk</a></td></tr>
<tr class="separator:gabe30dbd38f6456990ee641648bc05d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6701d58e40e4c16e9be49436fcbe23d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)</td></tr>
<tr class="separator:ga6701d58e40e4c16e9be49436fcbe23d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4e378027f3293ec520ed6d18c633f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">RCC_BDCR_RTCSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)</td></tr>
<tr class="separator:gaac4e378027f3293ec520ed6d18c633f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c65ae31ae9175346857b1ace10645c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c">RCC_BDCR_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaf9c65ae31ae9175346857b1ace10645c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f6cd2e581dabf6d442145603033205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205">RCC_BDCR_RTCSEL_LSE</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="separator:ga07f6cd2e581dabf6d442145603033205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66773d3ffb98fb0c7a72e39a224f1cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd">RCC_BDCR_RTCSEL_LSI</a>&#160;&#160;&#160;0x00000200U</td></tr>
<tr class="separator:ga66773d3ffb98fb0c7a72e39a224f1cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9db61bfa161573b4225c147d4ea0c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e">RCC_BDCR_RTCSEL_HSE</a>&#160;&#160;&#160;0x00000300U</td></tr>
<tr class="separator:gac9db61bfa161573b4225c147d4ea0c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32e3fd78eebb6ac9bb446a9fdda3d0d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCEN_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad32e3fd78eebb6ac9bb446a9fdda3d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b2e482dc6f5c75861f08de8057d1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">RCC_BDCR_RTCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_BDCR_RTCEN_Pos)</td></tr>
<tr class="separator:gad4b2e482dc6f5c75861f08de8057d1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">RCC_BDCR_RTCEN_Msk</a></td></tr>
<tr class="separator:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac787de49ce5fa9a2e0123ddf33f4e26e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_BDRST_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gac787de49ce5fa9a2e0123ddf33f4e26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3b3c81018daa0d5b80480a86bc7a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">RCC_BDCR_BDRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_BDCR_BDRST_Pos)</td></tr>
<tr class="separator:ga0a3b3c81018daa0d5b80480a86bc7a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">RCC_BDCR_BDRST_Msk</a></td></tr>
<tr class="separator:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc156654e34b1b6206760ba8d864c6c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSION_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafc156654e34b1b6206760ba8d864c6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe63b332158f8886948205ff9edcf248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CSR_LSION_Pos)</td></tr>
<tr class="separator:gabe63b332158f8886948205ff9edcf248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</a></td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68272a20b7fe83a0e08b1deb4aeacf55"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSIRDY_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga68272a20b7fe83a0e08b1deb4aeacf55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a5c93576efd3e5d284351db6125373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CSR_LSIRDY_Pos)</td></tr>
<tr class="separator:ga49a5c93576efd3e5d284351db6125373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</a></td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97ee308ed96cdb97bc991b34aa95be4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RMVF_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gae97ee308ed96cdb97bc991b34aa95be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a7f8a2897bcc1313d58389fc18ad4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CSR_RMVF_Pos)</td></tr>
<tr class="separator:ga82a7f8a2897bcc1313d58389fc18ad4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</a></td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a45faed934912e57c0dea6d6af8227"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_PINRSTF_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga47a45faed934912e57c0dea6d6af8227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e888e00c5b2226b70179c6c69b77a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CSR_PINRSTF_Pos)</td></tr>
<tr class="separator:ga13e888e00c5b2226b70179c6c69b77a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</a></td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d531dd5cf68eb67b1bce22ceddaac4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_PORRSTF_Pos</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gab8d531dd5cf68eb67b1bce22ceddaac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea00bd02372ecbc60c5fa71a37dc8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">RCC_CSR_PORRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CSR_PORRSTF_Pos)</td></tr>
<tr class="separator:ga6ea00bd02372ecbc60c5fa71a37dc8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">RCC_CSR_PORRSTF_Msk</a></td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02078fdb0a3610702b75d5e05dbb92af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_SFTRSTF_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga02078fdb0a3610702b75d5e05dbb92af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7217efb6cbdb6fbf39721fe496249225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CSR_SFTRSTF_Pos)</td></tr>
<tr class="separator:ga7217efb6cbdb6fbf39721fe496249225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</a></td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbb93c907ec9ca631e6657eb22b85a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_IWDGRSTF_Pos</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga8fbb93c907ec9ca631e6657eb22b85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb81cb1777e6e846b6199b64132bcb97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CSR_IWDGRSTF_Pos)</td></tr>
<tr class="separator:gabb81cb1777e6e846b6199b64132bcb97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</a></td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3b146c508145d8e03143a991615ed81"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_WWDGRSTF_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gac3b146c508145d8e03143a991615ed81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9afc0a5d27d08ef63dde9f0a39514d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CSR_WWDGRSTF_Pos)</td></tr>
<tr class="separator:ga6d9afc0a5d27d08ef63dde9f0a39514d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</a></td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2761b43e9b00d52102efb7375a86e6e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LPWRRSTF_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga2761b43e9b00d52102efb7375a86e6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b42e835fb77d45779cdf4d22a0ea22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CSR_LPWRRSTF_Pos)</td></tr>
<tr class="separator:ga8b42e835fb77d45779cdf4d22a0ea22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</a></td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf04c88ef2232f633a16cc17f1762371"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_MODE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadf04c88ef2232f633a16cc17f1762371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fa2e5bf263c8b736f8b35321646d82d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fa2e5bf263c8b736f8b35321646d82d">GPIO_CRL_MODE_Msk</a>&#160;&#160;&#160;(0x33333333UL &lt;&lt; GPIO_CRL_MODE_Pos)</td></tr>
<tr class="separator:ga6fa2e5bf263c8b736f8b35321646d82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423aaaebb1846603eaf2b91f7d2b9fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423aaaebb1846603eaf2b91f7d2b9fa1">GPIO_CRL_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fa2e5bf263c8b736f8b35321646d82d">GPIO_CRL_MODE_Msk</a></td></tr>
<tr class="separator:ga423aaaebb1846603eaf2b91f7d2b9fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c2cdb76079824904fe4d02aee982b07"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_MODE0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0c2cdb76079824904fe4d02aee982b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga132fabfaea805979edf71f385110b718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga132fabfaea805979edf71f385110b718">GPIO_CRL_MODE0_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_MODE0_Pos)</td></tr>
<tr class="separator:ga132fabfaea805979edf71f385110b718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdd3f5cad389fbe7c96458fb115035b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdd3f5cad389fbe7c96458fb115035b">GPIO_CRL_MODE0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga132fabfaea805979edf71f385110b718">GPIO_CRL_MODE0_Msk</a></td></tr>
<tr class="separator:ga2cdd3f5cad389fbe7c96458fb115035b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1facefbe58e0198f424d1e4487af72f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1facefbe58e0198f424d1e4487af72f6">GPIO_CRL_MODE0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_MODE0_Pos)</td></tr>
<tr class="separator:ga1facefbe58e0198f424d1e4487af72f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e03107c8dbdeb512d612bb52d88014e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e03107c8dbdeb512d612bb52d88014e">GPIO_CRL_MODE0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_MODE0_Pos)</td></tr>
<tr class="separator:ga8e03107c8dbdeb512d612bb52d88014e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e4ac2c24ed4ebec2e8ea4b6fb0e246"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_MODE1_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga59e4ac2c24ed4ebec2e8ea4b6fb0e246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff7c74b810f2500360f05aa54bcf0e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff7c74b810f2500360f05aa54bcf0e4c">GPIO_CRL_MODE1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_MODE1_Pos)</td></tr>
<tr class="separator:gaff7c74b810f2500360f05aa54bcf0e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba5b9f5ed5a0ed429893f9cf0425328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ba5b9f5ed5a0ed429893f9cf0425328">GPIO_CRL_MODE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff7c74b810f2500360f05aa54bcf0e4c">GPIO_CRL_MODE1_Msk</a></td></tr>
<tr class="separator:ga3ba5b9f5ed5a0ed429893f9cf0425328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae58972b411ad8d1f9ac4de980bde84d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae58972b411ad8d1f9ac4de980bde84d6">GPIO_CRL_MODE1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_MODE1_Pos)</td></tr>
<tr class="separator:gae58972b411ad8d1f9ac4de980bde84d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321825c44a1d436fa483fdf363791ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga321825c44a1d436fa483fdf363791ebc">GPIO_CRL_MODE1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_MODE1_Pos)</td></tr>
<tr class="separator:ga321825c44a1d436fa483fdf363791ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b07051af15de89ebc819b00f3c5bc3a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_MODE2_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8b07051af15de89ebc819b00f3c5bc3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c8c11d16ac55d957734990a53658a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2c8c11d16ac55d957734990a53658a1">GPIO_CRL_MODE2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_MODE2_Pos)</td></tr>
<tr class="separator:gab2c8c11d16ac55d957734990a53658a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a6c37c1f5fc8e89ae2cb017c4f545b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a6c37c1f5fc8e89ae2cb017c4f545b">GPIO_CRL_MODE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2c8c11d16ac55d957734990a53658a1">GPIO_CRL_MODE2_Msk</a></td></tr>
<tr class="separator:ga97a6c37c1f5fc8e89ae2cb017c4f545b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1acdc817f1d3a0ceedbe13f4ce625a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1acdc817f1d3a0ceedbe13f4ce625a2d">GPIO_CRL_MODE2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_MODE2_Pos)</td></tr>
<tr class="separator:ga1acdc817f1d3a0ceedbe13f4ce625a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed274efc4fbcb5a6b9e733fc23f6343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ed274efc4fbcb5a6b9e733fc23f6343">GPIO_CRL_MODE2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_MODE2_Pos)</td></tr>
<tr class="separator:ga5ed274efc4fbcb5a6b9e733fc23f6343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe301f6be3d3d42979decb111504f43"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_MODE3_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaebe301f6be3d3d42979decb111504f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4428b5434fb5348cadd1f1fa4cc8dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4428b5434fb5348cadd1f1fa4cc8dd2">GPIO_CRL_MODE3_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_MODE3_Pos)</td></tr>
<tr class="separator:gad4428b5434fb5348cadd1f1fa4cc8dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f6e7d1dcc681e79e3ec70f3c13dff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f6e7d1dcc681e79e3ec70f3c13dff7">GPIO_CRL_MODE3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4428b5434fb5348cadd1f1fa4cc8dd2">GPIO_CRL_MODE3_Msk</a></td></tr>
<tr class="separator:gac4f6e7d1dcc681e79e3ec70f3c13dff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7894b794fc3568954dcd0bf4ce97f291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7894b794fc3568954dcd0bf4ce97f291">GPIO_CRL_MODE3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_MODE3_Pos)</td></tr>
<tr class="separator:ga7894b794fc3568954dcd0bf4ce97f291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e0d4d691512704d52c9a4d94921a37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2e0d4d691512704d52c9a4d94921a37">GPIO_CRL_MODE3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_MODE3_Pos)</td></tr>
<tr class="separator:gae2e0d4d691512704d52c9a4d94921a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf266ff9fe40b04dbab1ca2a6b0ed3abf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_MODE4_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf266ff9fe40b04dbab1ca2a6b0ed3abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0072858a88bdc67d3fdfc1997191f080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0072858a88bdc67d3fdfc1997191f080">GPIO_CRL_MODE4_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_MODE4_Pos)</td></tr>
<tr class="separator:ga0072858a88bdc67d3fdfc1997191f080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c0d876b6305cbf60ec6b3add96658b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88c0d876b6305cbf60ec6b3add96658b">GPIO_CRL_MODE4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0072858a88bdc67d3fdfc1997191f080">GPIO_CRL_MODE4_Msk</a></td></tr>
<tr class="separator:ga88c0d876b6305cbf60ec6b3add96658b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae110cd4ac6cc9ad00eec9089ab08a43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae110cd4ac6cc9ad00eec9089ab08a43e">GPIO_CRL_MODE4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_MODE4_Pos)</td></tr>
<tr class="separator:gae110cd4ac6cc9ad00eec9089ab08a43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78534f019846a3c2a541c346798a480b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78534f019846a3c2a541c346798a480b">GPIO_CRL_MODE4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_MODE4_Pos)</td></tr>
<tr class="separator:ga78534f019846a3c2a541c346798a480b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb8599a54f96bd55e6c4210bdcf0cc5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_MODE5_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaffb8599a54f96bd55e6c4210bdcf0cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d1dee3e39614ca647c80bf553fa706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d1dee3e39614ca647c80bf553fa706">GPIO_CRL_MODE5_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_MODE5_Pos)</td></tr>
<tr class="separator:gaf0d1dee3e39614ca647c80bf553fa706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6baa7197a06e539323e0d551a19500d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6baa7197a06e539323e0d551a19500d9">GPIO_CRL_MODE5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d1dee3e39614ca647c80bf553fa706">GPIO_CRL_MODE5_Msk</a></td></tr>
<tr class="separator:ga6baa7197a06e539323e0d551a19500d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4264ac5999e94bb3807ea2078fa2b7a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4264ac5999e94bb3807ea2078fa2b7a6">GPIO_CRL_MODE5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_MODE5_Pos)</td></tr>
<tr class="separator:ga4264ac5999e94bb3807ea2078fa2b7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13de7f1f4a2b6db8afc28785e30d32c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13de7f1f4a2b6db8afc28785e30d32c7">GPIO_CRL_MODE5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_MODE5_Pos)</td></tr>
<tr class="separator:ga13de7f1f4a2b6db8afc28785e30d32c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49e3d971cad6b91738e4ae4b73643bf5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_MODE6_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga49e3d971cad6b91738e4ae4b73643bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e952d61b2edd4145727ad12dcb86d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1e952d61b2edd4145727ad12dcb86d5">GPIO_CRL_MODE6_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_MODE6_Pos)</td></tr>
<tr class="separator:gab1e952d61b2edd4145727ad12dcb86d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b353c5507b6cc8575a89a4f445dafd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b353c5507b6cc8575a89a4f445dafd6">GPIO_CRL_MODE6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1e952d61b2edd4145727ad12dcb86d5">GPIO_CRL_MODE6_Msk</a></td></tr>
<tr class="separator:ga4b353c5507b6cc8575a89a4f445dafd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda9df54fcfbcb8ee978785b08b0b0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeda9df54fcfbcb8ee978785b08b0b0e6">GPIO_CRL_MODE6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_MODE6_Pos)</td></tr>
<tr class="separator:gaeda9df54fcfbcb8ee978785b08b0b0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c5ba2cfc5febb76210d8cc10a815cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c5ba2cfc5febb76210d8cc10a815cd0">GPIO_CRL_MODE6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_MODE6_Pos)</td></tr>
<tr class="separator:ga9c5ba2cfc5febb76210d8cc10a815cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1caaa08dc8614db22854d0c888e2c32f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_MODE7_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga1caaa08dc8614db22854d0c888e2c32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ec386c59ac0fec4c1a1ba4baab76f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ec386c59ac0fec4c1a1ba4baab76f7">GPIO_CRL_MODE7_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_MODE7_Pos)</td></tr>
<tr class="separator:ga75ec386c59ac0fec4c1a1ba4baab76f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9050a4d57b9ed8190d730a98bdf4d3f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9050a4d57b9ed8190d730a98bdf4d3f1">GPIO_CRL_MODE7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75ec386c59ac0fec4c1a1ba4baab76f7">GPIO_CRL_MODE7_Msk</a></td></tr>
<tr class="separator:ga9050a4d57b9ed8190d730a98bdf4d3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441dd58c2652fdd2787c827165a7f052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga441dd58c2652fdd2787c827165a7f052">GPIO_CRL_MODE7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_MODE7_Pos)</td></tr>
<tr class="separator:ga441dd58c2652fdd2787c827165a7f052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae043168c37d4a1c133a9da8cdd94080e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae043168c37d4a1c133a9da8cdd94080e">GPIO_CRL_MODE7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_MODE7_Pos)</td></tr>
<tr class="separator:gae043168c37d4a1c133a9da8cdd94080e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a5dc2a7828fbcfeee72a0248b3f7f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_CNF_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga65a5dc2a7828fbcfeee72a0248b3f7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc88618f3328133e78e317e4db4313c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc88618f3328133e78e317e4db4313c9">GPIO_CRL_CNF_Msk</a>&#160;&#160;&#160;(0x33333333UL &lt;&lt; GPIO_CRL_CNF_Pos)</td></tr>
<tr class="separator:gabc88618f3328133e78e317e4db4313c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b71e50e58307256aad81040c855f66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b71e50e58307256aad81040c855f66c">GPIO_CRL_CNF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc88618f3328133e78e317e4db4313c9">GPIO_CRL_CNF_Msk</a></td></tr>
<tr class="separator:ga4b71e50e58307256aad81040c855f66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1023ff3b3957c8e5d1f6755e311cac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_CNF0_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2c1023ff3b3957c8e5d1f6755e311cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9cbd19c91a1068a1f74c2540e71eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc9cbd19c91a1068a1f74c2540e71eb7">GPIO_CRL_CNF0_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_CNF0_Pos)</td></tr>
<tr class="separator:gabc9cbd19c91a1068a1f74c2540e71eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c66290c450d7078597125c0e127903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c66290c450d7078597125c0e127903">GPIO_CRL_CNF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc9cbd19c91a1068a1f74c2540e71eb7">GPIO_CRL_CNF0_Msk</a></td></tr>
<tr class="separator:ga58c66290c450d7078597125c0e127903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf8a6e162d564a0f69b580d417acae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf8a6e162d564a0f69b580d417acae8">GPIO_CRL_CNF0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_CNF0_Pos)</td></tr>
<tr class="separator:ga0bf8a6e162d564a0f69b580d417acae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5291190c37de6ae57e06e8586a393a59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5291190c37de6ae57e06e8586a393a59">GPIO_CRL_CNF0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_CNF0_Pos)</td></tr>
<tr class="separator:ga5291190c37de6ae57e06e8586a393a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b37b00c4239d9c3506e5ae0cf49f133"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_CNF1_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8b37b00c4239d9c3506e5ae0cf49f133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad251c6d089c1d071debb47c6cdc26fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad251c6d089c1d071debb47c6cdc26fe1">GPIO_CRL_CNF1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_CNF1_Pos)</td></tr>
<tr class="separator:gad251c6d089c1d071debb47c6cdc26fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ca2d3a0f7587608aba569acde3317b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9ca2d3a0f7587608aba569acde3317b">GPIO_CRL_CNF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad251c6d089c1d071debb47c6cdc26fe1">GPIO_CRL_CNF1_Msk</a></td></tr>
<tr class="separator:gaf9ca2d3a0f7587608aba569acde3317b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3173c39ee01b0389024f8612469cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3173c39ee01b0389024f8612469cf2">GPIO_CRL_CNF1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_CNF1_Pos)</td></tr>
<tr class="separator:ga7a3173c39ee01b0389024f8612469cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d35220984bf84c5eaae064e3defc3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32d35220984bf84c5eaae064e3defc3a">GPIO_CRL_CNF1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_CNF1_Pos)</td></tr>
<tr class="separator:ga32d35220984bf84c5eaae064e3defc3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga279db2350cd0f9618c296a5999c6b41d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_CNF2_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga279db2350cd0f9618c296a5999c6b41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6bf2530a5ae3624f31c26014cad8ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e6bf2530a5ae3624f31c26014cad8ac">GPIO_CRL_CNF2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_CNF2_Pos)</td></tr>
<tr class="separator:ga9e6bf2530a5ae3624f31c26014cad8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63db6056280880a85b6103195d6d43ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63db6056280880a85b6103195d6d43ac">GPIO_CRL_CNF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e6bf2530a5ae3624f31c26014cad8ac">GPIO_CRL_CNF2_Msk</a></td></tr>
<tr class="separator:ga63db6056280880a85b6103195d6d43ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a2a2770e852c94f4b75c4ca0e6a89e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5a2a2770e852c94f4b75c4ca0e6a89e">GPIO_CRL_CNF2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_CNF2_Pos)</td></tr>
<tr class="separator:gad5a2a2770e852c94f4b75c4ca0e6a89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7c1604bc9d187e8d339385b6be7c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae7c1604bc9d187e8d339385b6be7c05">GPIO_CRL_CNF2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_CNF2_Pos)</td></tr>
<tr class="separator:gaae7c1604bc9d187e8d339385b6be7c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0258c6a9c9f7c35b76f82bf4d29859bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_CNF3_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga0258c6a9c9f7c35b76f82bf4d29859bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b9064fc9213ebb914f6834f7e07486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72b9064fc9213ebb914f6834f7e07486">GPIO_CRL_CNF3_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_CNF3_Pos)</td></tr>
<tr class="separator:ga72b9064fc9213ebb914f6834f7e07486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b201ed339a417f4a6b16c75ad473ff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b201ed339a417f4a6b16c75ad473ff2">GPIO_CRL_CNF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72b9064fc9213ebb914f6834f7e07486">GPIO_CRL_CNF3_Msk</a></td></tr>
<tr class="separator:ga5b201ed339a417f4a6b16c75ad473ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ee38d349593c64ca11c3b901289fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ee38d349593c64ca11c3b901289fd6">GPIO_CRL_CNF3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_CNF3_Pos)</td></tr>
<tr class="separator:gab8ee38d349593c64ca11c3b901289fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc2aa63cf9d1e41e90e83686efac0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc2aa63cf9d1e41e90e83686efac0be">GPIO_CRL_CNF3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_CNF3_Pos)</td></tr>
<tr class="separator:ga3fc2aa63cf9d1e41e90e83686efac0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad334975489a6bb83104563438bcf26c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_CNF4_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gad334975489a6bb83104563438bcf26c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c2061f18c8cc445431cd9acd930e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c2061f18c8cc445431cd9acd930e64">GPIO_CRL_CNF4_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_CNF4_Pos)</td></tr>
<tr class="separator:gaa5c2061f18c8cc445431cd9acd930e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ae25542ecc928b5be2efa02cb65a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2ae25542ecc928b5be2efa02cb65a7d">GPIO_CRL_CNF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c2061f18c8cc445431cd9acd930e64">GPIO_CRL_CNF4_Msk</a></td></tr>
<tr class="separator:gad2ae25542ecc928b5be2efa02cb65a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8e19f954197c54c587df29aad5047e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8e19f954197c54c587df29aad5047e">GPIO_CRL_CNF4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_CNF4_Pos)</td></tr>
<tr class="separator:ga7c8e19f954197c54c587df29aad5047e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cabe5a2a5ee896d7abf4471d48b4591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cabe5a2a5ee896d7abf4471d48b4591">GPIO_CRL_CNF4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_CNF4_Pos)</td></tr>
<tr class="separator:ga6cabe5a2a5ee896d7abf4471d48b4591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d9a014580ab919b44cde8c63d0d0b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_CNF5_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gad3d9a014580ab919b44cde8c63d0d0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9de481861cc382ed41ccd508ed2f7f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9de481861cc382ed41ccd508ed2f7f2">GPIO_CRL_CNF5_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_CNF5_Pos)</td></tr>
<tr class="separator:gae9de481861cc382ed41ccd508ed2f7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36bc3cc93deb6d6223f5868e73b70115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36bc3cc93deb6d6223f5868e73b70115">GPIO_CRL_CNF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9de481861cc382ed41ccd508ed2f7f2">GPIO_CRL_CNF5_Msk</a></td></tr>
<tr class="separator:ga36bc3cc93deb6d6223f5868e73b70115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5aa19ce2af8682762cccaa141ec2949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5aa19ce2af8682762cccaa141ec2949">GPIO_CRL_CNF5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_CNF5_Pos)</td></tr>
<tr class="separator:gad5aa19ce2af8682762cccaa141ec2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae9d028c9c08feab521de69344ef2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadae9d028c9c08feab521de69344ef2bb">GPIO_CRL_CNF5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_CNF5_Pos)</td></tr>
<tr class="separator:gadae9d028c9c08feab521de69344ef2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4576e7aea301aa23b82723989eb42ad6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_CNF6_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga4576e7aea301aa23b82723989eb42ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07c89b8ef1ad0a1425f2718be658186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf07c89b8ef1ad0a1425f2718be658186">GPIO_CRL_CNF6_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_CNF6_Pos)</td></tr>
<tr class="separator:gaf07c89b8ef1ad0a1425f2718be658186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14aa5957aba048d58b8eecf7afd331a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab14aa5957aba048d58b8eecf7afd331a">GPIO_CRL_CNF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf07c89b8ef1ad0a1425f2718be658186">GPIO_CRL_CNF6_Msk</a></td></tr>
<tr class="separator:gab14aa5957aba048d58b8eecf7afd331a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363316a6d179a6b19f7742e6e976f30c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga363316a6d179a6b19f7742e6e976f30c">GPIO_CRL_CNF6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_CNF6_Pos)</td></tr>
<tr class="separator:ga363316a6d179a6b19f7742e6e976f30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b03c0d4a3e05113f0e9315bffd522f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b03c0d4a3e05113f0e9315bffd522f6">GPIO_CRL_CNF6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_CNF6_Pos)</td></tr>
<tr class="separator:ga0b03c0d4a3e05113f0e9315bffd522f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514a34338c5a54555ca6f0a032002997"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_CNF7_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga514a34338c5a54555ca6f0a032002997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2e936450936c4ee9b528447e8dc55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d2e936450936c4ee9b528447e8dc55d">GPIO_CRL_CNF7_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_CNF7_Pos)</td></tr>
<tr class="separator:ga3d2e936450936c4ee9b528447e8dc55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce116816638e3ef36b5a94e2fad38dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ce116816638e3ef36b5a94e2fad38dd">GPIO_CRL_CNF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d2e936450936c4ee9b528447e8dc55d">GPIO_CRL_CNF7_Msk</a></td></tr>
<tr class="separator:ga7ce116816638e3ef36b5a94e2fad38dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a0556440a284e54f5d6f94e4fabed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9a0556440a284e54f5d6f94e4fabed6">GPIO_CRL_CNF7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_CNF7_Pos)</td></tr>
<tr class="separator:gab9a0556440a284e54f5d6f94e4fabed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb42794f5eb4dfef4df5bb9e73275347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb42794f5eb4dfef4df5bb9e73275347">GPIO_CRL_CNF7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_CNF7_Pos)</td></tr>
<tr class="separator:gabb42794f5eb4dfef4df5bb9e73275347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf7fd49e4a9f44722af065ffc8d9b4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_MODE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7cf7fd49e4a9f44722af065ffc8d9b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef1599423c6a60c3f5c6995f8a753e8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef1599423c6a60c3f5c6995f8a753e8d">GPIO_CRH_MODE_Msk</a>&#160;&#160;&#160;(0x33333333UL &lt;&lt; GPIO_CRH_MODE_Pos)</td></tr>
<tr class="separator:gaef1599423c6a60c3f5c6995f8a753e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac114257ba9f8d812b8a18da30e4b9e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac114257ba9f8d812b8a18da30e4b9e07">GPIO_CRH_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef1599423c6a60c3f5c6995f8a753e8d">GPIO_CRH_MODE_Msk</a></td></tr>
<tr class="separator:gac114257ba9f8d812b8a18da30e4b9e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e705901757c31193f326157e1c981f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_MODE8_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga23e705901757c31193f326157e1c981f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b60cef78d0e834f4d7c2a599a098d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b60cef78d0e834f4d7c2a599a098d23">GPIO_CRH_MODE8_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_MODE8_Pos)</td></tr>
<tr class="separator:ga3b60cef78d0e834f4d7c2a599a098d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989e5974697fe08359d1bcd9f76624a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989e5974697fe08359d1bcd9f76624a1">GPIO_CRH_MODE8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b60cef78d0e834f4d7c2a599a098d23">GPIO_CRH_MODE8_Msk</a></td></tr>
<tr class="separator:ga989e5974697fe08359d1bcd9f76624a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b1bd12a10cafb51a9e4090f2826b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52b1bd12a10cafb51a9e4090f2826b78">GPIO_CRH_MODE8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_MODE8_Pos)</td></tr>
<tr class="separator:ga52b1bd12a10cafb51a9e4090f2826b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3756f19dcfb0be9f377d1335b716d8b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3756f19dcfb0be9f377d1335b716d8b6">GPIO_CRH_MODE8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_MODE8_Pos)</td></tr>
<tr class="separator:ga3756f19dcfb0be9f377d1335b716d8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ad98d04512b99f2ae54ccbb77b17f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_MODE9_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga94ad98d04512b99f2ae54ccbb77b17f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a24cf280346fb4973ddaece098cb1fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a24cf280346fb4973ddaece098cb1fa">GPIO_CRH_MODE9_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_MODE9_Pos)</td></tr>
<tr class="separator:ga3a24cf280346fb4973ddaece098cb1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950066b5b6fc68f7373bbcdd70ed28e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga950066b5b6fc68f7373bbcdd70ed28e1">GPIO_CRH_MODE9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a24cf280346fb4973ddaece098cb1fa">GPIO_CRH_MODE9_Msk</a></td></tr>
<tr class="separator:ga950066b5b6fc68f7373bbcdd70ed28e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd8c2c6db28e9905cb7a9b8798e7b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd8c2c6db28e9905cb7a9b8798e7b56">GPIO_CRH_MODE9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_MODE9_Pos)</td></tr>
<tr class="separator:ga9bd8c2c6db28e9905cb7a9b8798e7b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea120b509cb127a36ccd5658b1f88b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea120b509cb127a36ccd5658b1f88b1">GPIO_CRH_MODE9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_MODE9_Pos)</td></tr>
<tr class="separator:ga7ea120b509cb127a36ccd5658b1f88b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8714cc0bdccf712dfe488924baacd684"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_MODE10_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8714cc0bdccf712dfe488924baacd684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6f7aa6467359cc8b3623c14094000c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad6f7aa6467359cc8b3623c14094000c">GPIO_CRH_MODE10_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_MODE10_Pos)</td></tr>
<tr class="separator:gaad6f7aa6467359cc8b3623c14094000c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac3791e8f42fa3d53d9d0f122feb76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ac3791e8f42fa3d53d9d0f122feb76b">GPIO_CRH_MODE10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad6f7aa6467359cc8b3623c14094000c">GPIO_CRH_MODE10_Msk</a></td></tr>
<tr class="separator:ga1ac3791e8f42fa3d53d9d0f122feb76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ffaef25716156e25dc268af778969a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0ffaef25716156e25dc268af778969a">GPIO_CRH_MODE10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_MODE10_Pos)</td></tr>
<tr class="separator:gad0ffaef25716156e25dc268af778969a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331c724df71676215d0090c9123628cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga331c724df71676215d0090c9123628cd">GPIO_CRH_MODE10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_MODE10_Pos)</td></tr>
<tr class="separator:ga331c724df71676215d0090c9123628cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4102d498421da1033d9ba03afcd66bf1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_MODE11_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4102d498421da1033d9ba03afcd66bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f84ab16e815b1a3714a136a2459ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02f84ab16e815b1a3714a136a2459ebf">GPIO_CRH_MODE11_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_MODE11_Pos)</td></tr>
<tr class="separator:ga02f84ab16e815b1a3714a136a2459ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99de91066740ee08d4a1f1e5bd3ee69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99de91066740ee08d4a1f1e5bd3ee69">GPIO_CRH_MODE11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02f84ab16e815b1a3714a136a2459ebf">GPIO_CRH_MODE11_Msk</a></td></tr>
<tr class="separator:gae99de91066740ee08d4a1f1e5bd3ee69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5933c89958d25223e8b88b00a4dc522a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5933c89958d25223e8b88b00a4dc522a">GPIO_CRH_MODE11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_MODE11_Pos)</td></tr>
<tr class="separator:ga5933c89958d25223e8b88b00a4dc522a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a6803a7c23e649416cb25942e0d113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52a6803a7c23e649416cb25942e0d113">GPIO_CRH_MODE11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_MODE11_Pos)</td></tr>
<tr class="separator:ga52a6803a7c23e649416cb25942e0d113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13852ef39e9358eef74e0b0b066eae3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_MODE12_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga13852ef39e9358eef74e0b0b066eae3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ecd2c2ef115659f898991b98baa4616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecd2c2ef115659f898991b98baa4616">GPIO_CRH_MODE12_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_MODE12_Pos)</td></tr>
<tr class="separator:ga7ecd2c2ef115659f898991b98baa4616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9282af7b7fa56285cc805784ba0126dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9282af7b7fa56285cc805784ba0126dd">GPIO_CRH_MODE12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecd2c2ef115659f898991b98baa4616">GPIO_CRH_MODE12_Msk</a></td></tr>
<tr class="separator:ga9282af7b7fa56285cc805784ba0126dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20adb71ffdd8dad9f2ae2b1e42b4809c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20adb71ffdd8dad9f2ae2b1e42b4809c">GPIO_CRH_MODE12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_MODE12_Pos)</td></tr>
<tr class="separator:ga20adb71ffdd8dad9f2ae2b1e42b4809c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd15ab3ae38aa1ad96c6361c5c24531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd15ab3ae38aa1ad96c6361c5c24531">GPIO_CRH_MODE12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_MODE12_Pos)</td></tr>
<tr class="separator:ga6fd15ab3ae38aa1ad96c6361c5c24531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0627122351a88372782d779f95f11b02"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_MODE13_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga0627122351a88372782d779f95f11b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf901581d2167f43d915499b73710510e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf901581d2167f43d915499b73710510e">GPIO_CRH_MODE13_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_MODE13_Pos)</td></tr>
<tr class="separator:gaf901581d2167f43d915499b73710510e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b20c047a004488b23e24d581935146c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b20c047a004488b23e24d581935146c">GPIO_CRH_MODE13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf901581d2167f43d915499b73710510e">GPIO_CRH_MODE13_Msk</a></td></tr>
<tr class="separator:ga4b20c047a004488b23e24d581935146c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd514c53d9095c26b47e5206b734c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcd514c53d9095c26b47e5206b734c24">GPIO_CRH_MODE13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_MODE13_Pos)</td></tr>
<tr class="separator:gabcd514c53d9095c26b47e5206b734c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a07c5b52a5caa565c8eb8988c2f5b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a07c5b52a5caa565c8eb8988c2f5b9c">GPIO_CRH_MODE13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_MODE13_Pos)</td></tr>
<tr class="separator:ga8a07c5b52a5caa565c8eb8988c2f5b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6d532577521dc9e28f49b6974e987a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_MODE14_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga7f6d532577521dc9e28f49b6974e987a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0368c081247da0e3a02cc9cc125b0c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0368c081247da0e3a02cc9cc125b0c6c">GPIO_CRH_MODE14_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_MODE14_Pos)</td></tr>
<tr class="separator:ga0368c081247da0e3a02cc9cc125b0c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga167bc46193971870fa4f3717f04e8299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga167bc46193971870fa4f3717f04e8299">GPIO_CRH_MODE14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0368c081247da0e3a02cc9cc125b0c6c">GPIO_CRH_MODE14_Msk</a></td></tr>
<tr class="separator:ga167bc46193971870fa4f3717f04e8299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac343dc334e140a60b4e46332c733336b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac343dc334e140a60b4e46332c733336b">GPIO_CRH_MODE14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_MODE14_Pos)</td></tr>
<tr class="separator:gac343dc334e140a60b4e46332c733336b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15154111d901547358f87c767958e3a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15154111d901547358f87c767958e3a2">GPIO_CRH_MODE14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_MODE14_Pos)</td></tr>
<tr class="separator:ga15154111d901547358f87c767958e3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e81b268ccdb977ebf34164286ff4c56"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_MODE15_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga0e81b268ccdb977ebf34164286ff4c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3b037913676040dd9157a9c36ec07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c3b037913676040dd9157a9c36ec07c">GPIO_CRH_MODE15_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_MODE15_Pos)</td></tr>
<tr class="separator:ga8c3b037913676040dd9157a9c36ec07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7713e0cfe0e94c8435e4a537e77f14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa7713e0cfe0e94c8435e4a537e77f14">GPIO_CRH_MODE15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c3b037913676040dd9157a9c36ec07c">GPIO_CRH_MODE15_Msk</a></td></tr>
<tr class="separator:gafa7713e0cfe0e94c8435e4a537e77f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f79bf2c41499678dcba5a72eb4183e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f79bf2c41499678dcba5a72eb4183e1">GPIO_CRH_MODE15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_MODE15_Pos)</td></tr>
<tr class="separator:ga0f79bf2c41499678dcba5a72eb4183e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebad3a6ac2874e7cd38cba27369da7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebad3a6ac2874e7cd38cba27369da7d8">GPIO_CRH_MODE15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_MODE15_Pos)</td></tr>
<tr class="separator:gaebad3a6ac2874e7cd38cba27369da7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf9ea21675e268a54d6fb5660096646b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_CNF_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadf9ea21675e268a54d6fb5660096646b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad05e15957a91d6c54b7c8e6d92b80c0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad05e15957a91d6c54b7c8e6d92b80c0d">GPIO_CRH_CNF_Msk</a>&#160;&#160;&#160;(0x33333333UL &lt;&lt; GPIO_CRH_CNF_Pos)</td></tr>
<tr class="separator:gad05e15957a91d6c54b7c8e6d92b80c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59019c41cf8244eab80bb023686c68a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59019c41cf8244eab80bb023686c68a2">GPIO_CRH_CNF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad05e15957a91d6c54b7c8e6d92b80c0d">GPIO_CRH_CNF_Msk</a></td></tr>
<tr class="separator:ga59019c41cf8244eab80bb023686c68a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1e96ceeb203f51d0b60f2de36ec647d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_CNF8_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa1e96ceeb203f51d0b60f2de36ec647d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c8e0d0b5cfcde1dad4e273064817a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c8e0d0b5cfcde1dad4e273064817a12">GPIO_CRH_CNF8_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_CNF8_Pos)</td></tr>
<tr class="separator:ga4c8e0d0b5cfcde1dad4e273064817a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace87ab29a8ba8aa75ed31f2482d93a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace87ab29a8ba8aa75ed31f2482d93a16">GPIO_CRH_CNF8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c8e0d0b5cfcde1dad4e273064817a12">GPIO_CRH_CNF8_Msk</a></td></tr>
<tr class="separator:gace87ab29a8ba8aa75ed31f2482d93a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f35602ac8a9be36425faf6d68ecafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f35602ac8a9be36425faf6d68ecafb">GPIO_CRH_CNF8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_CNF8_Pos)</td></tr>
<tr class="separator:ga76f35602ac8a9be36425faf6d68ecafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e200a5a3b500ef22782e2a6267a2a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e200a5a3b500ef22782e2a6267a2a63">GPIO_CRH_CNF8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_CNF8_Pos)</td></tr>
<tr class="separator:ga5e200a5a3b500ef22782e2a6267a2a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd6041565cce32a17503390a767ff683"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_CNF9_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gafd6041565cce32a17503390a767ff683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae278a9ce06ae29dc98a2b3900f95f9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae278a9ce06ae29dc98a2b3900f95f9b5">GPIO_CRH_CNF9_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_CNF9_Pos)</td></tr>
<tr class="separator:gae278a9ce06ae29dc98a2b3900f95f9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1884160084a2e83912cdd1ef9ee8378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1884160084a2e83912cdd1ef9ee8378">GPIO_CRH_CNF9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae278a9ce06ae29dc98a2b3900f95f9b5">GPIO_CRH_CNF9_Msk</a></td></tr>
<tr class="separator:gaa1884160084a2e83912cdd1ef9ee8378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8152db5db71a40d79ae2a01cc826f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8152db5db71a40d79ae2a01cc826f9d">GPIO_CRH_CNF9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_CNF9_Pos)</td></tr>
<tr class="separator:gac8152db5db71a40d79ae2a01cc826f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db7c6d54edcef8a714417c426966ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4db7c6d54edcef8a714417c426966ad0">GPIO_CRH_CNF9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_CNF9_Pos)</td></tr>
<tr class="separator:ga4db7c6d54edcef8a714417c426966ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577ba81f4242e6fda8b29ec37161fe02"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_CNF10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga577ba81f4242e6fda8b29ec37161fe02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7ad1816e395fa0f8f768da657b58dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7ad1816e395fa0f8f768da657b58dfa">GPIO_CRH_CNF10_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_CNF10_Pos)</td></tr>
<tr class="separator:gaf7ad1816e395fa0f8f768da657b58dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9d14adc37b5e47c9c62f2ad7f5d800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd9d14adc37b5e47c9c62f2ad7f5d800">GPIO_CRH_CNF10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7ad1816e395fa0f8f768da657b58dfa">GPIO_CRH_CNF10_Msk</a></td></tr>
<tr class="separator:gafd9d14adc37b5e47c9c62f2ad7f5d800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36572f76f92f081a7353689019c560fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36572f76f92f081a7353689019c560fb">GPIO_CRH_CNF10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_CNF10_Pos)</td></tr>
<tr class="separator:ga36572f76f92f081a7353689019c560fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1878a0c7076953418f89ef3986eefa4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1878a0c7076953418f89ef3986eefa4a">GPIO_CRH_CNF10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_CNF10_Pos)</td></tr>
<tr class="separator:ga1878a0c7076953418f89ef3986eefa4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ac5dd17fa5953f49ae2055036dbf08"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_CNF11_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga47ac5dd17fa5953f49ae2055036dbf08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac58bb8bc1d900adb6de7a6bd0a7d3d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac58bb8bc1d900adb6de7a6bd0a7d3d4e">GPIO_CRH_CNF11_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_CNF11_Pos)</td></tr>
<tr class="separator:gac58bb8bc1d900adb6de7a6bd0a7d3d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdda3fcbd9a508bdfc2133bca746a563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdda3fcbd9a508bdfc2133bca746a563">GPIO_CRH_CNF11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac58bb8bc1d900adb6de7a6bd0a7d3d4e">GPIO_CRH_CNF11_Msk</a></td></tr>
<tr class="separator:gafdda3fcbd9a508bdfc2133bca746a563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b4db43bf530fbc40071bc55afdb8a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b4db43bf530fbc40071bc55afdb8a12">GPIO_CRH_CNF11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_CNF11_Pos)</td></tr>
<tr class="separator:ga4b4db43bf530fbc40071bc55afdb8a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga611063f86356e4bb141166e9714d09a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga611063f86356e4bb141166e9714d09a6">GPIO_CRH_CNF11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_CNF11_Pos)</td></tr>
<tr class="separator:ga611063f86356e4bb141166e9714d09a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d68d4d435433fb15712d48134f9b1fd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_CNF12_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga6d68d4d435433fb15712d48134f9b1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a1d0c066b3a72410dbd6c3c884bf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14a1d0c066b3a72410dbd6c3c884bf7a">GPIO_CRH_CNF12_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_CNF12_Pos)</td></tr>
<tr class="separator:ga14a1d0c066b3a72410dbd6c3c884bf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df966bbe464e265539646deca04f936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df966bbe464e265539646deca04f936">GPIO_CRH_CNF12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14a1d0c066b3a72410dbd6c3c884bf7a">GPIO_CRH_CNF12_Msk</a></td></tr>
<tr class="separator:ga7df966bbe464e265539646deca04f936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa088520031f81f5d31377a438154160b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa088520031f81f5d31377a438154160b">GPIO_CRH_CNF12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_CNF12_Pos)</td></tr>
<tr class="separator:gaa088520031f81f5d31377a438154160b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f2bdaf714b96bb2ff0fca5828ad328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96f2bdaf714b96bb2ff0fca5828ad328">GPIO_CRH_CNF12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_CNF12_Pos)</td></tr>
<tr class="separator:ga96f2bdaf714b96bb2ff0fca5828ad328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14a749593f7c983e604991e48c60022"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_CNF13_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaa14a749593f7c983e604991e48c60022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac31b390c4f5eb8e02f2140ea21166167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac31b390c4f5eb8e02f2140ea21166167">GPIO_CRH_CNF13_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_CNF13_Pos)</td></tr>
<tr class="separator:gac31b390c4f5eb8e02f2140ea21166167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf717ae90411d43f184214af6ba48c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaf717ae90411d43f184214af6ba48c1">GPIO_CRH_CNF13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac31b390c4f5eb8e02f2140ea21166167">GPIO_CRH_CNF13_Msk</a></td></tr>
<tr class="separator:gaeaf717ae90411d43f184214af6ba48c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd4f7c84833863dc528f4ebfdf2033ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd4f7c84833863dc528f4ebfdf2033ee">GPIO_CRH_CNF13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_CNF13_Pos)</td></tr>
<tr class="separator:gafd4f7c84833863dc528f4ebfdf2033ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4087c56a3b179f61cb2bb207236bbc0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4087c56a3b179f61cb2bb207236bbc0e">GPIO_CRH_CNF13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_CNF13_Pos)</td></tr>
<tr class="separator:ga4087c56a3b179f61cb2bb207236bbc0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd51521ddf07ac350598a241f1229fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_CNF14_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga1cd51521ddf07ac350598a241f1229fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c896de2a0cd1869c72358e5d2443ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c896de2a0cd1869c72358e5d2443ba1">GPIO_CRH_CNF14_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_CNF14_Pos)</td></tr>
<tr class="separator:ga2c896de2a0cd1869c72358e5d2443ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675b06b78f03c59517257ed709d0714a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675b06b78f03c59517257ed709d0714a">GPIO_CRH_CNF14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c896de2a0cd1869c72358e5d2443ba1">GPIO_CRH_CNF14_Msk</a></td></tr>
<tr class="separator:ga675b06b78f03c59517257ed709d0714a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c3bc0232af0e0ae1e4146320048109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9c3bc0232af0e0ae1e4146320048109">GPIO_CRH_CNF14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_CNF14_Pos)</td></tr>
<tr class="separator:gaa9c3bc0232af0e0ae1e4146320048109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b7deb9a6f017ac1f554dae003c3d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39b7deb9a6f017ac1f554dae003c3d6b">GPIO_CRH_CNF14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_CNF14_Pos)</td></tr>
<tr class="separator:ga39b7deb9a6f017ac1f554dae003c3d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d59cc62782c8ddea559afa82c47d426"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_CNF15_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga0d59cc62782c8ddea559afa82c47d426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga260d1ea031d666d3c1bc468341cde94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga260d1ea031d666d3c1bc468341cde94e">GPIO_CRH_CNF15_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_CNF15_Pos)</td></tr>
<tr class="separator:ga260d1ea031d666d3c1bc468341cde94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778bedf9e530d780496a427f3f7239a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga778bedf9e530d780496a427f3f7239a9">GPIO_CRH_CNF15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga260d1ea031d666d3c1bc468341cde94e">GPIO_CRH_CNF15_Msk</a></td></tr>
<tr class="separator:ga778bedf9e530d780496a427f3f7239a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f6ebf102a5788df027573b13a6438c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f6ebf102a5788df027573b13a6438c">GPIO_CRH_CNF15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_CNF15_Pos)</td></tr>
<tr class="separator:ga76f6ebf102a5788df027573b13a6438c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd696e9e854d83886aa713bcad9fcf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd696e9e854d83886aa713bcad9fcf8d">GPIO_CRH_CNF15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_CNF15_Pos)</td></tr>
<tr class="separator:gafd696e9e854d83886aa713bcad9fcf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c3239eb25d3104f88d5659445cf5e46"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4c3239eb25d3104f88d5659445cf5e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6126890b5aeab8cbbd2eef3ed02d2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c6126890b5aeab8cbbd2eef3ed02d2b">GPIO_IDR_IDR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR0_Pos)</td></tr>
<tr class="separator:ga7c6126890b5aeab8cbbd2eef3ed02d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a850e3aa5c1543380ef3ac4136cc11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7a850e3aa5c1543380ef3ac4136cc11">GPIO_IDR_IDR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c6126890b5aeab8cbbd2eef3ed02d2b">GPIO_IDR_IDR0_Msk</a></td></tr>
<tr class="separator:gac7a850e3aa5c1543380ef3ac4136cc11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63dfb70c22924dbe605ba323add0b59"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa63dfb70c22924dbe605ba323add0b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb44a930b5d50f7997cffd82bab2cefd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb44a930b5d50f7997cffd82bab2cefd">GPIO_IDR_IDR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR1_Pos)</td></tr>
<tr class="separator:gacb44a930b5d50f7997cffd82bab2cefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba8fd128cd05bfd794c8cdcde0881019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba8fd128cd05bfd794c8cdcde0881019">GPIO_IDR_IDR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb44a930b5d50f7997cffd82bab2cefd">GPIO_IDR_IDR1_Msk</a></td></tr>
<tr class="separator:gaba8fd128cd05bfd794c8cdcde0881019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b78f1a12c95c710782eae3316ab918a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2b78f1a12c95c710782eae3316ab918a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f1d49ead39291678771a4728a90c87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90f1d49ead39291678771a4728a90c87">GPIO_IDR_IDR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR2_Pos)</td></tr>
<tr class="separator:ga90f1d49ead39291678771a4728a90c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9784fabf7bbd2ebdb5f7e2630234fb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9784fabf7bbd2ebdb5f7e2630234fb4">GPIO_IDR_IDR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90f1d49ead39291678771a4728a90c87">GPIO_IDR_IDR2_Msk</a></td></tr>
<tr class="separator:gae9784fabf7bbd2ebdb5f7e2630234fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8c0f4403b9e282c4c044a70688f2a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaae8c0f4403b9e282c4c044a70688f2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7990d25f3c1fe3794a656f3e79f912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e7990d25f3c1fe3794a656f3e79f912">GPIO_IDR_IDR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR3_Pos)</td></tr>
<tr class="separator:ga1e7990d25f3c1fe3794a656f3e79f912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6d373ac7af05410cfbc4d35d996ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6d373ac7af05410cfbc4d35d996ca8">GPIO_IDR_IDR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e7990d25f3c1fe3794a656f3e79f912">GPIO_IDR_IDR3_Msk</a></td></tr>
<tr class="separator:ga0a6d373ac7af05410cfbc4d35d996ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd89fb77f5518ce75d16ba75dea9fda1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gacd89fb77f5518ce75d16ba75dea9fda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b79c9f6762dd52a8bbca66922eb467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b79c9f6762dd52a8bbca66922eb467">GPIO_IDR_IDR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR4_Pos)</td></tr>
<tr class="separator:ga55b79c9f6762dd52a8bbca66922eb467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478dccec7de2abcbd927ed6923ef32c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478dccec7de2abcbd927ed6923ef32c7">GPIO_IDR_IDR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55b79c9f6762dd52a8bbca66922eb467">GPIO_IDR_IDR4_Msk</a></td></tr>
<tr class="separator:ga478dccec7de2abcbd927ed6923ef32c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga270333f2849c1e723685faa96a049647"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga270333f2849c1e723685faa96a049647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998a7e17867940e973831507a2354d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga998a7e17867940e973831507a2354d20">GPIO_IDR_IDR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR5_Pos)</td></tr>
<tr class="separator:ga998a7e17867940e973831507a2354d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20a373bc5a5869e3ce5c87a26cc5c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac20a373bc5a5869e3ce5c87a26cc5c26">GPIO_IDR_IDR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga998a7e17867940e973831507a2354d20">GPIO_IDR_IDR5_Msk</a></td></tr>
<tr class="separator:gac20a373bc5a5869e3ce5c87a26cc5c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ae1acc3e52f84101439459ae33f96c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gae9ae1acc3e52f84101439459ae33f96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb240233ede91721760e31577fd1720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb240233ede91721760e31577fd1720">GPIO_IDR_IDR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR6_Pos)</td></tr>
<tr class="separator:gacdb240233ede91721760e31577fd1720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c647c0fa98de3db7abe16149e56b912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c647c0fa98de3db7abe16149e56b912">GPIO_IDR_IDR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdb240233ede91721760e31577fd1720">GPIO_IDR_IDR6_Msk</a></td></tr>
<tr class="separator:ga9c647c0fa98de3db7abe16149e56b912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c84b9bcbedad779deb80ed3af3edb33"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga1c84b9bcbedad779deb80ed3af3edb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0f666318cd340a247610bed05ae4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb0f666318cd340a247610bed05ae4d9">GPIO_IDR_IDR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR7_Pos)</td></tr>
<tr class="separator:gacb0f666318cd340a247610bed05ae4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21781c5e4e74462c4d48b0619f3735f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21781c5e4e74462c4d48b0619f3735f2">GPIO_IDR_IDR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb0f666318cd340a247610bed05ae4d9">GPIO_IDR_IDR7_Msk</a></td></tr>
<tr class="separator:ga21781c5e4e74462c4d48b0619f3735f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65ea0ae76b389defc3ee572a5767569f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga65ea0ae76b389defc3ee572a5767569f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac96f8870df831c7e52214579960d2e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac96f8870df831c7e52214579960d2e76">GPIO_IDR_IDR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR8_Pos)</td></tr>
<tr class="separator:gac96f8870df831c7e52214579960d2e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6cd32d3b32f70f4d0e7a7635fb22969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6cd32d3b32f70f4d0e7a7635fb22969">GPIO_IDR_IDR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac96f8870df831c7e52214579960d2e76">GPIO_IDR_IDR8_Msk</a></td></tr>
<tr class="separator:gae6cd32d3b32f70f4d0e7a7635fb22969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ca5f116e77b0736255106ce28c6a22"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga01ca5f116e77b0736255106ce28c6a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5811b3901a07d5c0dd82eba9d77a4776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5811b3901a07d5c0dd82eba9d77a4776">GPIO_IDR_IDR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR9_Pos)</td></tr>
<tr class="separator:ga5811b3901a07d5c0dd82eba9d77a4776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c804c5fca2b891e63c691872c440253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c804c5fca2b891e63c691872c440253">GPIO_IDR_IDR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5811b3901a07d5c0dd82eba9d77a4776">GPIO_IDR_IDR9_Msk</a></td></tr>
<tr class="separator:ga2c804c5fca2b891e63c691872c440253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2b8c930a3c7fa5a031e301cdfb6f93"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga4e2b8c930a3c7fa5a031e301cdfb6f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17c9d55aebfe3018e4a1e2de436288cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17c9d55aebfe3018e4a1e2de436288cc">GPIO_IDR_IDR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR10_Pos)</td></tr>
<tr class="separator:ga17c9d55aebfe3018e4a1e2de436288cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d58438899588f2a4eeeb7d1f9607d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d58438899588f2a4eeeb7d1f9607d9">GPIO_IDR_IDR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17c9d55aebfe3018e4a1e2de436288cc">GPIO_IDR_IDR10_Msk</a></td></tr>
<tr class="separator:gaa7d58438899588f2a4eeeb7d1f9607d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8199a32c78ca227dac23ff99bf85b80"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaa8199a32c78ca227dac23ff99bf85b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433546dec84034ba065ac52d74bb6fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga433546dec84034ba065ac52d74bb6fbd">GPIO_IDR_IDR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR11_Pos)</td></tr>
<tr class="separator:ga433546dec84034ba065ac52d74bb6fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8c6e2fcd0bf5b5284008e1b4d72fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b8c6e2fcd0bf5b5284008e1b4d72fb8">GPIO_IDR_IDR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga433546dec84034ba065ac52d74bb6fbd">GPIO_IDR_IDR11_Msk</a></td></tr>
<tr class="separator:ga4b8c6e2fcd0bf5b5284008e1b4d72fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0d6fcd1abc5e1a5ceb42423aae4a5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2e0d6fcd1abc5e1a5ceb42423aae4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16949cae6f855c65a5e04c7216d3444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae16949cae6f855c65a5e04c7216d3444">GPIO_IDR_IDR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR12_Pos)</td></tr>
<tr class="separator:gae16949cae6f855c65a5e04c7216d3444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56777a4d0c73a16970b2b7d7ca7dda18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56777a4d0c73a16970b2b7d7ca7dda18">GPIO_IDR_IDR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae16949cae6f855c65a5e04c7216d3444">GPIO_IDR_IDR12_Msk</a></td></tr>
<tr class="separator:ga56777a4d0c73a16970b2b7d7ca7dda18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97afd9fa1857a9c23de33ec9e630c1b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gad97afd9fa1857a9c23de33ec9e630c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbffeef66cdaae344155eaeca70320a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cbffeef66cdaae344155eaeca70320a">GPIO_IDR_IDR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR13_Pos)</td></tr>
<tr class="separator:ga4cbffeef66cdaae344155eaeca70320a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45d488afaf42e3a447b274f73486ad00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45d488afaf42e3a447b274f73486ad00">GPIO_IDR_IDR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cbffeef66cdaae344155eaeca70320a">GPIO_IDR_IDR13_Msk</a></td></tr>
<tr class="separator:ga45d488afaf42e3a447b274f73486ad00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f588f01081b724d02aa9364dbf9af6f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga3f588f01081b724d02aa9364dbf9af6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1564a630ba876dd42e7c2fee4bc966b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1564a630ba876dd42e7c2fee4bc966b5">GPIO_IDR_IDR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR14_Pos)</td></tr>
<tr class="separator:ga1564a630ba876dd42e7c2fee4bc966b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811118b05ed3aff70264813823a69851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga811118b05ed3aff70264813823a69851">GPIO_IDR_IDR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1564a630ba876dd42e7c2fee4bc966b5">GPIO_IDR_IDR14_Msk</a></td></tr>
<tr class="separator:ga811118b05ed3aff70264813823a69851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67e057b1c6fb9e0463d2009cb37ef93"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gae67e057b1c6fb9e0463d2009cb37ef93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfc347ff1a3d4e3cc02aa998c4808c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccfc347ff1a3d4e3cc02aa998c4808c2">GPIO_IDR_IDR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR15_Pos)</td></tr>
<tr class="separator:gaccfc347ff1a3d4e3cc02aa998c4808c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccccbeaa1672daedf0837b60dfd5b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabccccbeaa1672daedf0837b60dfd5b45">GPIO_IDR_IDR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccfc347ff1a3d4e3cc02aa998c4808c2">GPIO_IDR_IDR15_Msk</a></td></tr>
<tr class="separator:gabccccbeaa1672daedf0837b60dfd5b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461b6f5c91a26ac4b4e63c68a27e8b56"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga461b6f5c91a26ac4b4e63c68a27e8b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86832854a0820703fc8453d01251a7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86832854a0820703fc8453d01251a7e9">GPIO_ODR_ODR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR0_Pos)</td></tr>
<tr class="separator:ga86832854a0820703fc8453d01251a7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fdb4b0764d21e748916ea683a9c2d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fdb4b0764d21e748916ea683a9c2d51">GPIO_ODR_ODR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86832854a0820703fc8453d01251a7e9">GPIO_ODR_ODR0_Msk</a></td></tr>
<tr class="separator:ga3fdb4b0764d21e748916ea683a9c2d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb9c78a5507aa8850949db13312a4db"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabdb9c78a5507aa8850949db13312a4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e28fdd05c04844d619ced2811eab9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56e28fdd05c04844d619ced2811eab9c">GPIO_ODR_ODR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR1_Pos)</td></tr>
<tr class="separator:ga56e28fdd05c04844d619ced2811eab9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410ccbcd45e0c2a52f4785bf931f447e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410ccbcd45e0c2a52f4785bf931f447e">GPIO_ODR_ODR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56e28fdd05c04844d619ced2811eab9c">GPIO_ODR_ODR1_Msk</a></td></tr>
<tr class="separator:ga410ccbcd45e0c2a52f4785bf931f447e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b32629f98fb5eedc93d4144a085f820"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5b32629f98fb5eedc93d4144a085f820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab557c6ed90e11ad9d8e22581fca7b2fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab557c6ed90e11ad9d8e22581fca7b2fa">GPIO_ODR_ODR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR2_Pos)</td></tr>
<tr class="separator:gab557c6ed90e11ad9d8e22581fca7b2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7065029983e1d4b3e5d29c39c806fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7065029983e1d4b3e5d29c39c806fcb">GPIO_ODR_ODR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab557c6ed90e11ad9d8e22581fca7b2fa">GPIO_ODR_ODR2_Msk</a></td></tr>
<tr class="separator:gaa7065029983e1d4b3e5d29c39c806fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea9e940f7994596b11602321da3f8204"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaea9e940f7994596b11602321da3f8204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552ca3821965f6b84b2d7cc30bfd5c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga552ca3821965f6b84b2d7cc30bfd5c6e">GPIO_ODR_ODR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR3_Pos)</td></tr>
<tr class="separator:ga552ca3821965f6b84b2d7cc30bfd5c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae76bac33647c09342ce6aa992546f7a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae76bac33647c09342ce6aa992546f7a2">GPIO_ODR_ODR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga552ca3821965f6b84b2d7cc30bfd5c6e">GPIO_ODR_ODR3_Msk</a></td></tr>
<tr class="separator:gae76bac33647c09342ce6aa992546f7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b1996439c3edefe689a4f0a32ec9428"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1b1996439c3edefe689a4f0a32ec9428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ffcbaebd619ee9544caeeb53a10cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50ffcbaebd619ee9544caeeb53a10cf5">GPIO_ODR_ODR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR4_Pos)</td></tr>
<tr class="separator:ga50ffcbaebd619ee9544caeeb53a10cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa23bde84b70b480e5348394cee5d8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa23bde84b70b480e5348394cee5d8f2">GPIO_ODR_ODR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50ffcbaebd619ee9544caeeb53a10cf5">GPIO_ODR_ODR4_Msk</a></td></tr>
<tr class="separator:gafa23bde84b70b480e5348394cee5d8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f8756dc089d738b58f7f6214060c18"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga59f8756dc089d738b58f7f6214060c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88baea9566892905b1e7d6a8fc56d72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88baea9566892905b1e7d6a8fc56d72b">GPIO_ODR_ODR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR5_Pos)</td></tr>
<tr class="separator:ga88baea9566892905b1e7d6a8fc56d72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a874859723b3e8fe7ce1a68afa9afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3a874859723b3e8fe7ce1a68afa9afd">GPIO_ODR_ODR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88baea9566892905b1e7d6a8fc56d72b">GPIO_ODR_ODR5_Msk</a></td></tr>
<tr class="separator:gad3a874859723b3e8fe7ce1a68afa9afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace312c6e7cedf0df2f3509a84de19694"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gace312c6e7cedf0df2f3509a84de19694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7969bba3f76136a4eb36b93c3c57a2ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7969bba3f76136a4eb36b93c3c57a2ac">GPIO_ODR_ODR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR6_Pos)</td></tr>
<tr class="separator:ga7969bba3f76136a4eb36b93c3c57a2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ae0b0c4bc32f9b21b1bc1cea174230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ae0b0c4bc32f9b21b1bc1cea174230">GPIO_ODR_ODR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7969bba3f76136a4eb36b93c3c57a2ac">GPIO_ODR_ODR6_Msk</a></td></tr>
<tr class="separator:ga00ae0b0c4bc32f9b21b1bc1cea174230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc95ab6ce99d4e9fd879a09863cde2e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gabc95ab6ce99d4e9fd879a09863cde2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15455f87ddc270adf3a4c78a86914a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae15455f87ddc270adf3a4c78a86914a9">GPIO_ODR_ODR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR7_Pos)</td></tr>
<tr class="separator:gae15455f87ddc270adf3a4c78a86914a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b634cee6d6e10f6cf464e28e164b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12b634cee6d6e10f6cf464e28e164b3c">GPIO_ODR_ODR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae15455f87ddc270adf3a4c78a86914a9">GPIO_ODR_ODR7_Msk</a></td></tr>
<tr class="separator:ga12b634cee6d6e10f6cf464e28e164b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6a9696ebdf54afb9a1ebfb3f34696a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2d6a9696ebdf54afb9a1ebfb3f34696a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d88e5b90d62123c58c7f6184333dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5d88e5b90d62123c58c7f6184333dbb">GPIO_ODR_ODR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR8_Pos)</td></tr>
<tr class="separator:gab5d88e5b90d62123c58c7f6184333dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9280b6d2fc7b12bd6fe91e82b9feb377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9280b6d2fc7b12bd6fe91e82b9feb377">GPIO_ODR_ODR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5d88e5b90d62123c58c7f6184333dbb">GPIO_ODR_ODR8_Msk</a></td></tr>
<tr class="separator:ga9280b6d2fc7b12bd6fe91e82b9feb377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16bb6d33fe73ae20ea8b0a7fa16a0707"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga16bb6d33fe73ae20ea8b0a7fa16a0707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca64313254328a88f0a939729a157da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ca64313254328a88f0a939729a157da">GPIO_ODR_ODR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR9_Pos)</td></tr>
<tr class="separator:ga3ca64313254328a88f0a939729a157da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec739eff617930cb7c60ef7aab6ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ec739eff617930cb7c60ef7aab6ba58">GPIO_ODR_ODR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ca64313254328a88f0a939729a157da">GPIO_ODR_ODR9_Msk</a></td></tr>
<tr class="separator:ga2ec739eff617930cb7c60ef7aab6ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da85dd7962123bef4ef1c930ff78102"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga2da85dd7962123bef4ef1c930ff78102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fa96d774e0fee675cdf4a5e1dba053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92fa96d774e0fee675cdf4a5e1dba053">GPIO_ODR_ODR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR10_Pos)</td></tr>
<tr class="separator:ga92fa96d774e0fee675cdf4a5e1dba053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32f8a517f25bcae7b60330523ff878a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab32f8a517f25bcae7b60330523ff878a">GPIO_ODR_ODR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92fa96d774e0fee675cdf4a5e1dba053">GPIO_ODR_ODR10_Msk</a></td></tr>
<tr class="separator:gab32f8a517f25bcae7b60330523ff878a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a23da62957562c5ba47ef2aa489355"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gad9a23da62957562c5ba47ef2aa489355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65e00ad1fd7023f5da6d9f45f463ddde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65e00ad1fd7023f5da6d9f45f463ddde">GPIO_ODR_ODR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR11_Pos)</td></tr>
<tr class="separator:ga65e00ad1fd7023f5da6d9f45f463ddde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3133087355e6c2f73db21065f74b8254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3133087355e6c2f73db21065f74b8254">GPIO_ODR_ODR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65e00ad1fd7023f5da6d9f45f463ddde">GPIO_ODR_ODR11_Msk</a></td></tr>
<tr class="separator:ga3133087355e6c2f73db21065f74b8254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18fd498ee9644e499df7ca9710641f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf18fd498ee9644e499df7ca9710641f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3616189c6f0cdfe32c697f1214f50374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3616189c6f0cdfe32c697f1214f50374">GPIO_ODR_ODR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR12_Pos)</td></tr>
<tr class="separator:ga3616189c6f0cdfe32c697f1214f50374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62ec1e54fb8b76bd2f31aa4c32852f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf62ec1e54fb8b76bd2f31aa4c32852f0">GPIO_ODR_ODR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3616189c6f0cdfe32c697f1214f50374">GPIO_ODR_ODR12_Msk</a></td></tr>
<tr class="separator:gaf62ec1e54fb8b76bd2f31aa4c32852f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e19c59bdcc41bc6b75e1ccfd7f07df"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga83e19c59bdcc41bc6b75e1ccfd7f07df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f2a74b034ad616b93d5047532b6252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11f2a74b034ad616b93d5047532b6252">GPIO_ODR_ODR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR13_Pos)</td></tr>
<tr class="separator:ga11f2a74b034ad616b93d5047532b6252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15416db0d5f54d03e101d7a84bafd0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae15416db0d5f54d03e101d7a84bafd0d">GPIO_ODR_ODR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11f2a74b034ad616b93d5047532b6252">GPIO_ODR_ODR13_Msk</a></td></tr>
<tr class="separator:gae15416db0d5f54d03e101d7a84bafd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca83eafd197ccfc6ec85757f439a85b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaca83eafd197ccfc6ec85757f439a85b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d89c4fa2adcfc544b3774527e1d929f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d89c4fa2adcfc544b3774527e1d929f">GPIO_ODR_ODR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR14_Pos)</td></tr>
<tr class="separator:ga9d89c4fa2adcfc544b3774527e1d929f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c550f614a85b6f7889559010c4f0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93c550f614a85b6f7889559010c4f0b3">GPIO_ODR_ODR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d89c4fa2adcfc544b3774527e1d929f">GPIO_ODR_ODR14_Msk</a></td></tr>
<tr class="separator:ga93c550f614a85b6f7889559010c4f0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a33cea5a7f8b3eb8260d17e23b9f7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga43a33cea5a7f8b3eb8260d17e23b9f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fbe6b159f923428c70d4ae0c28999b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fbe6b159f923428c70d4ae0c28999b0">GPIO_ODR_ODR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR15_Pos)</td></tr>
<tr class="separator:ga6fbe6b159f923428c70d4ae0c28999b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf788434fb27537f1a3f508b1cedbfbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf788434fb27537f1a3f508b1cedbfbab">GPIO_ODR_ODR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fbe6b159f923428c70d4ae0c28999b0">GPIO_ODR_ODR15_Msk</a></td></tr>
<tr class="separator:gaf788434fb27537f1a3f508b1cedbfbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409d8650af1aa0e1958cc1ed2f96acda"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga409d8650af1aa0e1958cc1ed2f96acda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758aadb3c036759a162542216f98fcbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc">GPIO_BSRR_BS0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS0_Pos)</td></tr>
<tr class="separator:ga758aadb3c036759a162542216f98fcbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bdfbe2a618de42c420de923b2f8507d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bdfbe2a618de42c420de923b2f8507d">GPIO_BSRR_BS0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc">GPIO_BSRR_BS0_Msk</a></td></tr>
<tr class="separator:ga4bdfbe2a618de42c420de923b2f8507d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7457f610b20ffdd73c97d90724ed4d4e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7457f610b20ffdd73c97d90724ed4d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875bc62855425da548fa2f68d3be0f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49">GPIO_BSRR_BS1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS1_Pos)</td></tr>
<tr class="separator:ga875bc62855425da548fa2f68d3be0f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316604d9223fee0c0591b58bd42b5f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga316604d9223fee0c0591b58bd42b5f51">GPIO_BSRR_BS1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49">GPIO_BSRR_BS1_Msk</a></td></tr>
<tr class="separator:ga316604d9223fee0c0591b58bd42b5f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af1acce0c96a515284b6f8bd12b8436"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3af1acce0c96a515284b6f8bd12b8436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d718587115b4b07190c9ade21789ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac">GPIO_BSRR_BS2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS2_Pos)</td></tr>
<tr class="separator:gaf0d718587115b4b07190c9ade21789ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc89617a25217236b94eec1fd93891cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc89617a25217236b94eec1fd93891cb">GPIO_BSRR_BS2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac">GPIO_BSRR_BS2_Msk</a></td></tr>
<tr class="separator:gacc89617a25217236b94eec1fd93891cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0837604e1baac4b8b86fc3e660b17ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac0837604e1baac4b8b86fc3e660b17ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d8114b4db83d01096d0337750d3099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099">GPIO_BSRR_BS3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS3_Pos)</td></tr>
<tr class="separator:gab8d8114b4db83d01096d0337750d3099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e5ac9ace2d797ecfcc3d633c7ca52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f">GPIO_BSRR_BS3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099">GPIO_BSRR_BS3_Msk</a></td></tr>
<tr class="separator:ga79e5ac9ace2d797ecfcc3d633c7ca52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae421b6676ce8b2865cbb6e15fc45d495"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae421b6676ce8b2865cbb6e15fc45d495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0331d270ba3fe6bad1f3353ed09194bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf">GPIO_BSRR_BS4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS4_Pos)</td></tr>
<tr class="separator:ga0331d270ba3fe6bad1f3353ed09194bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692f3966c5260fd55f3bb09829f69e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga692f3966c5260fd55f3bb09829f69e75">GPIO_BSRR_BS4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf">GPIO_BSRR_BS4_Msk</a></td></tr>
<tr class="separator:ga692f3966c5260fd55f3bb09829f69e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad686100d76807920229b49d233cbd96d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gad686100d76807920229b49d233cbd96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502f44e296cddc2c4099ab7e7e9b11d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8">GPIO_BSRR_BS5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS5_Pos)</td></tr>
<tr class="separator:ga502f44e296cddc2c4099ab7e7e9b11d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea824455e136eee60ec17f42dabab0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea824455e136eee60ec17f42dabab0b">GPIO_BSRR_BS5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8">GPIO_BSRR_BS5_Msk</a></td></tr>
<tr class="separator:ga5ea824455e136eee60ec17f42dabab0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f4268de41bba2e411879d3fa900af7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga91f4268de41bba2e411879d3fa900af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d6a22635cfd41987e341af34b87a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63">GPIO_BSRR_BS6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS6_Pos)</td></tr>
<tr class="separator:gab8d6a22635cfd41987e341af34b87a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b3333e39824fde00bc36b181de3929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b3333e39824fde00bc36b181de3929">GPIO_BSRR_BS6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63">GPIO_BSRR_BS6_Msk</a></td></tr>
<tr class="separator:ga69b3333e39824fde00bc36b181de3929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1dd4ddac06be768bb7727bcb657081"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga6d1dd4ddac06be768bb7727bcb657081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635b08b445669748e8fadbcb0d2481e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6">GPIO_BSRR_BS7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS7_Pos)</td></tr>
<tr class="separator:ga635b08b445669748e8fadbcb0d2481e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9836771d1c021b9b7350fd3c3d544b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9836771d1c021b9b7350fd3c3d544b0">GPIO_BSRR_BS7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6">GPIO_BSRR_BS7_Msk</a></td></tr>
<tr class="separator:gaf9836771d1c021b9b7350fd3c3d544b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga595b5fd07dcafd23fd6ed6e23cb43b5a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga595b5fd07dcafd23fd6ed6e23cb43b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765d016146d30e6112499598959a948a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a">GPIO_BSRR_BS8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS8_Pos)</td></tr>
<tr class="separator:ga765d016146d30e6112499598959a948a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c295b6482aa91ef51198e570166f60f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c295b6482aa91ef51198e570166f60f">GPIO_BSRR_BS8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a">GPIO_BSRR_BS8_Msk</a></td></tr>
<tr class="separator:ga2c295b6482aa91ef51198e570166f60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab415c303400428fa585419e57aa2513d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab415c303400428fa585419e57aa2513d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1f12d75678bb5d295b8f77d5db15a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0">GPIO_BSRR_BS9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS9_Pos)</td></tr>
<tr class="separator:ga5e1f12d75678bb5d295b8f77d5db15a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49258fbb201ec8e332b248bbd0370b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49258fbb201ec8e332b248bbd0370b07">GPIO_BSRR_BS9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0">GPIO_BSRR_BS9_Msk</a></td></tr>
<tr class="separator:ga49258fbb201ec8e332b248bbd0370b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85195c9fb5642687151366b0f363441"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf85195c9fb5642687151366b0f363441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8f9979581623c5ee8a3b16be563cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1">GPIO_BSRR_BS10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS10_Pos)</td></tr>
<tr class="separator:ga2a8f9979581623c5ee8a3b16be563cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe42933da56edaa62f89d6fb5093b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe42933da56edaa62f89d6fb5093b32">GPIO_BSRR_BS10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1">GPIO_BSRR_BS10_Msk</a></td></tr>
<tr class="separator:gadbe42933da56edaa62f89d6fb5093b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f79cf6b45de75813ed9d2af64f0d91b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga7f79cf6b45de75813ed9d2af64f0d91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d224601eb9ec2476451efe136693769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769">GPIO_BSRR_BS11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS11_Pos)</td></tr>
<tr class="separator:ga5d224601eb9ec2476451efe136693769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b06aba868da67827335c823cde772c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b06aba868da67827335c823cde772c">GPIO_BSRR_BS11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769">GPIO_BSRR_BS11_Msk</a></td></tr>
<tr class="separator:ga71b06aba868da67827335c823cde772c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4302c8e25dd2711d37262b73865f3c19"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4302c8e25dd2711d37262b73865f3c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc01661d2dec2e9dd4b02528e271393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393">GPIO_BSRR_BS12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS12_Pos)</td></tr>
<tr class="separator:ga8cc01661d2dec2e9dd4b02528e271393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34dec3bc91096fccb3339f2d6d181846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34dec3bc91096fccb3339f2d6d181846">GPIO_BSRR_BS12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393">GPIO_BSRR_BS12_Msk</a></td></tr>
<tr class="separator:ga34dec3bc91096fccb3339f2d6d181846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe11d923932261f904c089da78e7ebc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5fe11d923932261f904c089da78e7ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed57c94725261a35387ef04c9675cdbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe">GPIO_BSRR_BS13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS13_Pos)</td></tr>
<tr class="separator:gaed57c94725261a35387ef04c9675cdbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea853befe5a2a238f0e0fe5d6c41b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c">GPIO_BSRR_BS13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe">GPIO_BSRR_BS13_Msk</a></td></tr>
<tr class="separator:ga1ea853befe5a2a238f0e0fe5d6c41b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c86de2a9b2e7394040a65bf114131bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga7c86de2a9b2e7394040a65bf114131bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaaedec226989e8048f5cbde2de6c1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5">GPIO_BSRR_BS14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS14_Pos)</td></tr>
<tr class="separator:gaeaaedec226989e8048f5cbde2de6c1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e32d8f8af43a171ed1a4c7eb202d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17">GPIO_BSRR_BS14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5">GPIO_BSRR_BS14_Msk</a></td></tr>
<tr class="separator:ga24e32d8f8af43a171ed1a4c7eb202d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93dccdbf7e8ef41da1b847975cf0eac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gae93dccdbf7e8ef41da1b847975cf0eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40b26153e5c50ae45ebc6deb06cc0fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb">GPIO_BSRR_BS15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS15_Pos)</td></tr>
<tr class="separator:gab40b26153e5c50ae45ebc6deb06cc0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8427fb5c9074e51fbf27480a6a65a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8427fb5c9074e51fbf27480a6a65a80">GPIO_BSRR_BS15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb">GPIO_BSRR_BS15_Msk</a></td></tr>
<tr class="separator:gad8427fb5c9074e51fbf27480a6a65a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9e4440bb44a4ab919e9a0171af788b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR0_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga9b9e4440bb44a4ab919e9a0171af788b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ca69cbc7e23bf313dda10288ce21f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5">GPIO_BSRR_BR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR0_Pos)</td></tr>
<tr class="separator:gac6ca69cbc7e23bf313dda10288ce21f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44316fb208a551d63550ab435a65faaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf">GPIO_BSRR_BR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5">GPIO_BSRR_BR0_Msk</a></td></tr>
<tr class="separator:ga44316fb208a551d63550ab435a65faaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga075d239db694cea8f30c70534ddf7be9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR1_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga075d239db694cea8f30c70534ddf7be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9890be2a151b0b31119eba03b36b9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df">GPIO_BSRR_BR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR1_Pos)</td></tr>
<tr class="separator:gac9890be2a151b0b31119eba03b36b9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga855ce6a1019d453bd1fbe9f61b5531b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8">GPIO_BSRR_BR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df">GPIO_BSRR_BR1_Msk</a></td></tr>
<tr class="separator:ga855ce6a1019d453bd1fbe9f61b5531b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c5825e38ef02071bf0d888ab636d241"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR2_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga2c5825e38ef02071bf0d888ab636d241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca8d1db9b985749bcdcc4f83d80e25b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1">GPIO_BSRR_BR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR2_Pos)</td></tr>
<tr class="separator:gaca8d1db9b985749bcdcc4f83d80e25b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac2103861a8ab0c8c8fed5e3bf7db0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a">GPIO_BSRR_BR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1">GPIO_BSRR_BR2_Msk</a></td></tr>
<tr class="separator:ga7ac2103861a8ab0c8c8fed5e3bf7db0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef6b53609ca5d188a6916d8574d6030"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR3_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga1ef6b53609ca5d188a6916d8574d6030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7045c8361aeed94f72ed591c604d1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1">GPIO_BSRR_BR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR3_Pos)</td></tr>
<tr class="separator:gad7045c8361aeed94f72ed591c604d1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf256a26094e33026f7f575f04d0e05c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9">GPIO_BSRR_BR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1">GPIO_BSRR_BR3_Msk</a></td></tr>
<tr class="separator:gaf256a26094e33026f7f575f04d0e05c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR4_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94341de3b04731a0df5c530c572dad7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f">GPIO_BSRR_BR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR4_Pos)</td></tr>
<tr class="separator:ga94341de3b04731a0df5c530c572dad7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac84f66118397bb661ad9edfdd50432f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0">GPIO_BSRR_BR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f">GPIO_BSRR_BR4_Msk</a></td></tr>
<tr class="separator:gac84f66118397bb661ad9edfdd50432f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa565b7acd495e70be1b68204ef2910db"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR5_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaa565b7acd495e70be1b68204ef2910db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d366ba8f09d9211e25c5e76b56a91af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af">GPIO_BSRR_BR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR5_Pos)</td></tr>
<tr class="separator:ga4d366ba8f09d9211e25c5e76b56a91af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a777f006ef68641e80110f20117a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d">GPIO_BSRR_BR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af">GPIO_BSRR_BR5_Msk</a></td></tr>
<tr class="separator:ga09a777f006ef68641e80110f20117a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce8dd4c2ed3764a234fc40ad192ae03"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR6_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gafce8dd4c2ed3764a234fc40ad192ae03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga354a942cded8f779316613b5a73b71ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad">GPIO_BSRR_BR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR6_Pos)</td></tr>
<tr class="separator:ga354a942cded8f779316613b5a73b71ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8695c8bfcc32bda2806805339db1e8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce">GPIO_BSRR_BR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad">GPIO_BSRR_BR6_Msk</a></td></tr>
<tr class="separator:ga8695c8bfcc32bda2806805339db1e8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e114c3d131dbb2abc05837b9c20fff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR7_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga34e114c3d131dbb2abc05837b9c20fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b90d1d54ad1a0def096663cfe9cbd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74">GPIO_BSRR_BR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR7_Pos)</td></tr>
<tr class="separator:ga6b90d1d54ad1a0def096663cfe9cbd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba577e8f2650976f219ad7ad93244f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a">GPIO_BSRR_BR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74">GPIO_BSRR_BR7_Msk</a></td></tr>
<tr class="separator:gaba577e8f2650976f219ad7ad93244f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadebc6e8a656a3adbff46f398b5bcb3d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR8_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gadebc6e8a656a3adbff46f398b5bcb3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5460b708647c1a9f742c0ff0d5bcb17b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b">GPIO_BSRR_BR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR8_Pos)</td></tr>
<tr class="separator:ga5460b708647c1a9f742c0ff0d5bcb17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaedbc146cc7659d51bc5f472d3a405ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee">GPIO_BSRR_BR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b">GPIO_BSRR_BR8_Msk</a></td></tr>
<tr class="separator:gaaedbc146cc7659d51bc5f472d3a405ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d98b977fc86581e566299bd363176d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR9_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga13d98b977fc86581e566299bd363176d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa6d3943ec6a8d96dd855f436ab8e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19">GPIO_BSRR_BR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR9_Pos)</td></tr>
<tr class="separator:ga4aa6d3943ec6a8d96dd855f436ab8e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e0c779115c59cb98e021ede5605df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3">GPIO_BSRR_BR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19">GPIO_BSRR_BR9_Msk</a></td></tr>
<tr class="separator:gaa3e0c779115c59cb98e021ede5605df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga968f494c3928ba28bfa7c87da5f2cbaa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR10_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga968f494c3928ba28bfa7c87da5f2cbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f93f6e94ae0d842e5b0cda9ba6a1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd">GPIO_BSRR_BR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR10_Pos)</td></tr>
<tr class="separator:gae3f93f6e94ae0d842e5b0cda9ba6a1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98581ac23be9f4fa003686d2ea523a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81">GPIO_BSRR_BR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd">GPIO_BSRR_BR10_Msk</a></td></tr>
<tr class="separator:ga98581ac23be9f4fa003686d2ea523a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b421b338b145649e8937806472a59c6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR11_Pos</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga8b421b338b145649e8937806472a59c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f483f67fbc5614c010aa147e9ce6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f">GPIO_BSRR_BR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR11_Pos)</td></tr>
<tr class="separator:ga9f483f67fbc5614c010aa147e9ce6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacedacd6c3e840a8172269cac3dbb550b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b">GPIO_BSRR_BR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f">GPIO_BSRR_BR11_Msk</a></td></tr>
<tr class="separator:gacedacd6c3e840a8172269cac3dbb550b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f141572b1c065dcabbc7ddfe4092f2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR12_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga79f141572b1c065dcabbc7ddfe4092f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10f5ee9aeb2eefb25fd195e472c0de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8">GPIO_BSRR_BR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR12_Pos)</td></tr>
<tr class="separator:gaa10f5ee9aeb2eefb25fd195e472c0de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4622e78de418b59cd4199928801b6958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958">GPIO_BSRR_BR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8">GPIO_BSRR_BR12_Msk</a></td></tr>
<tr class="separator:ga4622e78de418b59cd4199928801b6958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a07a77a4bb0457b13abfee48ed3e39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR13_Pos</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga53a07a77a4bb0457b13abfee48ed3e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d000805bb6f4ad68ec73159df771422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422">GPIO_BSRR_BR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR13_Pos)</td></tr>
<tr class="separator:ga7d000805bb6f4ad68ec73159df771422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292c1d0172620e0454ccc36f91f0c6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea">GPIO_BSRR_BR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422">GPIO_BSRR_BR13_Msk</a></td></tr>
<tr class="separator:ga292c1d0172620e0454ccc36f91f0c6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6b3f0c1a866cd39319f28cacbb768e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR14_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga1e6b3f0c1a866cd39319f28cacbb768e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad1816ec382b6ef6e952cef1408933f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f">GPIO_BSRR_BR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR14_Pos)</td></tr>
<tr class="separator:ga1ad1816ec382b6ef6e952cef1408933f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32477ac5ab4f5c7257ca332bb691b7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf">GPIO_BSRR_BR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f">GPIO_BSRR_BR14_Msk</a></td></tr>
<tr class="separator:ga32477ac5ab4f5c7257ca332bb691b7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d885f9a72889c6f1070b6da4d4d782"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR15_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga30d885f9a72889c6f1070b6da4d4d782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c00dff452eea9a285e36a81c5abd79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79">GPIO_BSRR_BR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR15_Pos)</td></tr>
<tr class="separator:gaf8c00dff452eea9a285e36a81c5abd79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6d612adeaae9b26d0ea4af74ffe1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd">GPIO_BSRR_BR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79">GPIO_BSRR_BR15_Msk</a></td></tr>
<tr class="separator:ga3c6d612adeaae9b26d0ea4af74ffe1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4adfe8c79c3cf7e0fb7e8714ae15adf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa4adfe8c79c3cf7e0fb7e8714ae15adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8094099cbec15df24976405da11376f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8094099cbec15df24976405da11376f">GPIO_BRR_BR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR0_Pos)</td></tr>
<tr class="separator:gab8094099cbec15df24976405da11376f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8acd11feb4223a7ca438effb3d926fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8acd11feb4223a7ca438effb3d926fc">GPIO_BRR_BR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8094099cbec15df24976405da11376f">GPIO_BRR_BR0_Msk</a></td></tr>
<tr class="separator:gad8acd11feb4223a7ca438effb3d926fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483e475a913145601000fc57ef63afcd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga483e475a913145601000fc57ef63afcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad742debac1d7e18afd61fda41eda1454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad742debac1d7e18afd61fda41eda1454">GPIO_BRR_BR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR1_Pos)</td></tr>
<tr class="separator:gad742debac1d7e18afd61fda41eda1454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f94e96c502467ad528983494cb6645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68f94e96c502467ad528983494cb6645">GPIO_BRR_BR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad742debac1d7e18afd61fda41eda1454">GPIO_BRR_BR1_Msk</a></td></tr>
<tr class="separator:ga68f94e96c502467ad528983494cb6645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb13164bb973d1a4591ca626903e66b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadb13164bb973d1a4591ca626903e66b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d9b343fe4038316557b5665ad90895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91d9b343fe4038316557b5665ad90895">GPIO_BRR_BR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR2_Pos)</td></tr>
<tr class="separator:ga91d9b343fe4038316557b5665ad90895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeebe4dddede0f14e00885b70c09bbd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeebe4dddede0f14e00885b70c09bbd09">GPIO_BRR_BR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91d9b343fe4038316557b5665ad90895">GPIO_BRR_BR2_Msk</a></td></tr>
<tr class="separator:gaeebe4dddede0f14e00885b70c09bbd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac814288cc968b01d3e7ee1b6d340a8dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac814288cc968b01d3e7ee1b6d340a8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b86cdd805087a6aa27886a1c8f3f64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59b86cdd805087a6aa27886a1c8f3f64">GPIO_BRR_BR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR3_Pos)</td></tr>
<tr class="separator:ga59b86cdd805087a6aa27886a1c8f3f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b3047fcdfe9269f5a94b6412ec6a3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b3047fcdfe9269f5a94b6412ec6a3c">GPIO_BRR_BR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59b86cdd805087a6aa27886a1c8f3f64">GPIO_BRR_BR3_Msk</a></td></tr>
<tr class="separator:ga95b3047fcdfe9269f5a94b6412ec6a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f7fabe9e3187ac070c2ed6e4ae7725"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac9f7fabe9e3187ac070c2ed6e4ae7725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84709afb9f2b311db9916987f5b62803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84709afb9f2b311db9916987f5b62803">GPIO_BRR_BR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR4_Pos)</td></tr>
<tr class="separator:ga84709afb9f2b311db9916987f5b62803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc7d79f0103f892f8c3a87d8038525a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc7d79f0103f892f8c3a87d8038525a">GPIO_BRR_BR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84709afb9f2b311db9916987f5b62803">GPIO_BRR_BR4_Msk</a></td></tr>
<tr class="separator:ga8fc7d79f0103f892f8c3a87d8038525a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b24f01f67db366ff6adf86f5f940669"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga6b24f01f67db366ff6adf86f5f940669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50fd21ca329283e8f79675f8195d6a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50fd21ca329283e8f79675f8195d6a7e">GPIO_BRR_BR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR5_Pos)</td></tr>
<tr class="separator:ga50fd21ca329283e8f79675f8195d6a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc7663eaa1496185041af93b4ff808b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc7663eaa1496185041af93b4ff808b">GPIO_BRR_BR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50fd21ca329283e8f79675f8195d6a7e">GPIO_BRR_BR5_Msk</a></td></tr>
<tr class="separator:ga6cc7663eaa1496185041af93b4ff808b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e8aaa7e05c2f824d6fc1ae83f04913"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga22e8aaa7e05c2f824d6fc1ae83f04913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29f8525d511f39db8b6ac9efbae9ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29f8525d511f39db8b6ac9efbae9ecc">GPIO_BRR_BR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR6_Pos)</td></tr>
<tr class="separator:gae29f8525d511f39db8b6ac9efbae9ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa84d5cb9d0a0a945389ad0fef07eb2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa84d5cb9d0a0a945389ad0fef07eb2a">GPIO_BRR_BR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae29f8525d511f39db8b6ac9efbae9ecc">GPIO_BRR_BR6_Msk</a></td></tr>
<tr class="separator:gafa84d5cb9d0a0a945389ad0fef07eb2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321d9cc2bc9fd4601694780ac4fcc7f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga321d9cc2bc9fd4601694780ac4fcc7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40c636136e51fffad265559938cb9f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae40c636136e51fffad265559938cb9f0">GPIO_BRR_BR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR7_Pos)</td></tr>
<tr class="separator:gae40c636136e51fffad265559938cb9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5110afe1f5bda4fde7983b447ce162c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5110afe1f5bda4fde7983b447ce162c4">GPIO_BRR_BR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae40c636136e51fffad265559938cb9f0">GPIO_BRR_BR7_Msk</a></td></tr>
<tr class="separator:ga5110afe1f5bda4fde7983b447ce162c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45a746e5bb2a1c132093a2844d22683"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf45a746e5bb2a1c132093a2844d22683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9cd1191844e03a1aa271bd08e608e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9cd1191844e03a1aa271bd08e608e77">GPIO_BRR_BR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR8_Pos)</td></tr>
<tr class="separator:gab9cd1191844e03a1aa271bd08e608e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1560a3457fcec47c6f1871cf225557e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1560a3457fcec47c6f1871cf225557e">GPIO_BRR_BR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9cd1191844e03a1aa271bd08e608e77">GPIO_BRR_BR8_Msk</a></td></tr>
<tr class="separator:gae1560a3457fcec47c6f1871cf225557e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ae3878f9088d349453430a79e26810"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga84ae3878f9088d349453430a79e26810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0621db455e4164529a8e632bb413055d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0621db455e4164529a8e632bb413055d">GPIO_BRR_BR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR9_Pos)</td></tr>
<tr class="separator:ga0621db455e4164529a8e632bb413055d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248ac798aa8fdd42573fa6ff4762ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga248ac798aa8fdd42573fa6ff4762ba58">GPIO_BRR_BR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0621db455e4164529a8e632bb413055d">GPIO_BRR_BR9_Msk</a></td></tr>
<tr class="separator:ga248ac798aa8fdd42573fa6ff4762ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c89c18c00e1747d1392245f4fdeb19"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga08c89c18c00e1747d1392245f4fdeb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079add3e90617726dd8748c74abaf023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga079add3e90617726dd8748c74abaf023">GPIO_BRR_BR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR10_Pos)</td></tr>
<tr class="separator:ga079add3e90617726dd8748c74abaf023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe20398333e9f7e5c247e0bcfcd1d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe20398333e9f7e5c247e0bcfcd1d31">GPIO_BRR_BR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga079add3e90617726dd8748c74abaf023">GPIO_BRR_BR10_Msk</a></td></tr>
<tr class="separator:ga8fe20398333e9f7e5c247e0bcfcd1d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a92027f04f25fd1b7ec7ad660052b42"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga3a92027f04f25fd1b7ec7ad660052b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2be9a16fb6670ebb3492795bf6866a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2be9a16fb6670ebb3492795bf6866a">GPIO_BRR_BR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR11_Pos)</td></tr>
<tr class="separator:gaad2be9a16fb6670ebb3492795bf6866a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65c4bf495800254168edce220f12294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65c4bf495800254168edce220f12294">GPIO_BRR_BR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad2be9a16fb6670ebb3492795bf6866a">GPIO_BRR_BR11_Msk</a></td></tr>
<tr class="separator:gac65c4bf495800254168edce220f12294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372754b6a71cbf3d09b959b2eef5fa7f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga372754b6a71cbf3d09b959b2eef5fa7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3507b082d551500536f8c0c3929dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed3507b082d551500536f8c0c3929dca">GPIO_BRR_BR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR12_Pos)</td></tr>
<tr class="separator:gaed3507b082d551500536f8c0c3929dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443c4943581f7590d706b183fb47250e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443c4943581f7590d706b183fb47250e">GPIO_BRR_BR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed3507b082d551500536f8c0c3929dca">GPIO_BRR_BR12_Msk</a></td></tr>
<tr class="separator:ga443c4943581f7590d706b183fb47250e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd4f25b9a855fb50ddc394a2384ccf2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga2dd4f25b9a855fb50ddc394a2384ccf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53217d2a5609f35d6b029a5e1eaf2e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53217d2a5609f35d6b029a5e1eaf2e5f">GPIO_BRR_BR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR13_Pos)</td></tr>
<tr class="separator:ga53217d2a5609f35d6b029a5e1eaf2e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f1e586a459fe54089921daed6b99cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41f1e586a459fe54089921daed6b99cc">GPIO_BRR_BR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53217d2a5609f35d6b029a5e1eaf2e5f">GPIO_BRR_BR13_Msk</a></td></tr>
<tr class="separator:ga41f1e586a459fe54089921daed6b99cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e2ac4dac68a55a7c574736a2964312"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga10e2ac4dac68a55a7c574736a2964312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239abb28695da394a23f119ddd5aa724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga239abb28695da394a23f119ddd5aa724">GPIO_BRR_BR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR14_Pos)</td></tr>
<tr class="separator:ga239abb28695da394a23f119ddd5aa724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a77aa07922b7541f1e1c936a6651713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a77aa07922b7541f1e1c936a6651713">GPIO_BRR_BR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga239abb28695da394a23f119ddd5aa724">GPIO_BRR_BR14_Msk</a></td></tr>
<tr class="separator:ga4a77aa07922b7541f1e1c936a6651713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d13b2c8e758203e32008267734f961f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga7d13b2c8e758203e32008267734f961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga032413396d570a1f3041385e84ab009e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga032413396d570a1f3041385e84ab009e">GPIO_BRR_BR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR15_Pos)</td></tr>
<tr class="separator:ga032413396d570a1f3041385e84ab009e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2ab1e0d0902e871836ae13d70c566df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2ab1e0d0902e871836ae13d70c566df">GPIO_BRR_BR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga032413396d570a1f3041385e84ab009e">GPIO_BRR_BR15_Msk</a></td></tr>
<tr class="separator:gab2ab1e0d0902e871836ae13d70c566df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a97048a23afc262b30fc9d0a4cb65bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9a97048a23afc262b30fc9d0a4cb65bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b01ced29f1324ec2711a784f35504dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">GPIO_LCKR_LCK0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK0_Pos)</td></tr>
<tr class="separator:ga8b01ced29f1324ec2711a784f35504dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f">GPIO_LCKR_LCK0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">GPIO_LCKR_LCK0_Msk</a></td></tr>
<tr class="separator:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94100a3d7d43a5b8718aea76e31279a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga94100a3d7d43a5b8718aea76e31279a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4780ec15743062227ad0808efb16d633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">GPIO_LCKR_LCK1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK1_Pos)</td></tr>
<tr class="separator:ga4780ec15743062227ad0808efb16d633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627d088ded79e6da761eaa880582372a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a">GPIO_LCKR_LCK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">GPIO_LCKR_LCK1_Msk</a></td></tr>
<tr class="separator:ga627d088ded79e6da761eaa880582372a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d48b0834c3898e74309980020f88a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga96d48b0834c3898e74309980020f88a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8315e9687b2a21a55a2abe39d42fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">GPIO_LCKR_LCK2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK2_Pos)</td></tr>
<tr class="separator:gabc8315e9687b2a21a55a2abe39d42fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de">GPIO_LCKR_LCK2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">GPIO_LCKR_LCK2_Msk</a></td></tr>
<tr class="separator:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348f1d0358ea70f6a7dc2a00a1c519bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga348f1d0358ea70f6a7dc2a00a1c519bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2a02d88e51b603d4b80078ccf691e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">GPIO_LCKR_LCK3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK3_Pos)</td></tr>
<tr class="separator:ga7f2a02d88e51b603d4b80078ccf691e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1597c1b50d32ed0229c38811656ba402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402">GPIO_LCKR_LCK3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">GPIO_LCKR_LCK3_Msk</a></td></tr>
<tr class="separator:ga1597c1b50d32ed0229c38811656ba402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd29e0757ed2bc8e3935d17960b68df"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9fd29e0757ed2bc8e3935d17960b68df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c6dff29eb48ca0a5f6da2bc0bf3639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">GPIO_LCKR_LCK4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK4_Pos)</td></tr>
<tr class="separator:gac6c6dff29eb48ca0a5f6da2bc0bf3639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723577475747d2405d86b1ab28767cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5">GPIO_LCKR_LCK4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">GPIO_LCKR_LCK4_Msk</a></td></tr>
<tr class="separator:ga723577475747d2405d86b1ab28767cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f73a37145ff6709a20081d329900c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga07f73a37145ff6709a20081d329900c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6ac7aca22480f300049102d2b1c4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">GPIO_LCKR_LCK5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK5_Pos)</td></tr>
<tr class="separator:gacc6ac7aca22480f300049102d2b1c4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18">GPIO_LCKR_LCK5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">GPIO_LCKR_LCK5_Msk</a></td></tr>
<tr class="separator:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456193c04a296b05ad87aa0f8e51c144"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga456193c04a296b05ad87aa0f8e51c144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga083a590c26723e38ae5d7fd77e23809c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">GPIO_LCKR_LCK6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK6_Pos)</td></tr>
<tr class="separator:ga083a590c26723e38ae5d7fd77e23809c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7">GPIO_LCKR_LCK6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">GPIO_LCKR_LCK6_Msk</a></td></tr>
<tr class="separator:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c741b163a1b1e23b05432f866544f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf9c741b163a1b1e23b05432f866544f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b322ee1833e0c7d369127406b5ea90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">GPIO_LCKR_LCK7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK7_Pos)</td></tr>
<tr class="separator:ga5b322ee1833e0c7d369127406b5ea90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf998da536594af780718084cee0d22a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4">GPIO_LCKR_LCK7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">GPIO_LCKR_LCK7_Msk</a></td></tr>
<tr class="separator:gaf998da536594af780718084cee0d22a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a02f2ef3023a1c82f04391fcb79859"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae9a02f2ef3023a1c82f04391fcb79859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e44a9155de4980cdb0f8c4d3afc43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">GPIO_LCKR_LCK8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK8_Pos)</td></tr>
<tr class="separator:gaa0e44a9155de4980cdb0f8c4d3afc43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00a81afcf4d92f6f5644724803b7404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404">GPIO_LCKR_LCK8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">GPIO_LCKR_LCK8_Msk</a></td></tr>
<tr class="separator:gab00a81afcf4d92f6f5644724803b7404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821f9dc79420f84e79fe2697addf1d42"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga821f9dc79420f84e79fe2697addf1d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551c1ad8749c8ddb6785c06c1461338f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">GPIO_LCKR_LCK9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK9_Pos)</td></tr>
<tr class="separator:ga551c1ad8749c8ddb6785c06c1461338f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea">GPIO_LCKR_LCK9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">GPIO_LCKR_LCK9_Msk</a></td></tr>
<tr class="separator:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eeb57953118508685e74055da9d6348"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga8eeb57953118508685e74055da9d6348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1373c9d71b76f466fd817823e64e7aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">GPIO_LCKR_LCK10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK10_Pos)</td></tr>
<tr class="separator:ga1373c9d71b76f466fd817823e64e7aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae055f5848967c7929f47e848b2ed812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812">GPIO_LCKR_LCK10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">GPIO_LCKR_LCK10_Msk</a></td></tr>
<tr class="separator:gaae055f5848967c7929f47e848b2ed812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a19305a39f7bd02815a39c998c34216"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga4a19305a39f7bd02815a39c998c34216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aea84ab5cf33a4b62cdb3af4a819bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">GPIO_LCKR_LCK11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK11_Pos)</td></tr>
<tr class="separator:ga1aea84ab5cf33a4b62cdb3af4a819bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de971426a1248621733a9b78ef552ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab">GPIO_LCKR_LCK11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">GPIO_LCKR_LCK11_Msk</a></td></tr>
<tr class="separator:ga4de971426a1248621733a9b78ef552ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e8901ea395cd0a1b56c4118670fa0e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga81e8901ea395cd0a1b56c4118670fa0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21271b45020769396b2980a02a4c309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">GPIO_LCKR_LCK12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK12_Pos)</td></tr>
<tr class="separator:gaf21271b45020769396b2980a02a4c309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e8685790aea3fb09194683d1f58508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508">GPIO_LCKR_LCK12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">GPIO_LCKR_LCK12_Msk</a></td></tr>
<tr class="separator:ga38e8685790aea3fb09194683d1f58508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd0ccab863e23880863f0d431fdee11"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5dd0ccab863e23880863f0d431fdee11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64171a6f566fed1f9ea7418d6a00871c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">GPIO_LCKR_LCK13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK13_Pos)</td></tr>
<tr class="separator:ga64171a6f566fed1f9ea7418d6a00871c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0279fa554731160a9115c21d95312a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5">GPIO_LCKR_LCK13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">GPIO_LCKR_LCK13_Msk</a></td></tr>
<tr class="separator:gae0279fa554731160a9115c21d95312a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5686e00f4e40771a31eb18d88e1ca1e9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga5686e00f4e40771a31eb18d88e1ca1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42b591ea761bd0ee23287ff8d508714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">GPIO_LCKR_LCK14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK14_Pos)</td></tr>
<tr class="separator:gac42b591ea761bd0ee23287ff8d508714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee">GPIO_LCKR_LCK14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">GPIO_LCKR_LCK14_Msk</a></td></tr>
<tr class="separator:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba6d99e256f344ea2d8a4ba9278a0e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5ba6d99e256f344ea2d8a4ba9278a0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3841ea86b5a8200485ab90c2c6511cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">GPIO_LCKR_LCK15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK15_Pos)</td></tr>
<tr class="separator:ga3841ea86b5a8200485ab90c2c6511cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04">GPIO_LCKR_LCK15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">GPIO_LCKR_LCK15_Msk</a></td></tr>
<tr class="separator:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40eb2db1c2df544774f41995d029565d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCKK_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga40eb2db1c2df544774f41995d029565d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9312bf35ddbae593f8e94b3ea7dce9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">GPIO_LCKR_LCKK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCKK_Pos)</td></tr>
<tr class="separator:ga9312bf35ddbae593f8e94b3ea7dce9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9">GPIO_LCKR_LCKK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">GPIO_LCKR_LCKK_Msk</a></td></tr>
<tr class="separator:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32bf713d03f2e5907a1b81f8080b4aba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga32bf713d03f2e5907a1b81f8080b4aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2447cf7b2096e2446fbe762c4b1eb39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2447cf7b2096e2446fbe762c4b1eb39">AFIO_EVCR_PIN_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EVCR_PIN_Pos)</td></tr>
<tr class="separator:gad2447cf7b2096e2446fbe762c4b1eb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5154879c54283130c286f53ba7ba676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5154879c54283130c286f53ba7ba676">AFIO_EVCR_PIN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2447cf7b2096e2446fbe762c4b1eb39">AFIO_EVCR_PIN_Msk</a></td></tr>
<tr class="separator:gad5154879c54283130c286f53ba7ba676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9277107f232c9726e5e16080610916b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9277107f232c9726e5e16080610916b8">AFIO_EVCR_PIN_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_PIN_Pos)</td></tr>
<tr class="separator:ga9277107f232c9726e5e16080610916b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7bdaf9c0f54e75fc88a4c8cc4cfb005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7bdaf9c0f54e75fc88a4c8cc4cfb005">AFIO_EVCR_PIN_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; AFIO_EVCR_PIN_Pos)</td></tr>
<tr class="separator:gaa7bdaf9c0f54e75fc88a4c8cc4cfb005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a7db6ae50a43056fe97a1b3b2cc163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3a7db6ae50a43056fe97a1b3b2cc163">AFIO_EVCR_PIN_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; AFIO_EVCR_PIN_Pos)</td></tr>
<tr class="separator:gae3a7db6ae50a43056fe97a1b3b2cc163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007202fece2abe8e0d458fd989c9729c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga007202fece2abe8e0d458fd989c9729c">AFIO_EVCR_PIN_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; AFIO_EVCR_PIN_Pos)</td></tr>
<tr class="separator:ga007202fece2abe8e0d458fd989c9729c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc55b0764100c312652f8439c76ead93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc55b0764100c312652f8439c76ead93">AFIO_EVCR_PIN_PX0</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gafc55b0764100c312652f8439c76ead93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e74126d95acbc5cc0509ad100d3cffc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2e74126d95acbc5cc0509ad100d3cffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4efba804a166a7871ded2fa361de0705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4efba804a166a7871ded2fa361de0705">AFIO_EVCR_PIN_PX1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_PIN_PX1_Pos)</td></tr>
<tr class="separator:ga4efba804a166a7871ded2fa361de0705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1837985898c39579fb8e2d08a536abc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1837985898c39579fb8e2d08a536abc9">AFIO_EVCR_PIN_PX1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4efba804a166a7871ded2fa361de0705">AFIO_EVCR_PIN_PX1_Msk</a></td></tr>
<tr class="separator:ga1837985898c39579fb8e2d08a536abc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39976211d78135fa3957b1640ed9c625"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX2_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga39976211d78135fa3957b1640ed9c625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da20ed2500f903a2793077470b432ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da20ed2500f903a2793077470b432ad">AFIO_EVCR_PIN_PX2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_PIN_PX2_Pos)</td></tr>
<tr class="separator:ga6da20ed2500f903a2793077470b432ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefeb8141d1a950490ba1546475a800f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefeb8141d1a950490ba1546475a800f7">AFIO_EVCR_PIN_PX2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6da20ed2500f903a2793077470b432ad">AFIO_EVCR_PIN_PX2_Msk</a></td></tr>
<tr class="separator:gaefeb8141d1a950490ba1546475a800f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf2ac2c54efcd8f1b6e19ae90e303f16"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX3_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacf2ac2c54efcd8f1b6e19ae90e303f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98707f0e4ec7020355d90ba601c11967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98707f0e4ec7020355d90ba601c11967">AFIO_EVCR_PIN_PX3_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EVCR_PIN_PX3_Pos)</td></tr>
<tr class="separator:ga98707f0e4ec7020355d90ba601c11967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f9ed9c7b281ab90977e12567642227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5f9ed9c7b281ab90977e12567642227">AFIO_EVCR_PIN_PX3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98707f0e4ec7020355d90ba601c11967">AFIO_EVCR_PIN_PX3_Msk</a></td></tr>
<tr class="separator:gaf5f9ed9c7b281ab90977e12567642227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb22d04913fae15c6203069049bd7923"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX4_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gafb22d04913fae15c6203069049bd7923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1d9395036c39c3ed89a275b1831703"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed1d9395036c39c3ed89a275b1831703">AFIO_EVCR_PIN_PX4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_PIN_PX4_Pos)</td></tr>
<tr class="separator:gaed1d9395036c39c3ed89a275b1831703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga581b5d39100696da09b2ff97a99972da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga581b5d39100696da09b2ff97a99972da">AFIO_EVCR_PIN_PX4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed1d9395036c39c3ed89a275b1831703">AFIO_EVCR_PIN_PX4_Msk</a></td></tr>
<tr class="separator:ga581b5d39100696da09b2ff97a99972da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad49dae03355e88ab06bfb9f60f15b0d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX5_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad49dae03355e88ab06bfb9f60f15b0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e9925700950ceb0f71576ed950f657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30e9925700950ceb0f71576ed950f657">AFIO_EVCR_PIN_PX5_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EVCR_PIN_PX5_Pos)</td></tr>
<tr class="separator:ga30e9925700950ceb0f71576ed950f657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad484dafff8764ce9ce9d594dd5a013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad484dafff8764ce9ce9d594dd5a013">AFIO_EVCR_PIN_PX5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30e9925700950ceb0f71576ed950f657">AFIO_EVCR_PIN_PX5_Msk</a></td></tr>
<tr class="separator:ga8ad484dafff8764ce9ce9d594dd5a013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a4ea35a4b4f3395a507430940080b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX6_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga43a4ea35a4b4f3395a507430940080b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98fc53ba87a002b41e769ff38cc3d0cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98fc53ba87a002b41e769ff38cc3d0cf">AFIO_EVCR_PIN_PX6_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EVCR_PIN_PX6_Pos)</td></tr>
<tr class="separator:ga98fc53ba87a002b41e769ff38cc3d0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3145a544acb1f90a7282ec5a29c157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f3145a544acb1f90a7282ec5a29c157">AFIO_EVCR_PIN_PX6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98fc53ba87a002b41e769ff38cc3d0cf">AFIO_EVCR_PIN_PX6_Msk</a></td></tr>
<tr class="separator:ga2f3145a544acb1f90a7282ec5a29c157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad820b1d34db221b9e85c7b52518b2713"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX7_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad820b1d34db221b9e85c7b52518b2713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15158799ae6d5c6686538c670684103f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15158799ae6d5c6686538c670684103f">AFIO_EVCR_PIN_PX7_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; AFIO_EVCR_PIN_PX7_Pos)</td></tr>
<tr class="separator:ga15158799ae6d5c6686538c670684103f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a96447627679aea8f50ae5c69ad8cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a96447627679aea8f50ae5c69ad8cf4">AFIO_EVCR_PIN_PX7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15158799ae6d5c6686538c670684103f">AFIO_EVCR_PIN_PX7_Msk</a></td></tr>
<tr class="separator:ga0a96447627679aea8f50ae5c69ad8cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932fcafc049bfb46052f135b341a33d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX8_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga932fcafc049bfb46052f135b341a33d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga175f58aa5b129732c4b232cf1af15a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga175f58aa5b129732c4b232cf1af15a40">AFIO_EVCR_PIN_PX8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_PIN_PX8_Pos)</td></tr>
<tr class="separator:ga175f58aa5b129732c4b232cf1af15a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e94e6d3f024d5cb985c77c726ffc2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08e94e6d3f024d5cb985c77c726ffc2b">AFIO_EVCR_PIN_PX8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga175f58aa5b129732c4b232cf1af15a40">AFIO_EVCR_PIN_PX8_Msk</a></td></tr>
<tr class="separator:ga08e94e6d3f024d5cb985c77c726ffc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1ab4382fbdf67d7de02a471688771b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX9_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaae1ab4382fbdf67d7de02a471688771b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ae270a522f47444e2a158783ae856d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9ae270a522f47444e2a158783ae856d">AFIO_EVCR_PIN_PX9_Msk</a>&#160;&#160;&#160;(0x9UL &lt;&lt; AFIO_EVCR_PIN_PX9_Pos)</td></tr>
<tr class="separator:gaf9ae270a522f47444e2a158783ae856d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d0b8d6c4a728bb5149eae7f21bb1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02d0b8d6c4a728bb5149eae7f21bb1df">AFIO_EVCR_PIN_PX9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9ae270a522f47444e2a158783ae856d">AFIO_EVCR_PIN_PX9_Msk</a></td></tr>
<tr class="separator:ga02d0b8d6c4a728bb5149eae7f21bb1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8ec929badf32a528e13d1bed3bf566"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX10_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabb8ec929badf32a528e13d1bed3bf566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad91fa3a912a890bdc789aba974457060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad91fa3a912a890bdc789aba974457060">AFIO_EVCR_PIN_PX10_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EVCR_PIN_PX10_Pos)</td></tr>
<tr class="separator:gad91fa3a912a890bdc789aba974457060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6f2cc7e47f2a227bab6776f6e56744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b6f2cc7e47f2a227bab6776f6e56744">AFIO_EVCR_PIN_PX10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad91fa3a912a890bdc789aba974457060">AFIO_EVCR_PIN_PX10_Msk</a></td></tr>
<tr class="separator:ga1b6f2cc7e47f2a227bab6776f6e56744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5026528b13d00177b27fce406ef8be"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX11_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7f5026528b13d00177b27fce406ef8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcdb82237c00ca3a0f51a08132395974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcdb82237c00ca3a0f51a08132395974">AFIO_EVCR_PIN_PX11_Msk</a>&#160;&#160;&#160;(0xBUL &lt;&lt; AFIO_EVCR_PIN_PX11_Pos)</td></tr>
<tr class="separator:gafcdb82237c00ca3a0f51a08132395974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbd72a869b61e23731639501e73102e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbd72a869b61e23731639501e73102e">AFIO_EVCR_PIN_PX11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcdb82237c00ca3a0f51a08132395974">AFIO_EVCR_PIN_PX11_Msk</a></td></tr>
<tr class="separator:ga4bbd72a869b61e23731639501e73102e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae630bf9e108e19faf015551673da9eb6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX12_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae630bf9e108e19faf015551673da9eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0fabadfcb6aaecf827f585b919887c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0fabadfcb6aaecf827f585b919887c">AFIO_EVCR_PIN_PX12_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EVCR_PIN_PX12_Pos)</td></tr>
<tr class="separator:ga5a0fabadfcb6aaecf827f585b919887c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f9a1344125a2fad10cf831cafcb6dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f9a1344125a2fad10cf831cafcb6dd8">AFIO_EVCR_PIN_PX12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0fabadfcb6aaecf827f585b919887c">AFIO_EVCR_PIN_PX12_Msk</a></td></tr>
<tr class="separator:ga6f9a1344125a2fad10cf831cafcb6dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebd1101cd60044f5c07ee645f717810"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX13_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7ebd1101cd60044f5c07ee645f717810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed278d0c1bf15d4050a8df8a56574aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed278d0c1bf15d4050a8df8a56574aea">AFIO_EVCR_PIN_PX13_Msk</a>&#160;&#160;&#160;(0xDUL &lt;&lt; AFIO_EVCR_PIN_PX13_Pos)</td></tr>
<tr class="separator:gaed278d0c1bf15d4050a8df8a56574aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62196f78a13b996b3bcd998ce80998b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62196f78a13b996b3bcd998ce80998b6">AFIO_EVCR_PIN_PX13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed278d0c1bf15d4050a8df8a56574aea">AFIO_EVCR_PIN_PX13_Msk</a></td></tr>
<tr class="separator:ga62196f78a13b996b3bcd998ce80998b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb4f7dca8a682370988006c55bc36169"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX14_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gacb4f7dca8a682370988006c55bc36169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b1cb9a44d5d9a005845c6c72fdfbea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b1cb9a44d5d9a005845c6c72fdfbea">AFIO_EVCR_PIN_PX14_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; AFIO_EVCR_PIN_PX14_Pos)</td></tr>
<tr class="separator:gaf8b1cb9a44d5d9a005845c6c72fdfbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3233497ca8b69f9ee6be98ac1a5643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb3233497ca8b69f9ee6be98ac1a5643">AFIO_EVCR_PIN_PX14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b1cb9a44d5d9a005845c6c72fdfbea">AFIO_EVCR_PIN_PX14_Msk</a></td></tr>
<tr class="separator:gadb3233497ca8b69f9ee6be98ac1a5643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976d9878ed9a046362b4704d761065ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX15_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga976d9878ed9a046362b4704d761065ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ee2febbc0232ed118588a8c688db62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95ee2febbc0232ed118588a8c688db62">AFIO_EVCR_PIN_PX15_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EVCR_PIN_PX15_Pos)</td></tr>
<tr class="separator:ga95ee2febbc0232ed118588a8c688db62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02338e562caabecfd265882afbccfe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab02338e562caabecfd265882afbccfe9">AFIO_EVCR_PIN_PX15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95ee2febbc0232ed118588a8c688db62">AFIO_EVCR_PIN_PX15_Msk</a></td></tr>
<tr class="separator:gab02338e562caabecfd265882afbccfe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef062caaee9f07937d6529d1b206221e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PORT_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaef062caaee9f07937d6529d1b206221e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc9ebeb12f639cdcc693b8ed55c6ea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cc9ebeb12f639cdcc693b8ed55c6ea2">AFIO_EVCR_PORT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; AFIO_EVCR_PORT_Pos)</td></tr>
<tr class="separator:ga9cc9ebeb12f639cdcc693b8ed55c6ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ba7af1c959102bbff96b902d3f58a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97ba7af1c959102bbff96b902d3f58a6">AFIO_EVCR_PORT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cc9ebeb12f639cdcc693b8ed55c6ea2">AFIO_EVCR_PORT_Msk</a></td></tr>
<tr class="separator:ga97ba7af1c959102bbff96b902d3f58a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7cf20c0b2f74b4fd76f906a3a364c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7cf20c0b2f74b4fd76f906a3a364c6">AFIO_EVCR_PORT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_PORT_Pos)</td></tr>
<tr class="separator:ga2d7cf20c0b2f74b4fd76f906a3a364c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ae24882fae05bd41cf2511ce60c5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54ae24882fae05bd41cf2511ce60c5fb">AFIO_EVCR_PORT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; AFIO_EVCR_PORT_Pos)</td></tr>
<tr class="separator:ga54ae24882fae05bd41cf2511ce60c5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8bfa404b43ccf576e906a81f7421684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8bfa404b43ccf576e906a81f7421684">AFIO_EVCR_PORT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; AFIO_EVCR_PORT_Pos)</td></tr>
<tr class="separator:gab8bfa404b43ccf576e906a81f7421684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a85c353b94b1e9d22dd67088b1ac4d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a85c353b94b1e9d22dd67088b1ac4d3">AFIO_EVCR_PORT_PA</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga4a85c353b94b1e9d22dd67088b1ac4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b55417ac9142f57fa39ba63a37160f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PORT_PB_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9b55417ac9142f57fa39ba63a37160f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffcc3d273babf9adaa6975a960f03b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffcc3d273babf9adaa6975a960f03b7">AFIO_EVCR_PORT_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_PORT_PB_Pos)</td></tr>
<tr class="separator:ga0ffcc3d273babf9adaa6975a960f03b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d0d2c1f1c046bdf055bb99465592ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2d0d2c1f1c046bdf055bb99465592ef">AFIO_EVCR_PORT_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffcc3d273babf9adaa6975a960f03b7">AFIO_EVCR_PORT_PB_Msk</a></td></tr>
<tr class="separator:gad2d0d2c1f1c046bdf055bb99465592ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f588ad663806e00ac37554b718b2832"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PORT_PC_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga5f588ad663806e00ac37554b718b2832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e430bc7c93ef22c78023dc75de883c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e430bc7c93ef22c78023dc75de883c3">AFIO_EVCR_PORT_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_PORT_PC_Pos)</td></tr>
<tr class="separator:ga0e430bc7c93ef22c78023dc75de883c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15241a60ec90040d0bb2d1b8c4c6b77f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15241a60ec90040d0bb2d1b8c4c6b77f">AFIO_EVCR_PORT_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e430bc7c93ef22c78023dc75de883c3">AFIO_EVCR_PORT_PC_Msk</a></td></tr>
<tr class="separator:ga15241a60ec90040d0bb2d1b8c4c6b77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458f46699a976567d7f25243a0ea8efe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PORT_PD_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga458f46699a976567d7f25243a0ea8efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607c6dc209285a381ce22b80e7fe61fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga607c6dc209285a381ce22b80e7fe61fc">AFIO_EVCR_PORT_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EVCR_PORT_PD_Pos)</td></tr>
<tr class="separator:ga607c6dc209285a381ce22b80e7fe61fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b10610230c14d7cc6a7fe15dabfc7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45b10610230c14d7cc6a7fe15dabfc7d">AFIO_EVCR_PORT_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga607c6dc209285a381ce22b80e7fe61fc">AFIO_EVCR_PORT_PD_Msk</a></td></tr>
<tr class="separator:ga45b10610230c14d7cc6a7fe15dabfc7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga857b877cd42051504cbf15e2a5e5198d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PORT_PE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga857b877cd42051504cbf15e2a5e5198d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a855076e541e4f56208213358ff308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a855076e541e4f56208213358ff308">AFIO_EVCR_PORT_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_PORT_PE_Pos)</td></tr>
<tr class="separator:gae1a855076e541e4f56208213358ff308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4931a15c9784e7b7d0e678271cba75a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4931a15c9784e7b7d0e678271cba75a">AFIO_EVCR_PORT_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1a855076e541e4f56208213358ff308">AFIO_EVCR_PORT_PE_Msk</a></td></tr>
<tr class="separator:gab4931a15c9784e7b7d0e678271cba75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad010e9ffbe76cd089b54a2b14dc28ac2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_EVOE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad010e9ffbe76cd089b54a2b14dc28ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2361f79ea5153f75d344d7b922eaca80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2361f79ea5153f75d344d7b922eaca80">AFIO_EVCR_EVOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_EVOE_Pos)</td></tr>
<tr class="separator:ga2361f79ea5153f75d344d7b922eaca80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a24af5abfbcc69a979fe2d4410dad79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a24af5abfbcc69a979fe2d4410dad79">AFIO_EVCR_EVOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2361f79ea5153f75d344d7b922eaca80">AFIO_EVCR_EVOE_Msk</a></td></tr>
<tr class="separator:ga5a24af5abfbcc69a979fe2d4410dad79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b4178894918206d14cc98af4857f56a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_SPI1_REMAP_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8b4178894918206d14cc98af4857f56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d5307df613c32315ac905e4c05cf94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99d5307df613c32315ac905e4c05cf94">AFIO_MAPR_SPI1_REMAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_SPI1_REMAP_Pos)</td></tr>
<tr class="separator:ga99d5307df613c32315ac905e4c05cf94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ffdcd52f5810284a6306fc57daa8f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ffdcd52f5810284a6306fc57daa8f1d">AFIO_MAPR_SPI1_REMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99d5307df613c32315ac905e4c05cf94">AFIO_MAPR_SPI1_REMAP_Msk</a></td></tr>
<tr class="separator:ga1ffdcd52f5810284a6306fc57daa8f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad73f31cd3d12de93f7192e866d58b79f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_I2C1_REMAP_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gad73f31cd3d12de93f7192e866d58b79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c31d50a52448754c984b4119ccd0ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c31d50a52448754c984b4119ccd0ae3">AFIO_MAPR_I2C1_REMAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_I2C1_REMAP_Pos)</td></tr>
<tr class="separator:ga3c31d50a52448754c984b4119ccd0ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede0612a4efdce1e60bc23f6ec00d29a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede0612a4efdce1e60bc23f6ec00d29a">AFIO_MAPR_I2C1_REMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c31d50a52448754c984b4119ccd0ae3">AFIO_MAPR_I2C1_REMAP_Msk</a></td></tr>
<tr class="separator:gaede0612a4efdce1e60bc23f6ec00d29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6179cbdbcc9716cff5e926ffbfdc7c9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_USART1_REMAP_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac6179cbdbcc9716cff5e926ffbfdc7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e65c976aae6984bfdefb09cb3e50b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e65c976aae6984bfdefb09cb3e50b0a">AFIO_MAPR_USART1_REMAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_USART1_REMAP_Pos)</td></tr>
<tr class="separator:ga2e65c976aae6984bfdefb09cb3e50b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87539744f607522422b3d5db6d94bd41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87539744f607522422b3d5db6d94bd41">AFIO_MAPR_USART1_REMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e65c976aae6984bfdefb09cb3e50b0a">AFIO_MAPR_USART1_REMAP_Msk</a></td></tr>
<tr class="separator:ga87539744f607522422b3d5db6d94bd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ddb354b5d62ecb0cebc9dba05931abc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_USART2_REMAP_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga7ddb354b5d62ecb0cebc9dba05931abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4081216af2dc82a2bb4a3fabc322b6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4081216af2dc82a2bb4a3fabc322b6e6">AFIO_MAPR_USART2_REMAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_USART2_REMAP_Pos)</td></tr>
<tr class="separator:ga4081216af2dc82a2bb4a3fabc322b6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439c8d7670cfef18450ff624d19ec525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga439c8d7670cfef18450ff624d19ec525">AFIO_MAPR_USART2_REMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4081216af2dc82a2bb4a3fabc322b6e6">AFIO_MAPR_USART2_REMAP_Msk</a></td></tr>
<tr class="separator:ga439c8d7670cfef18450ff624d19ec525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50dda688ea3d977e15fea0d6f6cb9df0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_USART3_REMAP_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga50dda688ea3d977e15fea0d6f6cb9df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga522ece5adc07e8c876834d1d93ee1aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga522ece5adc07e8c876834d1d93ee1aff">AFIO_MAPR_USART3_REMAP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_MAPR_USART3_REMAP_Pos)</td></tr>
<tr class="separator:ga522ece5adc07e8c876834d1d93ee1aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc80459b8258134a4691f6e9462d4a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bc80459b8258134a4691f6e9462d4a4">AFIO_MAPR_USART3_REMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga522ece5adc07e8c876834d1d93ee1aff">AFIO_MAPR_USART3_REMAP_Msk</a></td></tr>
<tr class="separator:ga0bc80459b8258134a4691f6e9462d4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4a18ac076aecb5aabb1a1baeda9eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff4a18ac076aecb5aabb1a1baeda9eed">AFIO_MAPR_USART3_REMAP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_USART3_REMAP_Pos)</td></tr>
<tr class="separator:gaff4a18ac076aecb5aabb1a1baeda9eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781b790e3aa34b9eb6d3f074247bd605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga781b790e3aa34b9eb6d3f074247bd605">AFIO_MAPR_USART3_REMAP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; AFIO_MAPR_USART3_REMAP_Pos)</td></tr>
<tr class="separator:ga781b790e3aa34b9eb6d3f074247bd605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3073257d802e1b73df5185ea8d463151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3073257d802e1b73df5185ea8d463151">AFIO_MAPR_USART3_REMAP_NOREMAP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga3073257d802e1b73df5185ea8d463151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034566749ced8c34948714ffa2397e00"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga034566749ced8c34948714ffa2397e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaca8d2e026eb3493c3a046a0b47ebc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaca8d2e026eb3493c3a046a0b47ebc7">AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos)</td></tr>
<tr class="separator:gaaaca8d2e026eb3493c3a046a0b47ebc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6210874efbd3f2b6a56993ecbf6a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6210874efbd3f2b6a56993ecbf6a28">AFIO_MAPR_USART3_REMAP_PARTIALREMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaca8d2e026eb3493c3a046a0b47ebc7">AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk</a></td></tr>
<tr class="separator:ga5c6210874efbd3f2b6a56993ecbf6a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48bc7264d5ee53e5870fee7e1b3b964"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac48bc7264d5ee53e5870fee7e1b3b964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d83da9435998f48ec69edb226df17cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d83da9435998f48ec69edb226df17cc">AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos)</td></tr>
<tr class="separator:ga6d83da9435998f48ec69edb226df17cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c76f3731fc0fc0004c4d294bc3db3dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c76f3731fc0fc0004c4d294bc3db3dd">AFIO_MAPR_USART3_REMAP_FULLREMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d83da9435998f48ec69edb226df17cc">AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk</a></td></tr>
<tr class="separator:ga7c76f3731fc0fc0004c4d294bc3db3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aab3795875168697f7b667aa5d6dc2f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM1_REMAP_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga6aab3795875168697f7b667aa5d6dc2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21867c27e706b3233d6c13ccf859d092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21867c27e706b3233d6c13ccf859d092">AFIO_MAPR_TIM1_REMAP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_Pos)</td></tr>
<tr class="separator:ga21867c27e706b3233d6c13ccf859d092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1527de28449dc06823fc55f6f1d6e61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1527de28449dc06823fc55f6f1d6e61a">AFIO_MAPR_TIM1_REMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21867c27e706b3233d6c13ccf859d092">AFIO_MAPR_TIM1_REMAP_Msk</a></td></tr>
<tr class="separator:ga1527de28449dc06823fc55f6f1d6e61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d3ea77b2c5be3c0d672471413a1a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56d3ea77b2c5be3c0d672471413a1a2b">AFIO_MAPR_TIM1_REMAP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_Pos)</td></tr>
<tr class="separator:ga56d3ea77b2c5be3c0d672471413a1a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ca0d06046364087ee6df50a7031979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53ca0d06046364087ee6df50a7031979">AFIO_MAPR_TIM1_REMAP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_Pos)</td></tr>
<tr class="separator:ga53ca0d06046364087ee6df50a7031979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be8a2b8fa5d1c3c77709c888ce496fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be8a2b8fa5d1c3c77709c888ce496fa">AFIO_MAPR_TIM1_REMAP_NOREMAP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga1be8a2b8fa5d1c3c77709c888ce496fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5310bbfe59614b47316009b3aac6519e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5310bbfe59614b47316009b3aac6519e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bac7bb0efcfc99b7ee93285212d442f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bac7bb0efcfc99b7ee93285212d442f">AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos)</td></tr>
<tr class="separator:ga1bac7bb0efcfc99b7ee93285212d442f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3ca4f106bd35297b1d760b6cbd2408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf3ca4f106bd35297b1d760b6cbd2408">AFIO_MAPR_TIM1_REMAP_PARTIALREMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bac7bb0efcfc99b7ee93285212d442f">AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk</a></td></tr>
<tr class="separator:gabf3ca4f106bd35297b1d760b6cbd2408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7577de95c9cd675906d3ce0f57f5f26"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gab7577de95c9cd675906d3ce0f57f5f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f065b2652a023c940bbc3cf94c963b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78f065b2652a023c940bbc3cf94c963b">AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos)</td></tr>
<tr class="separator:ga78f065b2652a023c940bbc3cf94c963b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa097f744cd0b50f5c89f41d05ae36592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa097f744cd0b50f5c89f41d05ae36592">AFIO_MAPR_TIM1_REMAP_FULLREMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78f065b2652a023c940bbc3cf94c963b">AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk</a></td></tr>
<tr class="separator:gaa097f744cd0b50f5c89f41d05ae36592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d52f430b5f7c9705db4f4b9d875f328"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM2_REMAP_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2d52f430b5f7c9705db4f4b9d875f328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac09d1449c9ea1ca487c0ee049ec7fe1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac09d1449c9ea1ca487c0ee049ec7fe1d">AFIO_MAPR_TIM2_REMAP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_Pos)</td></tr>
<tr class="separator:gac09d1449c9ea1ca487c0ee049ec7fe1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb47d9a129138a6f5c7fe5a213c52e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb47d9a129138a6f5c7fe5a213c52e8b">AFIO_MAPR_TIM2_REMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac09d1449c9ea1ca487c0ee049ec7fe1d">AFIO_MAPR_TIM2_REMAP_Msk</a></td></tr>
<tr class="separator:gaeb47d9a129138a6f5c7fe5a213c52e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f21bc99a43b999cd3f8c639f13ab1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f21bc99a43b999cd3f8c639f13ab1c5">AFIO_MAPR_TIM2_REMAP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_Pos)</td></tr>
<tr class="separator:ga7f21bc99a43b999cd3f8c639f13ab1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a712a528988a5b0f5bff444a407553b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a712a528988a5b0f5bff444a407553b">AFIO_MAPR_TIM2_REMAP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_Pos)</td></tr>
<tr class="separator:ga1a712a528988a5b0f5bff444a407553b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d1037409791928fe7dcd1e683901edc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d1037409791928fe7dcd1e683901edc">AFIO_MAPR_TIM2_REMAP_NOREMAP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga0d1037409791928fe7dcd1e683901edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34cf731e869ccf725e0d279b142776f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga34cf731e869ccf725e0d279b142776f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72d4b3df638c5d8fe16b951a557742c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae72d4b3df638c5d8fe16b951a557742c">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos)</td></tr>
<tr class="separator:gae72d4b3df638c5d8fe16b951a557742c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67298a8506ff100041c5a2a8e4d6658a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67298a8506ff100041c5a2a8e4d6658a">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae72d4b3df638c5d8fe16b951a557742c">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk</a></td></tr>
<tr class="separator:ga67298a8506ff100041c5a2a8e4d6658a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf12f139c95ea10b6b0863a78aef245"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga8cf12f139c95ea10b6b0863a78aef245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d0a3d85f0485ca7cad2ceff5c658d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d0a3d85f0485ca7cad2ceff5c658d87">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos)</td></tr>
<tr class="separator:ga2d0a3d85f0485ca7cad2ceff5c658d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e2ec28f1d1a368540c5c94515663df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e2ec28f1d1a368540c5c94515663df">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d0a3d85f0485ca7cad2ceff5c658d87">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk</a></td></tr>
<tr class="separator:ga45e2ec28f1d1a368540c5c94515663df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2f1eb64c27cf5aaf70d6f91b861021"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaad2f1eb64c27cf5aaf70d6f91b861021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf90903e2ee8a1704cb5c6204a614455e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf90903e2ee8a1704cb5c6204a614455e">AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos)</td></tr>
<tr class="separator:gaf90903e2ee8a1704cb5c6204a614455e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4088220b588dea4f70aae5211d6691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a4088220b588dea4f70aae5211d6691">AFIO_MAPR_TIM2_REMAP_FULLREMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf90903e2ee8a1704cb5c6204a614455e">AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk</a></td></tr>
<tr class="separator:ga5a4088220b588dea4f70aae5211d6691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ff7449a12ab7dbf86e76cb0b4f95eff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM3_REMAP_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9ff7449a12ab7dbf86e76cb0b4f95eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f0541a2a74d4fdecb903eddb5089a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47f0541a2a74d4fdecb903eddb5089a1">AFIO_MAPR_TIM3_REMAP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_Pos)</td></tr>
<tr class="separator:ga47f0541a2a74d4fdecb903eddb5089a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad0b1bfc0ee21ba6cc32116da16368c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad0b1bfc0ee21ba6cc32116da16368c">AFIO_MAPR_TIM3_REMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47f0541a2a74d4fdecb903eddb5089a1">AFIO_MAPR_TIM3_REMAP_Msk</a></td></tr>
<tr class="separator:ga3ad0b1bfc0ee21ba6cc32116da16368c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0501b9b6b85406a025c404747a1067f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0501b9b6b85406a025c404747a1067f8">AFIO_MAPR_TIM3_REMAP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_Pos)</td></tr>
<tr class="separator:ga0501b9b6b85406a025c404747a1067f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3eb1d1173f390df521b427d0c54be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e3eb1d1173f390df521b427d0c54be2">AFIO_MAPR_TIM3_REMAP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_Pos)</td></tr>
<tr class="separator:ga6e3eb1d1173f390df521b427d0c54be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef4aa05c5514947de224ca62a438e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ef4aa05c5514947de224ca62a438e38">AFIO_MAPR_TIM3_REMAP_NOREMAP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga8ef4aa05c5514947de224ca62a438e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41c50d423cbf2dc7a6047117453b7f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gae41c50d423cbf2dc7a6047117453b7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedcf32ec8559e3541ba8bf5929e4d3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedcf32ec8559e3541ba8bf5929e4d3ef">AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos)</td></tr>
<tr class="separator:gaedcf32ec8559e3541ba8bf5929e4d3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf86fec6b88d4db406144faa3eef76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafaf86fec6b88d4db406144faa3eef76c">AFIO_MAPR_TIM3_REMAP_PARTIALREMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedcf32ec8559e3541ba8bf5929e4d3ef">AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk</a></td></tr>
<tr class="separator:gafaf86fec6b88d4db406144faa3eef76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a0a6c2ec2a8f128322dbe921f70871b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1a0a6c2ec2a8f128322dbe921f70871b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca6c29b91a0553cb725989bfb963b9ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca6c29b91a0553cb725989bfb963b9ad">AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos)</td></tr>
<tr class="separator:gaca6c29b91a0553cb725989bfb963b9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac236354751e4aaa674e87c886e6bbc71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac236354751e4aaa674e87c886e6bbc71">AFIO_MAPR_TIM3_REMAP_FULLREMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca6c29b91a0553cb725989bfb963b9ad">AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk</a></td></tr>
<tr class="separator:gac236354751e4aaa674e87c886e6bbc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c7ab1b7c2037af58cc633f514782cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM4_REMAP_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae1c7ab1b7c2037af58cc633f514782cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e755b0d467ea3393e1fa15b918a5d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21e755b0d467ea3393e1fa15b918a5d1">AFIO_MAPR_TIM4_REMAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_TIM4_REMAP_Pos)</td></tr>
<tr class="separator:ga21e755b0d467ea3393e1fa15b918a5d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d7ee2e14938f50f559a79fc514f277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d7ee2e14938f50f559a79fc514f277">AFIO_MAPR_TIM4_REMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21e755b0d467ea3393e1fa15b918a5d1">AFIO_MAPR_TIM4_REMAP_Msk</a></td></tr>
<tr class="separator:ga31d7ee2e14938f50f559a79fc514f277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9275099fc749c1575ad614e39ef4b9e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_PD01_REMAP_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga9275099fc749c1575ad614e39ef4b9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a8f5c745fc42e6df5c49594eca11b4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a8f5c745fc42e6df5c49594eca11b4e">AFIO_MAPR_PD01_REMAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_PD01_REMAP_Pos)</td></tr>
<tr class="separator:ga9a8f5c745fc42e6df5c49594eca11b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8e420451eba867183a37b1e0f82112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b8e420451eba867183a37b1e0f82112">AFIO_MAPR_PD01_REMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a8f5c745fc42e6df5c49594eca11b4e">AFIO_MAPR_PD01_REMAP_Msk</a></td></tr>
<tr class="separator:ga3b8e420451eba867183a37b1e0f82112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac97add28fb1387d4d3acc805b6bbdbf9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_SWJ_CFG_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gac97add28fb1387d4d3acc805b6bbdbf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c997a67567a035937dc9e5ce6ad9424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c997a67567a035937dc9e5ce6ad9424">AFIO_MAPR_SWJ_CFG_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)</td></tr>
<tr class="separator:ga0c997a67567a035937dc9e5ce6ad9424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab89d25a214b239fd90eb466776d4ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab89d25a214b239fd90eb466776d4ec">AFIO_MAPR_SWJ_CFG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c997a67567a035937dc9e5ce6ad9424">AFIO_MAPR_SWJ_CFG_Msk</a></td></tr>
<tr class="separator:ga1ab89d25a214b239fd90eb466776d4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac25c0cecfaaabfb66fd2b3cf0d1d172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac25c0cecfaaabfb66fd2b3cf0d1d172">AFIO_MAPR_SWJ_CFG_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)</td></tr>
<tr class="separator:gaac25c0cecfaaabfb66fd2b3cf0d1d172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16a858449fec652f1d7ed83494e7361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac16a858449fec652f1d7ed83494e7361">AFIO_MAPR_SWJ_CFG_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)</td></tr>
<tr class="separator:gac16a858449fec652f1d7ed83494e7361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga824bd6de9f5032f1f1e3d22ce63e3b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga824bd6de9f5032f1f1e3d22ce63e3b68">AFIO_MAPR_SWJ_CFG_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)</td></tr>
<tr class="separator:ga824bd6de9f5032f1f1e3d22ce63e3b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25695b91d03cf103d3025d959f466d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa25695b91d03cf103d3025d959f466d8">AFIO_MAPR_SWJ_CFG_RESET</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaa25695b91d03cf103d3025d959f466d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b88c3cee44404386c13f650434da7cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga0b88c3cee44404386c13f650434da7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b92f64a649bc03f5dd38daa52dc065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7b92f64a649bc03f5dd38daa52dc065">AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos)</td></tr>
<tr class="separator:gac7b92f64a649bc03f5dd38daa52dc065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8c11cc7f50c04dc5f5f4913030d67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff8c11cc7f50c04dc5f5f4913030d67b">AFIO_MAPR_SWJ_CFG_NOJNTRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7b92f64a649bc03f5dd38daa52dc065">AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk</a></td></tr>
<tr class="separator:gaff8c11cc7f50c04dc5f5f4913030d67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf815698514cfb929a2cbd212a69fd38e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaf815698514cfb929a2cbd212a69fd38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315246856a9975d1bf9478c1650d8e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315246856a9975d1bf9478c1650d8e2d">AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos)</td></tr>
<tr class="separator:ga315246856a9975d1bf9478c1650d8e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40f243c5ded60dbba9853f5e3c32e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad40f243c5ded60dbba9853f5e3c32e04">AFIO_MAPR_SWJ_CFG_JTAGDISABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga315246856a9975d1bf9478c1650d8e2d">AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk</a></td></tr>
<tr class="separator:gad40f243c5ded60dbba9853f5e3c32e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga611b07669e41c5f04bdf05cf7e269660"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_SWJ_CFG_DISABLE_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga611b07669e41c5f04bdf05cf7e269660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d144d092ea5555e4be7d12b29822e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d144d092ea5555e4be7d12b29822e90">AFIO_MAPR_SWJ_CFG_DISABLE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_DISABLE_Pos)</td></tr>
<tr class="separator:ga0d144d092ea5555e4be7d12b29822e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23584e8819d890dc3de4ffa54146898e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23584e8819d890dc3de4ffa54146898e">AFIO_MAPR_SWJ_CFG_DISABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d144d092ea5555e4be7d12b29822e90">AFIO_MAPR_SWJ_CFG_DISABLE_Msk</a></td></tr>
<tr class="separator:ga23584e8819d890dc3de4ffa54146898e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f195c4fcc32cc8c60af87ee03aad44"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga66f195c4fcc32cc8c60af87ee03aad44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b23cf676a6b8f351242be80ffc9a2e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b23cf676a6b8f351242be80ffc9a2e3">AFIO_EXTICR1_EXTI0_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR1_EXTI0_Pos)</td></tr>
<tr class="separator:ga1b23cf676a6b8f351242be80ffc9a2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a76d7ae8d4926338a6be22ef31b311d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a76d7ae8d4926338a6be22ef31b311d">AFIO_EXTICR1_EXTI0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b23cf676a6b8f351242be80ffc9a2e3">AFIO_EXTICR1_EXTI0_Msk</a></td></tr>
<tr class="separator:ga4a76d7ae8d4926338a6be22ef31b311d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92db0318b6760db880e69ddaffa4bab1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI1_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga92db0318b6760db880e69ddaffa4bab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga742cb1800b4485a6cbbb55b0f317d3ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga742cb1800b4485a6cbbb55b0f317d3ff">AFIO_EXTICR1_EXTI1_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR1_EXTI1_Pos)</td></tr>
<tr class="separator:ga742cb1800b4485a6cbbb55b0f317d3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccbb32b96a712c94b42bce4e6a4ddfcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccbb32b96a712c94b42bce4e6a4ddfcf">AFIO_EXTICR1_EXTI1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga742cb1800b4485a6cbbb55b0f317d3ff">AFIO_EXTICR1_EXTI1_Msk</a></td></tr>
<tr class="separator:gaccbb32b96a712c94b42bce4e6a4ddfcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d14d21cb706753c40f485a7c2ff8884"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI2_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0d14d21cb706753c40f485a7c2ff8884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd5f4093c9939b867eee45ea7b39690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cd5f4093c9939b867eee45ea7b39690">AFIO_EXTICR1_EXTI2_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR1_EXTI2_Pos)</td></tr>
<tr class="separator:ga4cd5f4093c9939b867eee45ea7b39690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ebc91bd269ac45cb6391187bcf7539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ebc91bd269ac45cb6391187bcf7539">AFIO_EXTICR1_EXTI2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cd5f4093c9939b867eee45ea7b39690">AFIO_EXTICR1_EXTI2_Msk</a></td></tr>
<tr class="separator:gaf3ebc91bd269ac45cb6391187bcf7539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69496454f415ffd58aa59752866a927d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI3_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga69496454f415ffd58aa59752866a927d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa635878b391b1f764bf0895584e885a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa635878b391b1f764bf0895584e885a9">AFIO_EXTICR1_EXTI3_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR1_EXTI3_Pos)</td></tr>
<tr class="separator:gaa635878b391b1f764bf0895584e885a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfd03f564c8f57caf98c316539fc0417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfd03f564c8f57caf98c316539fc0417">AFIO_EXTICR1_EXTI3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa635878b391b1f764bf0895584e885a9">AFIO_EXTICR1_EXTI3_Msk</a></td></tr>
<tr class="separator:gabfd03f564c8f57caf98c316539fc0417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadabd0f90ffee34a14d6a1f000ae2eaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadabd0f90ffee34a14d6a1f000ae2eaa4">AFIO_EXTICR1_EXTI0_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gadabd0f90ffee34a14d6a1f000ae2eaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d60b3a18e777ceba1947ec3ea56d39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI0_PB_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa9d60b3a18e777ceba1947ec3ea56d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad298bf64d016cf9a6853d55f06891fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad298bf64d016cf9a6853d55f06891fa5">AFIO_EXTICR1_EXTI0_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI0_PB_Pos)</td></tr>
<tr class="separator:gad298bf64d016cf9a6853d55f06891fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e">AFIO_EXTICR1_EXTI0_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad298bf64d016cf9a6853d55f06891fa5">AFIO_EXTICR1_EXTI0_PB_Msk</a></td></tr>
<tr class="separator:gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63613fc374c1c44610d77422c16c309e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI0_PC_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga63613fc374c1c44610d77422c16c309e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a901798ec29954997816994c71b1b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a901798ec29954997816994c71b1b75">AFIO_EXTICR1_EXTI0_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI0_PC_Pos)</td></tr>
<tr class="separator:ga0a901798ec29954997816994c71b1b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bdcac7c0d6ef7acd5f32467fa018568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bdcac7c0d6ef7acd5f32467fa018568">AFIO_EXTICR1_EXTI0_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a901798ec29954997816994c71b1b75">AFIO_EXTICR1_EXTI0_PC_Msk</a></td></tr>
<tr class="separator:ga6bdcac7c0d6ef7acd5f32467fa018568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d40b206e176b0f58b6fa2a8301fecb4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI0_PD_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4d40b206e176b0f58b6fa2a8301fecb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc7c26ff63bfbaf304de2ee9d0b901d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafc7c26ff63bfbaf304de2ee9d0b901d">AFIO_EXTICR1_EXTI0_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR1_EXTI0_PD_Pos)</td></tr>
<tr class="separator:gaafc7c26ff63bfbaf304de2ee9d0b901d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92350544b7f821599e31dc8aa559af40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92350544b7f821599e31dc8aa559af40">AFIO_EXTICR1_EXTI0_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafc7c26ff63bfbaf304de2ee9d0b901d">AFIO_EXTICR1_EXTI0_PD_Msk</a></td></tr>
<tr class="separator:ga92350544b7f821599e31dc8aa559af40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91728ab9153cce3544dcd07e06560f00"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI0_PE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga91728ab9153cce3544dcd07e06560f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59735b5d1e87fd23d740d6ea1089c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae59735b5d1e87fd23d740d6ea1089c1c">AFIO_EXTICR1_EXTI0_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI0_PE_Pos)</td></tr>
<tr class="separator:gae59735b5d1e87fd23d740d6ea1089c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05586b1f5c510dd5a49b84d1826582dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05586b1f5c510dd5a49b84d1826582dc">AFIO_EXTICR1_EXTI0_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae59735b5d1e87fd23d740d6ea1089c1c">AFIO_EXTICR1_EXTI0_PE_Msk</a></td></tr>
<tr class="separator:ga05586b1f5c510dd5a49b84d1826582dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa629e19a4168bcad16678f7ea4023e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI0_PF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0aa629e19a4168bcad16678f7ea4023e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca6c35ea5a551aee1c9d6712bbf910d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeca6c35ea5a551aee1c9d6712bbf910d">AFIO_EXTICR1_EXTI0_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR1_EXTI0_PF_Pos)</td></tr>
<tr class="separator:gaeca6c35ea5a551aee1c9d6712bbf910d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d9081b7bdfa6201f4325f9378816f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28d9081b7bdfa6201f4325f9378816f0">AFIO_EXTICR1_EXTI0_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeca6c35ea5a551aee1c9d6712bbf910d">AFIO_EXTICR1_EXTI0_PF_Msk</a></td></tr>
<tr class="separator:ga28d9081b7bdfa6201f4325f9378816f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f948bf6b00c6a0c0733adafe38f5399"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI0_PG_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7f948bf6b00c6a0c0733adafe38f5399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de01a2a5ef809fd6425960dc5bce4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5de01a2a5ef809fd6425960dc5bce4b2">AFIO_EXTICR1_EXTI0_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR1_EXTI0_PG_Pos)</td></tr>
<tr class="separator:ga5de01a2a5ef809fd6425960dc5bce4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2eb1d39f2eabb3d6f0f7eaec1645f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f2eb1d39f2eabb3d6f0f7eaec1645f5">AFIO_EXTICR1_EXTI0_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5de01a2a5ef809fd6425960dc5bce4b2">AFIO_EXTICR1_EXTI0_PG_Msk</a></td></tr>
<tr class="separator:ga2f2eb1d39f2eabb3d6f0f7eaec1645f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a7d9c289eaf89afa117634e212cfc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a7d9c289eaf89afa117634e212cfc4">AFIO_EXTICR1_EXTI1_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gab3a7d9c289eaf89afa117634e212cfc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2c8d8c22618f5627d089bc85d792d1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI1_PB_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9d2c8d8c22618f5627d089bc85d792d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0875047113c271fa919a1a6a655e3259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0875047113c271fa919a1a6a655e3259">AFIO_EXTICR1_EXTI1_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI1_PB_Pos)</td></tr>
<tr class="separator:ga0875047113c271fa919a1a6a655e3259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcca06b23b4ec1fdb91a45cc873becc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcca06b23b4ec1fdb91a45cc873becc6">AFIO_EXTICR1_EXTI1_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0875047113c271fa919a1a6a655e3259">AFIO_EXTICR1_EXTI1_PB_Msk</a></td></tr>
<tr class="separator:gafcca06b23b4ec1fdb91a45cc873becc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a49fbc31b766c902477c44dfa3c5bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI1_PC_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga38a49fbc31b766c902477c44dfa3c5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf758f31066fb7c89404dd476e676f9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf758f31066fb7c89404dd476e676f9c0">AFIO_EXTICR1_EXTI1_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI1_PC_Pos)</td></tr>
<tr class="separator:gaf758f31066fb7c89404dd476e676f9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65af4023576cc741299122a64ae1b383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65af4023576cc741299122a64ae1b383">AFIO_EXTICR1_EXTI1_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf758f31066fb7c89404dd476e676f9c0">AFIO_EXTICR1_EXTI1_PC_Msk</a></td></tr>
<tr class="separator:ga65af4023576cc741299122a64ae1b383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213b1ebb185bcf6031589385c9446453"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI1_PD_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga213b1ebb185bcf6031589385c9446453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d2f3e5f3f29b151e6cf182d927e688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4d2f3e5f3f29b151e6cf182d927e688">AFIO_EXTICR1_EXTI1_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR1_EXTI1_PD_Pos)</td></tr>
<tr class="separator:gae4d2f3e5f3f29b151e6cf182d927e688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf0d1d0725edac1ad4eb396e6175bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf0d1d0725edac1ad4eb396e6175bb">AFIO_EXTICR1_EXTI1_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4d2f3e5f3f29b151e6cf182d927e688">AFIO_EXTICR1_EXTI1_PD_Msk</a></td></tr>
<tr class="separator:ga15bf0d1d0725edac1ad4eb396e6175bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de91722e14391fed619fa1f2b7db957"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI1_PE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8de91722e14391fed619fa1f2b7db957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8037b9f0944349ab66effe81e7334f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8037b9f0944349ab66effe81e7334f2">AFIO_EXTICR1_EXTI1_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI1_PE_Pos)</td></tr>
<tr class="separator:gae8037b9f0944349ab66effe81e7334f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe1509dc09a6f87fb35b4373749a98f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe1509dc09a6f87fb35b4373749a98f">AFIO_EXTICR1_EXTI1_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8037b9f0944349ab66effe81e7334f2">AFIO_EXTICR1_EXTI1_PE_Msk</a></td></tr>
<tr class="separator:ga3fe1509dc09a6f87fb35b4373749a98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99e2a939238b0277aad30a06e1c1b542"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI1_PF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga99e2a939238b0277aad30a06e1c1b542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e1f3b334667b9672569ef1258e0941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0e1f3b334667b9672569ef1258e0941">AFIO_EXTICR1_EXTI1_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR1_EXTI1_PF_Pos)</td></tr>
<tr class="separator:gae0e1f3b334667b9672569ef1258e0941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011af6e4d078b341cf9e0a449a363a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga011af6e4d078b341cf9e0a449a363a50">AFIO_EXTICR1_EXTI1_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0e1f3b334667b9672569ef1258e0941">AFIO_EXTICR1_EXTI1_PF_Msk</a></td></tr>
<tr class="separator:ga011af6e4d078b341cf9e0a449a363a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf436d79ee1c65bd3a2d4d49f3d7a3aab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI1_PG_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaf436d79ee1c65bd3a2d4d49f3d7a3aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa9b0e2bd7db52fb393fbd768506126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aa9b0e2bd7db52fb393fbd768506126">AFIO_EXTICR1_EXTI1_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR1_EXTI1_PG_Pos)</td></tr>
<tr class="separator:ga9aa9b0e2bd7db52fb393fbd768506126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac84f332aaa2762958523d2bfa143692f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac84f332aaa2762958523d2bfa143692f">AFIO_EXTICR1_EXTI1_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9aa9b0e2bd7db52fb393fbd768506126">AFIO_EXTICR1_EXTI1_PG_Msk</a></td></tr>
<tr class="separator:gac84f332aaa2762958523d2bfa143692f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d7b7b9307dea62bace42fe51133ca7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d7b7b9307dea62bace42fe51133ca7e">AFIO_EXTICR1_EXTI2_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga5d7b7b9307dea62bace42fe51133ca7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga643ff4925a16686c630b299bfbd1d426"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI2_PB_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga643ff4925a16686c630b299bfbd1d426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eaf691e472e48f707da6680fc54aa44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eaf691e472e48f707da6680fc54aa44">AFIO_EXTICR1_EXTI2_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI2_PB_Pos)</td></tr>
<tr class="separator:ga3eaf691e472e48f707da6680fc54aa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad510aa89b9819d17e63b7573fc4aa646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad510aa89b9819d17e63b7573fc4aa646">AFIO_EXTICR1_EXTI2_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3eaf691e472e48f707da6680fc54aa44">AFIO_EXTICR1_EXTI2_PB_Msk</a></td></tr>
<tr class="separator:gad510aa89b9819d17e63b7573fc4aa646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7ffdb543ff69bfb082729e5941bd9d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI2_PC_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gacf7ffdb543ff69bfb082729e5941bd9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c092e717aa3a2933ea0755bb0d871e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c092e717aa3a2933ea0755bb0d871e">AFIO_EXTICR1_EXTI2_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI2_PC_Pos)</td></tr>
<tr class="separator:gaa6c092e717aa3a2933ea0755bb0d871e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf344e3fb3d2317acb4605eb26fc01a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf344e3fb3d2317acb4605eb26fc01a86">AFIO_EXTICR1_EXTI2_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c092e717aa3a2933ea0755bb0d871e">AFIO_EXTICR1_EXTI2_PC_Msk</a></td></tr>
<tr class="separator:gaf344e3fb3d2317acb4605eb26fc01a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5bc8cc57a51a47807eabe1bbd3a4af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI2_PD_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1b5bc8cc57a51a47807eabe1bbd3a4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad923f79daaceb442228f3195bc6b32f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad923f79daaceb442228f3195bc6b32f5">AFIO_EXTICR1_EXTI2_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR1_EXTI2_PD_Pos)</td></tr>
<tr class="separator:gad923f79daaceb442228f3195bc6b32f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80da160b943d018c9dc1116d372ebce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac80da160b943d018c9dc1116d372ebce">AFIO_EXTICR1_EXTI2_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad923f79daaceb442228f3195bc6b32f5">AFIO_EXTICR1_EXTI2_PD_Msk</a></td></tr>
<tr class="separator:gac80da160b943d018c9dc1116d372ebce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d96c84faf235ec5028d4d0a30bebee0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI2_PE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9d96c84faf235ec5028d4d0a30bebee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18e4c72503f5cb966329d8e78a76f492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18e4c72503f5cb966329d8e78a76f492">AFIO_EXTICR1_EXTI2_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI2_PE_Pos)</td></tr>
<tr class="separator:ga18e4c72503f5cb966329d8e78a76f492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e0e6550f443ec1bbd9692626635880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15e0e6550f443ec1bbd9692626635880">AFIO_EXTICR1_EXTI2_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18e4c72503f5cb966329d8e78a76f492">AFIO_EXTICR1_EXTI2_PE_Msk</a></td></tr>
<tr class="separator:ga15e0e6550f443ec1bbd9692626635880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd3ecb9891d8b250bd8a54b8909974e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI2_PF_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga9fd3ecb9891d8b250bd8a54b8909974e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108aa71de3d88d8635b68dda490eae35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga108aa71de3d88d8635b68dda490eae35">AFIO_EXTICR1_EXTI2_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR1_EXTI2_PF_Pos)</td></tr>
<tr class="separator:ga108aa71de3d88d8635b68dda490eae35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae082912de2c081a8c32324b2ef4658d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae082912de2c081a8c32324b2ef4658d8">AFIO_EXTICR1_EXTI2_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga108aa71de3d88d8635b68dda490eae35">AFIO_EXTICR1_EXTI2_PF_Msk</a></td></tr>
<tr class="separator:gae082912de2c081a8c32324b2ef4658d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade233423cf8f1d20892bcf7531b9f7c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI2_PG_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gade233423cf8f1d20892bcf7531b9f7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b3b0f2dd7ed1e578f47a15a4a9e04f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b3b0f2dd7ed1e578f47a15a4a9e04f5">AFIO_EXTICR1_EXTI2_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR1_EXTI2_PG_Pos)</td></tr>
<tr class="separator:ga3b3b0f2dd7ed1e578f47a15a4a9e04f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b87e4b3280d7a7d4c462adafedfcd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b87e4b3280d7a7d4c462adafedfcd6">AFIO_EXTICR1_EXTI2_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b3b0f2dd7ed1e578f47a15a4a9e04f5">AFIO_EXTICR1_EXTI2_PG_Msk</a></td></tr>
<tr class="separator:ga77b87e4b3280d7a7d4c462adafedfcd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga997512c89370ea344a2bcd5c93bd58f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga997512c89370ea344a2bcd5c93bd58f5">AFIO_EXTICR1_EXTI3_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga997512c89370ea344a2bcd5c93bd58f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f9c895dc6fd86c759b48cc37377348"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI3_PB_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad5f9c895dc6fd86c759b48cc37377348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffa9f8f90cefb843aa9ff30c4357b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeffa9f8f90cefb843aa9ff30c4357b7d">AFIO_EXTICR1_EXTI3_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI3_PB_Pos)</td></tr>
<tr class="separator:gaeffa9f8f90cefb843aa9ff30c4357b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29af6af53fe4ef204e27297b01f67c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac29af6af53fe4ef204e27297b01f67c2">AFIO_EXTICR1_EXTI3_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeffa9f8f90cefb843aa9ff30c4357b7d">AFIO_EXTICR1_EXTI3_PB_Msk</a></td></tr>
<tr class="separator:gac29af6af53fe4ef204e27297b01f67c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef24217d4eb2a07cdfb0638a6e442af8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI3_PC_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaef24217d4eb2a07cdfb0638a6e442af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc218e6c1e2d3fc9811ed8207908be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcc218e6c1e2d3fc9811ed8207908be9">AFIO_EXTICR1_EXTI3_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI3_PC_Pos)</td></tr>
<tr class="separator:gabcc218e6c1e2d3fc9811ed8207908be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4debafaa8694c4065cd9e24a248cb52e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4debafaa8694c4065cd9e24a248cb52e">AFIO_EXTICR1_EXTI3_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabcc218e6c1e2d3fc9811ed8207908be9">AFIO_EXTICR1_EXTI3_PC_Msk</a></td></tr>
<tr class="separator:ga4debafaa8694c4065cd9e24a248cb52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeac1e0fb37e43a61fb0620365a4317bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI3_PD_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaeac1e0fb37e43a61fb0620365a4317bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc2c9b8150b2fead53944141db9b8f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc2c9b8150b2fead53944141db9b8f0c">AFIO_EXTICR1_EXTI3_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR1_EXTI3_PD_Pos)</td></tr>
<tr class="separator:gadc2c9b8150b2fead53944141db9b8f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9452bca38bfe641a4fc2050b617671eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9452bca38bfe641a4fc2050b617671eb">AFIO_EXTICR1_EXTI3_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc2c9b8150b2fead53944141db9b8f0c">AFIO_EXTICR1_EXTI3_PD_Msk</a></td></tr>
<tr class="separator:ga9452bca38bfe641a4fc2050b617671eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14543e44e185c1821ad83aaf119af04c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI3_PE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga14543e44e185c1821ad83aaf119af04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e80f710c97c576345e314d74e3f2031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e80f710c97c576345e314d74e3f2031">AFIO_EXTICR1_EXTI3_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI3_PE_Pos)</td></tr>
<tr class="separator:ga5e80f710c97c576345e314d74e3f2031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e651df29896772fe9f3853489ee6f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e651df29896772fe9f3853489ee6f2a">AFIO_EXTICR1_EXTI3_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e80f710c97c576345e314d74e3f2031">AFIO_EXTICR1_EXTI3_PE_Msk</a></td></tr>
<tr class="separator:ga5e651df29896772fe9f3853489ee6f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2405a229caf831e4eafa9629e98f8805"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI3_PF_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2405a229caf831e4eafa9629e98f8805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249503810d76a4b81d9a4094382b9eec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga249503810d76a4b81d9a4094382b9eec">AFIO_EXTICR1_EXTI3_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR1_EXTI3_PF_Pos)</td></tr>
<tr class="separator:ga249503810d76a4b81d9a4094382b9eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54b3ead5fdcdfaa75a70ddd75de76ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad54b3ead5fdcdfaa75a70ddd75de76ad">AFIO_EXTICR1_EXTI3_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga249503810d76a4b81d9a4094382b9eec">AFIO_EXTICR1_EXTI3_PF_Msk</a></td></tr>
<tr class="separator:gad54b3ead5fdcdfaa75a70ddd75de76ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb8cbf57d9b9f6f6653cb55b2ce4fea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI3_PG_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0fb8cbf57d9b9f6f6653cb55b2ce4fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef1c17918a05efacfb1f95c6bebf520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ef1c17918a05efacfb1f95c6bebf520">AFIO_EXTICR1_EXTI3_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR1_EXTI3_PG_Pos)</td></tr>
<tr class="separator:ga2ef1c17918a05efacfb1f95c6bebf520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga238ec09330b1f3f3413cd94799fe01c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga238ec09330b1f3f3413cd94799fe01c2">AFIO_EXTICR1_EXTI3_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ef1c17918a05efacfb1f95c6bebf520">AFIO_EXTICR1_EXTI3_PG_Msk</a></td></tr>
<tr class="separator:ga238ec09330b1f3f3413cd94799fe01c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeac5ad1188162a8f788eed73bd60bd7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI4_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafeac5ad1188162a8f788eed73bd60bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5bcfaa995e08d1d540483d0abc7f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace5bcfaa995e08d1d540483d0abc7f90">AFIO_EXTICR2_EXTI4_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR2_EXTI4_Pos)</td></tr>
<tr class="separator:gace5bcfaa995e08d1d540483d0abc7f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b4ac98df898c047cf7f7bba7345c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b4ac98df898c047cf7f7bba7345c2c">AFIO_EXTICR2_EXTI4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace5bcfaa995e08d1d540483d0abc7f90">AFIO_EXTICR2_EXTI4_Msk</a></td></tr>
<tr class="separator:ga33b4ac98df898c047cf7f7bba7345c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0106096d7b319f1b4b5e7ea595de9be3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI5_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga0106096d7b319f1b4b5e7ea595de9be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0426889a62f79f7debe250dbdbae0902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0426889a62f79f7debe250dbdbae0902">AFIO_EXTICR2_EXTI5_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR2_EXTI5_Pos)</td></tr>
<tr class="separator:ga0426889a62f79f7debe250dbdbae0902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9377dc8598bf60ee3380119c290434a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9377dc8598bf60ee3380119c290434a">AFIO_EXTICR2_EXTI5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0426889a62f79f7debe250dbdbae0902">AFIO_EXTICR2_EXTI5_Msk</a></td></tr>
<tr class="separator:gad9377dc8598bf60ee3380119c290434a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad92f3825a554ddb9578b0f7598bac52c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI6_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad92f3825a554ddb9578b0f7598bac52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a7b2cadda6a000797fd7f3dd8d57e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2a7b2cadda6a000797fd7f3dd8d57e2">AFIO_EXTICR2_EXTI6_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR2_EXTI6_Pos)</td></tr>
<tr class="separator:gaa2a7b2cadda6a000797fd7f3dd8d57e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7317f7e229e75fef4e83e4c22c43909b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7317f7e229e75fef4e83e4c22c43909b">AFIO_EXTICR2_EXTI6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2a7b2cadda6a000797fd7f3dd8d57e2">AFIO_EXTICR2_EXTI6_Msk</a></td></tr>
<tr class="separator:ga7317f7e229e75fef4e83e4c22c43909b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62338600de937e79f509bb5631f065d6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI7_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga62338600de937e79f509bb5631f065d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243f3289554f032bcc00baf2708cf753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga243f3289554f032bcc00baf2708cf753">AFIO_EXTICR2_EXTI7_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR2_EXTI7_Pos)</td></tr>
<tr class="separator:ga243f3289554f032bcc00baf2708cf753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga212e4d4cfe884b2c8ccffb6078252cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga212e4d4cfe884b2c8ccffb6078252cf0">AFIO_EXTICR2_EXTI7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga243f3289554f032bcc00baf2708cf753">AFIO_EXTICR2_EXTI7_Msk</a></td></tr>
<tr class="separator:ga212e4d4cfe884b2c8ccffb6078252cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09cf2c0e2b506bdd041f55bdb40b21e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09cf2c0e2b506bdd041f55bdb40b21e">AFIO_EXTICR2_EXTI4_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gae09cf2c0e2b506bdd041f55bdb40b21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4e3de2db370453a22a2c2e5e0615659"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI4_PB_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab4e3de2db370453a22a2c2e5e0615659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa789c68ab8141920a65dfcbba471a75e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa789c68ab8141920a65dfcbba471a75e">AFIO_EXTICR2_EXTI4_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI4_PB_Pos)</td></tr>
<tr class="separator:gaa789c68ab8141920a65dfcbba471a75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5389cf9203b09f15d3b849d722285172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5389cf9203b09f15d3b849d722285172">AFIO_EXTICR2_EXTI4_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa789c68ab8141920a65dfcbba471a75e">AFIO_EXTICR2_EXTI4_PB_Msk</a></td></tr>
<tr class="separator:ga5389cf9203b09f15d3b849d722285172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga229b8f7f3459c6b38ab094b4c4e224a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI4_PC_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga229b8f7f3459c6b38ab094b4c4e224a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga466ab3668f2527ee772be15ff604e947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga466ab3668f2527ee772be15ff604e947">AFIO_EXTICR2_EXTI4_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI4_PC_Pos)</td></tr>
<tr class="separator:ga466ab3668f2527ee772be15ff604e947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6865341c5319938ce60eac3333799f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6865341c5319938ce60eac3333799f6a">AFIO_EXTICR2_EXTI4_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga466ab3668f2527ee772be15ff604e947">AFIO_EXTICR2_EXTI4_PC_Msk</a></td></tr>
<tr class="separator:ga6865341c5319938ce60eac3333799f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73c6cd810f1acfd3aab8bf83fb8e324"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI4_PD_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac73c6cd810f1acfd3aab8bf83fb8e324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f721c2f8199e3c2c481ddd5efa31ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f721c2f8199e3c2c481ddd5efa31ad2">AFIO_EXTICR2_EXTI4_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR2_EXTI4_PD_Pos)</td></tr>
<tr class="separator:ga5f721c2f8199e3c2c481ddd5efa31ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10a38a25ea2f1c66a620faf5c1a838d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad10a38a25ea2f1c66a620faf5c1a838d">AFIO_EXTICR2_EXTI4_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f721c2f8199e3c2c481ddd5efa31ad2">AFIO_EXTICR2_EXTI4_PD_Msk</a></td></tr>
<tr class="separator:gad10a38a25ea2f1c66a620faf5c1a838d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26398fc0c904c3b666d5e17d687e40a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI4_PE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga26398fc0c904c3b666d5e17d687e40a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad714dd15bf467db9d75e2c0778c21cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad714dd15bf467db9d75e2c0778c21cb5">AFIO_EXTICR2_EXTI4_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI4_PE_Pos)</td></tr>
<tr class="separator:gad714dd15bf467db9d75e2c0778c21cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f754184b299727c682ebee9f1fbe1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0f754184b299727c682ebee9f1fbe1e">AFIO_EXTICR2_EXTI4_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad714dd15bf467db9d75e2c0778c21cb5">AFIO_EXTICR2_EXTI4_PE_Msk</a></td></tr>
<tr class="separator:gaa0f754184b299727c682ebee9f1fbe1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b29aaebb7e7c9bfbce91a234951d406"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI4_PF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5b29aaebb7e7c9bfbce91a234951d406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82cc0ee606164cc0cc5a95a95ebcda03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82cc0ee606164cc0cc5a95a95ebcda03">AFIO_EXTICR2_EXTI4_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR2_EXTI4_PF_Pos)</td></tr>
<tr class="separator:ga82cc0ee606164cc0cc5a95a95ebcda03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga060cdc770e394f184301ce634a8f640d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga060cdc770e394f184301ce634a8f640d">AFIO_EXTICR2_EXTI4_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82cc0ee606164cc0cc5a95a95ebcda03">AFIO_EXTICR2_EXTI4_PF_Msk</a></td></tr>
<tr class="separator:ga060cdc770e394f184301ce634a8f640d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5358f78dbb0bc8834752fb2f0d025c20"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI4_PG_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga5358f78dbb0bc8834752fb2f0d025c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc41f95050dcbf5736f4913ad11effd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedc41f95050dcbf5736f4913ad11effd">AFIO_EXTICR2_EXTI4_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR2_EXTI4_PG_Pos)</td></tr>
<tr class="separator:gaedc41f95050dcbf5736f4913ad11effd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be03ef7c34728481526524399c98b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be03ef7c34728481526524399c98b1a">AFIO_EXTICR2_EXTI4_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedc41f95050dcbf5736f4913ad11effd">AFIO_EXTICR2_EXTI4_PG_Msk</a></td></tr>
<tr class="separator:ga1be03ef7c34728481526524399c98b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc989656f3311661f081e3b64ce97300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc989656f3311661f081e3b64ce97300">AFIO_EXTICR2_EXTI5_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gadc989656f3311661f081e3b64ce97300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadc6ef405f37a3b2163037d448fc753"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI5_PB_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gacadc6ef405f37a3b2163037d448fc753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6940fefde7e096cfd2180f4fc8a256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6940fefde7e096cfd2180f4fc8a256">AFIO_EXTICR2_EXTI5_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI5_PB_Pos)</td></tr>
<tr class="separator:ga9f6940fefde7e096cfd2180f4fc8a256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga413820e35ed4ee872607877ad95677cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga413820e35ed4ee872607877ad95677cb">AFIO_EXTICR2_EXTI5_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6940fefde7e096cfd2180f4fc8a256">AFIO_EXTICR2_EXTI5_PB_Msk</a></td></tr>
<tr class="separator:ga413820e35ed4ee872607877ad95677cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4fef0c3e67aff0e6620f1dedcb0742"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI5_PC_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gafc4fef0c3e67aff0e6620f1dedcb0742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77c39e874901a606dbe325952187266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa77c39e874901a606dbe325952187266">AFIO_EXTICR2_EXTI5_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI5_PC_Pos)</td></tr>
<tr class="separator:gaa77c39e874901a606dbe325952187266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf7865926d5956e9475cc0c066b04422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf7865926d5956e9475cc0c066b04422">AFIO_EXTICR2_EXTI5_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa77c39e874901a606dbe325952187266">AFIO_EXTICR2_EXTI5_PC_Msk</a></td></tr>
<tr class="separator:gabf7865926d5956e9475cc0c066b04422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9793ac51624e75a6122a6d4e82f716d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI5_PD_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9793ac51624e75a6122a6d4e82f716d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2d57234616b6b2c411e7ac439a6343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b2d57234616b6b2c411e7ac439a6343">AFIO_EXTICR2_EXTI5_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR2_EXTI5_PD_Pos)</td></tr>
<tr class="separator:ga9b2d57234616b6b2c411e7ac439a6343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f6c7510dab484cee8fbff2706b1f71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6c7510dab484cee8fbff2706b1f71e">AFIO_EXTICR2_EXTI5_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b2d57234616b6b2c411e7ac439a6343">AFIO_EXTICR2_EXTI5_PD_Msk</a></td></tr>
<tr class="separator:ga4f6c7510dab484cee8fbff2706b1f71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf6ba70f5fcb859d99289cb1798d984"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI5_PE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8cf6ba70f5fcb859d99289cb1798d984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83975441bb5b69ebb02684452321723a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83975441bb5b69ebb02684452321723a">AFIO_EXTICR2_EXTI5_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI5_PE_Pos)</td></tr>
<tr class="separator:ga83975441bb5b69ebb02684452321723a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadefc651261fc971d87182091bafd6e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadefc651261fc971d87182091bafd6e58">AFIO_EXTICR2_EXTI5_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83975441bb5b69ebb02684452321723a">AFIO_EXTICR2_EXTI5_PE_Msk</a></td></tr>
<tr class="separator:gadefc651261fc971d87182091bafd6e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249a464d63d05622a0de07de59054805"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI5_PF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga249a464d63d05622a0de07de59054805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a503bcf2c83eae2b46d501190f15ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a503bcf2c83eae2b46d501190f15ee5">AFIO_EXTICR2_EXTI5_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR2_EXTI5_PF_Pos)</td></tr>
<tr class="separator:ga4a503bcf2c83eae2b46d501190f15ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64326ef24af7db6c187ac94c42815a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac64326ef24af7db6c187ac94c42815a9">AFIO_EXTICR2_EXTI5_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a503bcf2c83eae2b46d501190f15ee5">AFIO_EXTICR2_EXTI5_PF_Msk</a></td></tr>
<tr class="separator:gac64326ef24af7db6c187ac94c42815a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf148bccb8add38af330b50051544da2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI5_PG_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gadf148bccb8add38af330b50051544da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d75774f8e0ed76cac3b7247b87336c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d75774f8e0ed76cac3b7247b87336c">AFIO_EXTICR2_EXTI5_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR2_EXTI5_PG_Pos)</td></tr>
<tr class="separator:ga40d75774f8e0ed76cac3b7247b87336c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19f0f00e4481514764ac4184c60cea0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19f0f00e4481514764ac4184c60cea0c">AFIO_EXTICR2_EXTI5_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40d75774f8e0ed76cac3b7247b87336c">AFIO_EXTICR2_EXTI5_PG_Msk</a></td></tr>
<tr class="separator:ga19f0f00e4481514764ac4184c60cea0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972dc06c372f38c996d93ef7a1c1f85e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga972dc06c372f38c996d93ef7a1c1f85e">AFIO_EXTICR2_EXTI6_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga972dc06c372f38c996d93ef7a1c1f85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2631257725c5b4e5d7132f8a24b085d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI6_PB_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2631257725c5b4e5d7132f8a24b085d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e0c9b5dd1f448427334fd21e1e573b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e0c9b5dd1f448427334fd21e1e573b">AFIO_EXTICR2_EXTI6_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI6_PB_Pos)</td></tr>
<tr class="separator:gaa3e0c9b5dd1f448427334fd21e1e573b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2995275d7c77d46e8bd137aa82ef716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2995275d7c77d46e8bd137aa82ef716">AFIO_EXTICR2_EXTI6_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e0c9b5dd1f448427334fd21e1e573b">AFIO_EXTICR2_EXTI6_PB_Msk</a></td></tr>
<tr class="separator:gaf2995275d7c77d46e8bd137aa82ef716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33eb42978d83ce5bfd3db7e9f2100b27"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI6_PC_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga33eb42978d83ce5bfd3db7e9f2100b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24fb736c6d048c77c3a6759a129f3dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24fb736c6d048c77c3a6759a129f3dde">AFIO_EXTICR2_EXTI6_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI6_PC_Pos)</td></tr>
<tr class="separator:ga24fb736c6d048c77c3a6759a129f3dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8ed5d0e9e0fcc0338df5a67917b63b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8ed5d0e9e0fcc0338df5a67917b63b">AFIO_EXTICR2_EXTI6_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24fb736c6d048c77c3a6759a129f3dde">AFIO_EXTICR2_EXTI6_PC_Msk</a></td></tr>
<tr class="separator:ga5a8ed5d0e9e0fcc0338df5a67917b63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5480fba8169059b8e6395a1f6b377c7d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI6_PD_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5480fba8169059b8e6395a1f6b377c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ee87aa08173333ca959a76c5a48e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84ee87aa08173333ca959a76c5a48e94">AFIO_EXTICR2_EXTI6_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR2_EXTI6_PD_Pos)</td></tr>
<tr class="separator:ga84ee87aa08173333ca959a76c5a48e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7821358b1f796f98cbbe50a65bca0f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7821358b1f796f98cbbe50a65bca0f72">AFIO_EXTICR2_EXTI6_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ee87aa08173333ca959a76c5a48e94">AFIO_EXTICR2_EXTI6_PD_Msk</a></td></tr>
<tr class="separator:ga7821358b1f796f98cbbe50a65bca0f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b83e0d11d657f2135a8cf6373459af2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI6_PE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga2b83e0d11d657f2135a8cf6373459af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae45db80e5d448abf2d75c5ab629b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae45db80e5d448abf2d75c5ab629b53">AFIO_EXTICR2_EXTI6_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI6_PE_Pos)</td></tr>
<tr class="separator:ga3ae45db80e5d448abf2d75c5ab629b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a5b1e7d9deec1a54595a66f7af3669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93a5b1e7d9deec1a54595a66f7af3669">AFIO_EXTICR2_EXTI6_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae45db80e5d448abf2d75c5ab629b53">AFIO_EXTICR2_EXTI6_PE_Msk</a></td></tr>
<tr class="separator:ga93a5b1e7d9deec1a54595a66f7af3669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa325625bbb849e444b8149917597941"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI6_PF_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaa325625bbb849e444b8149917597941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea50d33aaeb29f6f04d15c61ac6455d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ea50d33aaeb29f6f04d15c61ac6455d">AFIO_EXTICR2_EXTI6_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR2_EXTI6_PF_Pos)</td></tr>
<tr class="separator:ga0ea50d33aaeb29f6f04d15c61ac6455d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75490e845a33ab81645bc1806e3c68d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75490e845a33ab81645bc1806e3c68d9">AFIO_EXTICR2_EXTI6_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ea50d33aaeb29f6f04d15c61ac6455d">AFIO_EXTICR2_EXTI6_PF_Msk</a></td></tr>
<tr class="separator:ga75490e845a33ab81645bc1806e3c68d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca0196bcf9abb71b564d1063399f853"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI6_PG_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaaca0196bcf9abb71b564d1063399f853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ce1a1620ad8b8e5e4660f1ca0e7636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36ce1a1620ad8b8e5e4660f1ca0e7636">AFIO_EXTICR2_EXTI6_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR2_EXTI6_PG_Pos)</td></tr>
<tr class="separator:ga36ce1a1620ad8b8e5e4660f1ca0e7636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3f90dbce0f5d20e2649a1cbdab95ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3f90dbce0f5d20e2649a1cbdab95ec7">AFIO_EXTICR2_EXTI6_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36ce1a1620ad8b8e5e4660f1ca0e7636">AFIO_EXTICR2_EXTI6_PG_Msk</a></td></tr>
<tr class="separator:gad3f90dbce0f5d20e2649a1cbdab95ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d447f7884e518e9d7799ad2d6d55405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d447f7884e518e9d7799ad2d6d55405">AFIO_EXTICR2_EXTI7_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga2d447f7884e518e9d7799ad2d6d55405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8977449d531f2f5897f1eafc389168"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI7_PB_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1f8977449d531f2f5897f1eafc389168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7944c7056aef0213f8f31bf7350e5e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7944c7056aef0213f8f31bf7350e5e11">AFIO_EXTICR2_EXTI7_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI7_PB_Pos)</td></tr>
<tr class="separator:ga7944c7056aef0213f8f31bf7350e5e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1080e69a26838459bb949862d4ae79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1080e69a26838459bb949862d4ae79">AFIO_EXTICR2_EXTI7_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7944c7056aef0213f8f31bf7350e5e11">AFIO_EXTICR2_EXTI7_PB_Msk</a></td></tr>
<tr class="separator:gadc1080e69a26838459bb949862d4ae79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88007cbd4d3638ef4e30ce60d8557eb7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI7_PC_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga88007cbd4d3638ef4e30ce60d8557eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga097abe481073659e473c1d2e8b4403fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga097abe481073659e473c1d2e8b4403fd">AFIO_EXTICR2_EXTI7_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI7_PC_Pos)</td></tr>
<tr class="separator:ga097abe481073659e473c1d2e8b4403fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15ae0750d0d996c309c2c5e25dd6f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae15ae0750d0d996c309c2c5e25dd6f9e">AFIO_EXTICR2_EXTI7_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga097abe481073659e473c1d2e8b4403fd">AFIO_EXTICR2_EXTI7_PC_Msk</a></td></tr>
<tr class="separator:gae15ae0750d0d996c309c2c5e25dd6f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3221eccedbde287051d7dd1f2591191"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI7_PD_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad3221eccedbde287051d7dd1f2591191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509aa47669322c61511e97b703c00c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga509aa47669322c61511e97b703c00c71">AFIO_EXTICR2_EXTI7_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR2_EXTI7_PD_Pos)</td></tr>
<tr class="separator:ga509aa47669322c61511e97b703c00c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38c86aa9bd6e7c670e691a6ca43da769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38c86aa9bd6e7c670e691a6ca43da769">AFIO_EXTICR2_EXTI7_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga509aa47669322c61511e97b703c00c71">AFIO_EXTICR2_EXTI7_PD_Msk</a></td></tr>
<tr class="separator:ga38c86aa9bd6e7c670e691a6ca43da769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326a3fa2b581c4b0d2d1e29a3363aa52"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI7_PE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga326a3fa2b581c4b0d2d1e29a3363aa52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf424a0ecbb1e87f2a4da18ccfbb2044b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf424a0ecbb1e87f2a4da18ccfbb2044b">AFIO_EXTICR2_EXTI7_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI7_PE_Pos)</td></tr>
<tr class="separator:gaf424a0ecbb1e87f2a4da18ccfbb2044b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e713516450ef91615f044070000cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11e713516450ef91615f044070000cc5">AFIO_EXTICR2_EXTI7_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf424a0ecbb1e87f2a4da18ccfbb2044b">AFIO_EXTICR2_EXTI7_PE_Msk</a></td></tr>
<tr class="separator:ga11e713516450ef91615f044070000cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a32a2c2203dfb15bac65f256aaf2770"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI7_PF_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga7a32a2c2203dfb15bac65f256aaf2770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96540cf78c8342b8aa7bf8243b31feb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96540cf78c8342b8aa7bf8243b31feb8">AFIO_EXTICR2_EXTI7_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR2_EXTI7_PF_Pos)</td></tr>
<tr class="separator:ga96540cf78c8342b8aa7bf8243b31feb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02247fbb913c2011b640615fbd40aa02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02247fbb913c2011b640615fbd40aa02">AFIO_EXTICR2_EXTI7_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96540cf78c8342b8aa7bf8243b31feb8">AFIO_EXTICR2_EXTI7_PF_Msk</a></td></tr>
<tr class="separator:ga02247fbb913c2011b640615fbd40aa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940b75cb25a23b954e496751f86b2fc3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI7_PG_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga940b75cb25a23b954e496751f86b2fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0fb916e48a9a398c98f04b0716741a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fb916e48a9a398c98f04b0716741a0">AFIO_EXTICR2_EXTI7_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR2_EXTI7_PG_Pos)</td></tr>
<tr class="separator:gaa0fb916e48a9a398c98f04b0716741a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85a8ce70fcfb95396b4c9b073588dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac85a8ce70fcfb95396b4c9b073588dea">AFIO_EXTICR2_EXTI7_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fb916e48a9a398c98f04b0716741a0">AFIO_EXTICR2_EXTI7_PG_Msk</a></td></tr>
<tr class="separator:gac85a8ce70fcfb95396b4c9b073588dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5e272e37ed0411704983207398f4fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI8_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadf5e272e37ed0411704983207398f4fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a5d046954f07913fff80f7f91250fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9a5d046954f07913fff80f7f91250fa">AFIO_EXTICR3_EXTI8_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR3_EXTI8_Pos)</td></tr>
<tr class="separator:gab9a5d046954f07913fff80f7f91250fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad884eb6b39aeaf19ff10cc2a9b797f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad884eb6b39aeaf19ff10cc2a9b797f42">AFIO_EXTICR3_EXTI8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9a5d046954f07913fff80f7f91250fa">AFIO_EXTICR3_EXTI8_Msk</a></td></tr>
<tr class="separator:gad884eb6b39aeaf19ff10cc2a9b797f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dfd25ae9294dc36ec972e6c1b731cfa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI9_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7dfd25ae9294dc36ec972e6c1b731cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34c85179a344af89f56d52cc073b4417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34c85179a344af89f56d52cc073b4417">AFIO_EXTICR3_EXTI9_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR3_EXTI9_Pos)</td></tr>
<tr class="separator:ga34c85179a344af89f56d52cc073b4417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c0d0d9202bb87d664f03fbe6c3c4fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c0d0d9202bb87d664f03fbe6c3c4fee">AFIO_EXTICR3_EXTI9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34c85179a344af89f56d52cc073b4417">AFIO_EXTICR3_EXTI9_Msk</a></td></tr>
<tr class="separator:ga3c0d0d9202bb87d664f03fbe6c3c4fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb9e3e7d6cf116eed8851c1d9530e291"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI10_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gadb9e3e7d6cf116eed8851c1d9530e291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d068b7ec76eaa58f2024d2015a9970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15d068b7ec76eaa58f2024d2015a9970">AFIO_EXTICR3_EXTI10_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR3_EXTI10_Pos)</td></tr>
<tr class="separator:ga15d068b7ec76eaa58f2024d2015a9970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92257f1951dcd4c3788e060151fc0f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92257f1951dcd4c3788e060151fc0f9a">AFIO_EXTICR3_EXTI10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15d068b7ec76eaa58f2024d2015a9970">AFIO_EXTICR3_EXTI10_Msk</a></td></tr>
<tr class="separator:ga92257f1951dcd4c3788e060151fc0f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8c4de75f81639de984a98015473b18"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI11_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gade8c4de75f81639de984a98015473b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b37e19c74fe376e13096bdc7f6d1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27b37e19c74fe376e13096bdc7f6d1d9">AFIO_EXTICR3_EXTI11_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR3_EXTI11_Pos)</td></tr>
<tr class="separator:ga27b37e19c74fe376e13096bdc7f6d1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a093114602f8b27cf3a8ad641d1c7a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a093114602f8b27cf3a8ad641d1c7a2">AFIO_EXTICR3_EXTI11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27b37e19c74fe376e13096bdc7f6d1d9">AFIO_EXTICR3_EXTI11_Msk</a></td></tr>
<tr class="separator:ga1a093114602f8b27cf3a8ad641d1c7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526d9d45feb9aac4b24f1d59fa4c5ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga526d9d45feb9aac4b24f1d59fa4c5ee8">AFIO_EXTICR3_EXTI8_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga526d9d45feb9aac4b24f1d59fa4c5ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb03f7588cf5aafbf4af897d8ec3e58"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI8_PB_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5fb03f7588cf5aafbf4af897d8ec3e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9644fb8e8288bc9b645f86c36364fc6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9644fb8e8288bc9b645f86c36364fc6b">AFIO_EXTICR3_EXTI8_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI8_PB_Pos)</td></tr>
<tr class="separator:ga9644fb8e8288bc9b645f86c36364fc6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c438d1e706eb5b3ae511bea340be86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45c438d1e706eb5b3ae511bea340be86">AFIO_EXTICR3_EXTI8_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9644fb8e8288bc9b645f86c36364fc6b">AFIO_EXTICR3_EXTI8_PB_Msk</a></td></tr>
<tr class="separator:ga45c438d1e706eb5b3ae511bea340be86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe6c8b6e7732f9f934c75eb5d8c20c00"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI8_PC_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabe6c8b6e7732f9f934c75eb5d8c20c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eeff72f50651968d5b49af9f3b91e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4eeff72f50651968d5b49af9f3b91e45">AFIO_EXTICR3_EXTI8_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI8_PC_Pos)</td></tr>
<tr class="separator:ga4eeff72f50651968d5b49af9f3b91e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac883bc8858f41cb30b4f3e21e7a57365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac883bc8858f41cb30b4f3e21e7a57365">AFIO_EXTICR3_EXTI8_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4eeff72f50651968d5b49af9f3b91e45">AFIO_EXTICR3_EXTI8_PC_Msk</a></td></tr>
<tr class="separator:gac883bc8858f41cb30b4f3e21e7a57365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2827297ae52d446c2b450b33047276"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI8_PD_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2a2827297ae52d446c2b450b33047276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a1ba3fb99aab161d0994a04e986e74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a1ba3fb99aab161d0994a04e986e74d">AFIO_EXTICR3_EXTI8_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR3_EXTI8_PD_Pos)</td></tr>
<tr class="separator:ga3a1ba3fb99aab161d0994a04e986e74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9309b5f34e93238a0e581dbfdca8e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9309b5f34e93238a0e581dbfdca8e48">AFIO_EXTICR3_EXTI8_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a1ba3fb99aab161d0994a04e986e74d">AFIO_EXTICR3_EXTI8_PD_Msk</a></td></tr>
<tr class="separator:gaf9309b5f34e93238a0e581dbfdca8e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd0613bb3cfe11365a9c12329b1942f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI8_PE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gacfd0613bb3cfe11365a9c12329b1942f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32317e9dd7dbf35b486600f7a8128a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad32317e9dd7dbf35b486600f7a8128a5">AFIO_EXTICR3_EXTI8_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI8_PE_Pos)</td></tr>
<tr class="separator:gad32317e9dd7dbf35b486600f7a8128a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f4de9204eef03aaf55b51fbdb0b208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5f4de9204eef03aaf55b51fbdb0b208">AFIO_EXTICR3_EXTI8_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad32317e9dd7dbf35b486600f7a8128a5">AFIO_EXTICR3_EXTI8_PE_Msk</a></td></tr>
<tr class="separator:gae5f4de9204eef03aaf55b51fbdb0b208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf915dd97c13940f7e4abbf805ae85752"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI8_PF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf915dd97c13940f7e4abbf805ae85752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3df71df88790842fd2a9aee447b74e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3df71df88790842fd2a9aee447b74e8">AFIO_EXTICR3_EXTI8_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR3_EXTI8_PF_Pos)</td></tr>
<tr class="separator:gad3df71df88790842fd2a9aee447b74e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e38476095ce5f28c2915d6b9094dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e38476095ce5f28c2915d6b9094dd9">AFIO_EXTICR3_EXTI8_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3df71df88790842fd2a9aee447b74e8">AFIO_EXTICR3_EXTI8_PF_Msk</a></td></tr>
<tr class="separator:gaf1e38476095ce5f28c2915d6b9094dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9343f17bbcbeb38c7f3d40d428292847"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI8_PG_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9343f17bbcbeb38c7f3d40d428292847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab341cdd456a29c4806d961d309a1289b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab341cdd456a29c4806d961d309a1289b">AFIO_EXTICR3_EXTI8_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR3_EXTI8_PG_Pos)</td></tr>
<tr class="separator:gab341cdd456a29c4806d961d309a1289b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17aca2794a6b4e5de3d611c1fa56f607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17aca2794a6b4e5de3d611c1fa56f607">AFIO_EXTICR3_EXTI8_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab341cdd456a29c4806d961d309a1289b">AFIO_EXTICR3_EXTI8_PG_Msk</a></td></tr>
<tr class="separator:ga17aca2794a6b4e5de3d611c1fa56f607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb41e2364549947ff3cc5dbabbb44b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb41e2364549947ff3cc5dbabbb44b8b">AFIO_EXTICR3_EXTI9_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gafb41e2364549947ff3cc5dbabbb44b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2084de8bbf16b8e93f3477a57e7b985b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI9_PB_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga2084de8bbf16b8e93f3477a57e7b985b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0544a02084fe4784a48267405717a071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0544a02084fe4784a48267405717a071">AFIO_EXTICR3_EXTI9_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI9_PB_Pos)</td></tr>
<tr class="separator:ga0544a02084fe4784a48267405717a071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca9f3a38dac41c2f33267f1e7d4c6464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca9f3a38dac41c2f33267f1e7d4c6464">AFIO_EXTICR3_EXTI9_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0544a02084fe4784a48267405717a071">AFIO_EXTICR3_EXTI9_PB_Msk</a></td></tr>
<tr class="separator:gaca9f3a38dac41c2f33267f1e7d4c6464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b061123d7325af986de8f63b0f0bac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI9_PC_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga76b061123d7325af986de8f63b0f0bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03bf199dd61405446480dcdfe264404d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03bf199dd61405446480dcdfe264404d">AFIO_EXTICR3_EXTI9_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI9_PC_Pos)</td></tr>
<tr class="separator:ga03bf199dd61405446480dcdfe264404d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b24f72385c49b4660b8ace02ed1ebb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b24f72385c49b4660b8ace02ed1ebb6">AFIO_EXTICR3_EXTI9_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03bf199dd61405446480dcdfe264404d">AFIO_EXTICR3_EXTI9_PC_Msk</a></td></tr>
<tr class="separator:ga3b24f72385c49b4660b8ace02ed1ebb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eed784bce28a7dfaac97155015e57ef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI9_PD_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga5eed784bce28a7dfaac97155015e57ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87bd12dbba5d23c8498c0f2299a391c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87bd12dbba5d23c8498c0f2299a391c3">AFIO_EXTICR3_EXTI9_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR3_EXTI9_PD_Pos)</td></tr>
<tr class="separator:ga87bd12dbba5d23c8498c0f2299a391c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d3171a6649fd87f8b69a7d322862458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d3171a6649fd87f8b69a7d322862458">AFIO_EXTICR3_EXTI9_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87bd12dbba5d23c8498c0f2299a391c3">AFIO_EXTICR3_EXTI9_PD_Msk</a></td></tr>
<tr class="separator:ga8d3171a6649fd87f8b69a7d322862458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbb245fa14f8a60c9af12b6fa3c9d97"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI9_PE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga9bbb245fa14f8a60c9af12b6fa3c9d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b792d1a3ef191ad9d5830521a83109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17b792d1a3ef191ad9d5830521a83109">AFIO_EXTICR3_EXTI9_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI9_PE_Pos)</td></tr>
<tr class="separator:ga17b792d1a3ef191ad9d5830521a83109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcff98c1a74db03ae59b55ac23b1f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbcff98c1a74db03ae59b55ac23b1f3f">AFIO_EXTICR3_EXTI9_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17b792d1a3ef191ad9d5830521a83109">AFIO_EXTICR3_EXTI9_PE_Msk</a></td></tr>
<tr class="separator:gafbcff98c1a74db03ae59b55ac23b1f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d5afb1364db188984c9cbfc76b30f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI9_PF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga47d5afb1364db188984c9cbfc76b30f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13e43fec050e79a56b1c645e9062e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad13e43fec050e79a56b1c645e9062e65">AFIO_EXTICR3_EXTI9_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR3_EXTI9_PF_Pos)</td></tr>
<tr class="separator:gad13e43fec050e79a56b1c645e9062e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0bc2fed193eedf53ae10679366bc0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0bc2fed193eedf53ae10679366bc0a7">AFIO_EXTICR3_EXTI9_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad13e43fec050e79a56b1c645e9062e65">AFIO_EXTICR3_EXTI9_PF_Msk</a></td></tr>
<tr class="separator:gae0bc2fed193eedf53ae10679366bc0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0457c711e04abecbc824546c6ca3117c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI9_PG_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga0457c711e04abecbc824546c6ca3117c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f081223a081dc94eafe4599bdc4dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3f081223a081dc94eafe4599bdc4dde">AFIO_EXTICR3_EXTI9_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR3_EXTI9_PG_Pos)</td></tr>
<tr class="separator:gae3f081223a081dc94eafe4599bdc4dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga192508b7d86b6811f53f19a536c2d12c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga192508b7d86b6811f53f19a536c2d12c">AFIO_EXTICR3_EXTI9_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3f081223a081dc94eafe4599bdc4dde">AFIO_EXTICR3_EXTI9_PG_Msk</a></td></tr>
<tr class="separator:ga192508b7d86b6811f53f19a536c2d12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a139540b2db607b4fd61bcba167b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27a139540b2db607b4fd61bcba167b1d">AFIO_EXTICR3_EXTI10_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga27a139540b2db607b4fd61bcba167b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1881dfca6626e6c0705f10c28a47006e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI10_PB_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1881dfca6626e6c0705f10c28a47006e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a94f94bd9df8ed5e0d08a07a1bef36b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a94f94bd9df8ed5e0d08a07a1bef36b">AFIO_EXTICR3_EXTI10_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI10_PB_Pos)</td></tr>
<tr class="separator:ga9a94f94bd9df8ed5e0d08a07a1bef36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaccb0d21cdfac29d44e044f80bfd551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaccb0d21cdfac29d44e044f80bfd551">AFIO_EXTICR3_EXTI10_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a94f94bd9df8ed5e0d08a07a1bef36b">AFIO_EXTICR3_EXTI10_PB_Msk</a></td></tr>
<tr class="separator:gabaccb0d21cdfac29d44e044f80bfd551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3d3ad424e952d18f3fe2a6999dd9cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI10_PC_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafa3d3ad424e952d18f3fe2a6999dd9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c8fcf47a7de876a46d875fc0d3dcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0c8fcf47a7de876a46d875fc0d3dcc9">AFIO_EXTICR3_EXTI10_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI10_PC_Pos)</td></tr>
<tr class="separator:gab0c8fcf47a7de876a46d875fc0d3dcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d32aa776a2a0610d06ea925f083f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82d32aa776a2a0610d06ea925f083f3c">AFIO_EXTICR3_EXTI10_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0c8fcf47a7de876a46d875fc0d3dcc9">AFIO_EXTICR3_EXTI10_PC_Msk</a></td></tr>
<tr class="separator:ga82d32aa776a2a0610d06ea925f083f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d23d59cd4e4d9290961ded726f0eab6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI10_PD_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga7d23d59cd4e4d9290961ded726f0eab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574820c1cb07324b7a16fcd550661754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574820c1cb07324b7a16fcd550661754">AFIO_EXTICR3_EXTI10_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR3_EXTI10_PD_Pos)</td></tr>
<tr class="separator:ga574820c1cb07324b7a16fcd550661754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793a4b7d1f5ca55e1cc58385c6dc6e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga793a4b7d1f5ca55e1cc58385c6dc6e24">AFIO_EXTICR3_EXTI10_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga574820c1cb07324b7a16fcd550661754">AFIO_EXTICR3_EXTI10_PD_Msk</a></td></tr>
<tr class="separator:ga793a4b7d1f5ca55e1cc58385c6dc6e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d9e0e340fe87f79a071422c459e87a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI10_PE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga28d9e0e340fe87f79a071422c459e87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5e4811f1bf60a41badf8ee43c7df7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf5e4811f1bf60a41badf8ee43c7df7d">AFIO_EXTICR3_EXTI10_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI10_PE_Pos)</td></tr>
<tr class="separator:gadf5e4811f1bf60a41badf8ee43c7df7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ff27d348b606c08277c7ac8f382fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96ff27d348b606c08277c7ac8f382fb5">AFIO_EXTICR3_EXTI10_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf5e4811f1bf60a41badf8ee43c7df7d">AFIO_EXTICR3_EXTI10_PE_Msk</a></td></tr>
<tr class="separator:ga96ff27d348b606c08277c7ac8f382fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20b69671a103eeb7309539425bf4dd97"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI10_PF_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga20b69671a103eeb7309539425bf4dd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90108019822d08f65c939f9017b56a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90108019822d08f65c939f9017b56a0c">AFIO_EXTICR3_EXTI10_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR3_EXTI10_PF_Pos)</td></tr>
<tr class="separator:ga90108019822d08f65c939f9017b56a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab734158e98246df055e1a5dbaffe7059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab734158e98246df055e1a5dbaffe7059">AFIO_EXTICR3_EXTI10_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90108019822d08f65c939f9017b56a0c">AFIO_EXTICR3_EXTI10_PF_Msk</a></td></tr>
<tr class="separator:gab734158e98246df055e1a5dbaffe7059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ce732ea274f55101ce65657eca32f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI10_PG_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaa7ce732ea274f55101ce65657eca32f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e48e7834bd876e1dc1b2f986178151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22e48e7834bd876e1dc1b2f986178151">AFIO_EXTICR3_EXTI10_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR3_EXTI10_PG_Pos)</td></tr>
<tr class="separator:ga22e48e7834bd876e1dc1b2f986178151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga858b106b9e67f1c59c96259a5973f70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858b106b9e67f1c59c96259a5973f70f">AFIO_EXTICR3_EXTI10_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22e48e7834bd876e1dc1b2f986178151">AFIO_EXTICR3_EXTI10_PG_Msk</a></td></tr>
<tr class="separator:ga858b106b9e67f1c59c96259a5973f70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga113fe92dc8f073fc04f6ba13fcccc435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga113fe92dc8f073fc04f6ba13fcccc435">AFIO_EXTICR3_EXTI11_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga113fe92dc8f073fc04f6ba13fcccc435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20cb77cd70d2efbcec4f147a3bf90deb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI11_PB_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga20cb77cd70d2efbcec4f147a3bf90deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0180d73b4d054b4ece4c6d40b48685df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0180d73b4d054b4ece4c6d40b48685df">AFIO_EXTICR3_EXTI11_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI11_PB_Pos)</td></tr>
<tr class="separator:ga0180d73b4d054b4ece4c6d40b48685df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ced8ddefa2584cb540197a681ae3aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68ced8ddefa2584cb540197a681ae3aa">AFIO_EXTICR3_EXTI11_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0180d73b4d054b4ece4c6d40b48685df">AFIO_EXTICR3_EXTI11_PB_Msk</a></td></tr>
<tr class="separator:ga68ced8ddefa2584cb540197a681ae3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2810c4520498d06d3de86509375aa778"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI11_PC_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga2810c4520498d06d3de86509375aa778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15101581868c3d4ca67ca3e53bc1dc30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15101581868c3d4ca67ca3e53bc1dc30">AFIO_EXTICR3_EXTI11_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI11_PC_Pos)</td></tr>
<tr class="separator:ga15101581868c3d4ca67ca3e53bc1dc30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0b957f573e9058d46707823f76544b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb0b957f573e9058d46707823f76544b">AFIO_EXTICR3_EXTI11_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15101581868c3d4ca67ca3e53bc1dc30">AFIO_EXTICR3_EXTI11_PC_Msk</a></td></tr>
<tr class="separator:gadb0b957f573e9058d46707823f76544b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa53d65c5fc28553ebc5a978144bbdfd9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI11_PD_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa53d65c5fc28553ebc5a978144bbdfd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5532e5961d53180c65ecc70e80b6397c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5532e5961d53180c65ecc70e80b6397c">AFIO_EXTICR3_EXTI11_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR3_EXTI11_PD_Pos)</td></tr>
<tr class="separator:ga5532e5961d53180c65ecc70e80b6397c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2efedaa9393277d5bc9b0819081089f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2efedaa9393277d5bc9b0819081089f">AFIO_EXTICR3_EXTI11_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5532e5961d53180c65ecc70e80b6397c">AFIO_EXTICR3_EXTI11_PD_Msk</a></td></tr>
<tr class="separator:gac2efedaa9393277d5bc9b0819081089f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b67f3be818b6c30311f86511c3f2dc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI11_PE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gab7b67f3be818b6c30311f86511c3f2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03714bafd92f04c89e6fc03a6511684f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03714bafd92f04c89e6fc03a6511684f">AFIO_EXTICR3_EXTI11_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI11_PE_Pos)</td></tr>
<tr class="separator:ga03714bafd92f04c89e6fc03a6511684f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac39cba62bb1789a26357c9f2a8ced07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac39cba62bb1789a26357c9f2a8ced07">AFIO_EXTICR3_EXTI11_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03714bafd92f04c89e6fc03a6511684f">AFIO_EXTICR3_EXTI11_PE_Msk</a></td></tr>
<tr class="separator:gaac39cba62bb1789a26357c9f2a8ced07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f85f03cd0db441c985a359484f9729"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI11_PF_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa6f85f03cd0db441c985a359484f9729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978ee755f6c32c7fa58e3716f34da2e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga978ee755f6c32c7fa58e3716f34da2e9">AFIO_EXTICR3_EXTI11_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR3_EXTI11_PF_Pos)</td></tr>
<tr class="separator:ga978ee755f6c32c7fa58e3716f34da2e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c64cb7d1d35ed9cca38017c22f11b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c64cb7d1d35ed9cca38017c22f11b74">AFIO_EXTICR3_EXTI11_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga978ee755f6c32c7fa58e3716f34da2e9">AFIO_EXTICR3_EXTI11_PF_Msk</a></td></tr>
<tr class="separator:ga0c64cb7d1d35ed9cca38017c22f11b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c242153bab4f99a1bbb83e02f76b4ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI11_PG_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga8c242153bab4f99a1bbb83e02f76b4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f9246abdcec1161d1286d68158a01d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61f9246abdcec1161d1286d68158a01d">AFIO_EXTICR3_EXTI11_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR3_EXTI11_PG_Pos)</td></tr>
<tr class="separator:ga61f9246abdcec1161d1286d68158a01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f8ae9550ea87d19f0a079e97781ede6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f8ae9550ea87d19f0a079e97781ede6">AFIO_EXTICR3_EXTI11_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61f9246abdcec1161d1286d68158a01d">AFIO_EXTICR3_EXTI11_PG_Msk</a></td></tr>
<tr class="separator:ga5f8ae9550ea87d19f0a079e97781ede6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga046a262f2d7f29da77c138412c204ecc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI12_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga046a262f2d7f29da77c138412c204ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a174623c5939a460537efc47c984cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a174623c5939a460537efc47c984cd1">AFIO_EXTICR4_EXTI12_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR4_EXTI12_Pos)</td></tr>
<tr class="separator:ga2a174623c5939a460537efc47c984cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf4c6bc347fbcfe165f77022e8f62de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf4c6bc347fbcfe165f77022e8f62de">AFIO_EXTICR4_EXTI12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a174623c5939a460537efc47c984cd1">AFIO_EXTICR4_EXTI12_Msk</a></td></tr>
<tr class="separator:ga8bf4c6bc347fbcfe165f77022e8f62de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1cb7da91030cdd0a613d65881df2b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI13_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4e1cb7da91030cdd0a613d65881df2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga365e2b7c518c8ae95cbae9a2591f4c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga365e2b7c518c8ae95cbae9a2591f4c62">AFIO_EXTICR4_EXTI13_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR4_EXTI13_Pos)</td></tr>
<tr class="separator:ga365e2b7c518c8ae95cbae9a2591f4c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c3212d1a9bac9406b3f551d1ae11e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c3212d1a9bac9406b3f551d1ae11e2">AFIO_EXTICR4_EXTI13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga365e2b7c518c8ae95cbae9a2591f4c62">AFIO_EXTICR4_EXTI13_Msk</a></td></tr>
<tr class="separator:gae1c3212d1a9bac9406b3f551d1ae11e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b48135309c86d009f94c0d79b0750f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI14_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gac9b48135309c86d009f94c0d79b0750f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57625bb6df4f4fa41035bc24966fbe1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57625bb6df4f4fa41035bc24966fbe1c">AFIO_EXTICR4_EXTI14_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR4_EXTI14_Pos)</td></tr>
<tr class="separator:ga57625bb6df4f4fa41035bc24966fbe1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118a1c525ee97874729cf90d6c24bd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga118a1c525ee97874729cf90d6c24bd88">AFIO_EXTICR4_EXTI14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57625bb6df4f4fa41035bc24966fbe1c">AFIO_EXTICR4_EXTI14_Msk</a></td></tr>
<tr class="separator:ga118a1c525ee97874729cf90d6c24bd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d8ec5c3fde74544944097a1a957ca5a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI15_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4d8ec5c3fde74544944097a1a957ca5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8629da9086b8d439e84335964dd2167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8629da9086b8d439e84335964dd2167">AFIO_EXTICR4_EXTI15_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR4_EXTI15_Pos)</td></tr>
<tr class="separator:gaf8629da9086b8d439e84335964dd2167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9915ab8c0c791aa21024509fa2c4dcae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9915ab8c0c791aa21024509fa2c4dcae">AFIO_EXTICR4_EXTI15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8629da9086b8d439e84335964dd2167">AFIO_EXTICR4_EXTI15_Msk</a></td></tr>
<tr class="separator:ga9915ab8c0c791aa21024509fa2c4dcae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14150cfe378ed40761843c901b55424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab14150cfe378ed40761843c901b55424">AFIO_EXTICR4_EXTI12_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gab14150cfe378ed40761843c901b55424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75602e1b4ea8c16dbb7df9fd71694de5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI12_PB_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga75602e1b4ea8c16dbb7df9fd71694de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e2c9ca8c2b3c8679749b7fd5edde3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87e2c9ca8c2b3c8679749b7fd5edde3b">AFIO_EXTICR4_EXTI12_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI12_PB_Pos)</td></tr>
<tr class="separator:ga87e2c9ca8c2b3c8679749b7fd5edde3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0372dff2ea38e52dc120abae0a9f614b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0372dff2ea38e52dc120abae0a9f614b">AFIO_EXTICR4_EXTI12_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87e2c9ca8c2b3c8679749b7fd5edde3b">AFIO_EXTICR4_EXTI12_PB_Msk</a></td></tr>
<tr class="separator:ga0372dff2ea38e52dc120abae0a9f614b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b0904e1c8771d2da3799972710a2966"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI12_PC_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2b0904e1c8771d2da3799972710a2966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e19bea430c420293bd2c4282087881d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e19bea430c420293bd2c4282087881d">AFIO_EXTICR4_EXTI12_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI12_PC_Pos)</td></tr>
<tr class="separator:ga7e19bea430c420293bd2c4282087881d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2751b2064faf2a8486dc8ebc3df06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2751b2064faf2a8486dc8ebc3df06b">AFIO_EXTICR4_EXTI12_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e19bea430c420293bd2c4282087881d">AFIO_EXTICR4_EXTI12_PC_Msk</a></td></tr>
<tr class="separator:ga4e2751b2064faf2a8486dc8ebc3df06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7113454876e211192d3b18d70857bdd3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI12_PD_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7113454876e211192d3b18d70857bdd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52db843f810202092f1b098b1a22de13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52db843f810202092f1b098b1a22de13">AFIO_EXTICR4_EXTI12_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR4_EXTI12_PD_Pos)</td></tr>
<tr class="separator:ga52db843f810202092f1b098b1a22de13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac49a8808676089ab81b76917fbdb83e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac49a8808676089ab81b76917fbdb83e2">AFIO_EXTICR4_EXTI12_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52db843f810202092f1b098b1a22de13">AFIO_EXTICR4_EXTI12_PD_Msk</a></td></tr>
<tr class="separator:gac49a8808676089ab81b76917fbdb83e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f75ae1cbccbf2d5f9abb4339cbc93d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI12_PE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga09f75ae1cbccbf2d5f9abb4339cbc93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089ccc09a7c8f9f560218c84e3745dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga089ccc09a7c8f9f560218c84e3745dad">AFIO_EXTICR4_EXTI12_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI12_PE_Pos)</td></tr>
<tr class="separator:ga089ccc09a7c8f9f560218c84e3745dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c1dc0c5b0511a08df176e59ac54c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12c1dc0c5b0511a08df176e59ac54c62">AFIO_EXTICR4_EXTI12_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089ccc09a7c8f9f560218c84e3745dad">AFIO_EXTICR4_EXTI12_PE_Msk</a></td></tr>
<tr class="separator:ga12c1dc0c5b0511a08df176e59ac54c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a44310fd0ac9e13e512cb6cf797c39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI12_PF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac5a44310fd0ac9e13e512cb6cf797c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288062b9cee149390649a65aaf8099dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga288062b9cee149390649a65aaf8099dd">AFIO_EXTICR4_EXTI12_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR4_EXTI12_PF_Pos)</td></tr>
<tr class="separator:ga288062b9cee149390649a65aaf8099dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2dcade1e8a16f4f56d24efa0fd9c266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2dcade1e8a16f4f56d24efa0fd9c266">AFIO_EXTICR4_EXTI12_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga288062b9cee149390649a65aaf8099dd">AFIO_EXTICR4_EXTI12_PF_Msk</a></td></tr>
<tr class="separator:gaa2dcade1e8a16f4f56d24efa0fd9c266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0254ec891a724f410b5fc743c71e45"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI12_PG_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3d0254ec891a724f410b5fc743c71e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d484f5c6c789c15d3ffc03c848fa246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d484f5c6c789c15d3ffc03c848fa246">AFIO_EXTICR4_EXTI12_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR4_EXTI12_PG_Pos)</td></tr>
<tr class="separator:ga4d484f5c6c789c15d3ffc03c848fa246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350b1cf171fa08e0d2e9b01f4e81b3d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga350b1cf171fa08e0d2e9b01f4e81b3d2">AFIO_EXTICR4_EXTI12_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d484f5c6c789c15d3ffc03c848fa246">AFIO_EXTICR4_EXTI12_PG_Msk</a></td></tr>
<tr class="separator:ga350b1cf171fa08e0d2e9b01f4e81b3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef099d495c88bf713d4f1df6d1e757f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef099d495c88bf713d4f1df6d1e757f8">AFIO_EXTICR4_EXTI13_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaef099d495c88bf713d4f1df6d1e757f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed151d4fd7760d42a18ccc5c734f73fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI13_PB_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaed151d4fd7760d42a18ccc5c734f73fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243ebfdf74c491303b2719e9aef5b90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga243ebfdf74c491303b2719e9aef5b90f">AFIO_EXTICR4_EXTI13_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI13_PB_Pos)</td></tr>
<tr class="separator:ga243ebfdf74c491303b2719e9aef5b90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27c1cded5adf9c8d86937cfcba79772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae27c1cded5adf9c8d86937cfcba79772">AFIO_EXTICR4_EXTI13_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga243ebfdf74c491303b2719e9aef5b90f">AFIO_EXTICR4_EXTI13_PB_Msk</a></td></tr>
<tr class="separator:gae27c1cded5adf9c8d86937cfcba79772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05abbef1036bd8f853a9f5e1ae2522c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI13_PC_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga05abbef1036bd8f853a9f5e1ae2522c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e457031bd832249bc547a5a701b6a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98e457031bd832249bc547a5a701b6a2">AFIO_EXTICR4_EXTI13_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI13_PC_Pos)</td></tr>
<tr class="separator:ga98e457031bd832249bc547a5a701b6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725c50feb4fd0a4e88ac48966ece7ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga725c50feb4fd0a4e88ac48966ece7ec8">AFIO_EXTICR4_EXTI13_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98e457031bd832249bc547a5a701b6a2">AFIO_EXTICR4_EXTI13_PC_Msk</a></td></tr>
<tr class="separator:ga725c50feb4fd0a4e88ac48966ece7ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae49b28a1ec72ed35fdfacc643fdab00f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI13_PD_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae49b28a1ec72ed35fdfacc643fdab00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f4ae07bd13493a5ac6acc1b05b4083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36f4ae07bd13493a5ac6acc1b05b4083">AFIO_EXTICR4_EXTI13_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR4_EXTI13_PD_Pos)</td></tr>
<tr class="separator:ga36f4ae07bd13493a5ac6acc1b05b4083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96adabf5909e205280cb845d1e4a9be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96adabf5909e205280cb845d1e4a9be3">AFIO_EXTICR4_EXTI13_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36f4ae07bd13493a5ac6acc1b05b4083">AFIO_EXTICR4_EXTI13_PD_Msk</a></td></tr>
<tr class="separator:ga96adabf5909e205280cb845d1e4a9be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d735f36c9223b073c7fd5a2c379ff9c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI13_PE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8d735f36c9223b073c7fd5a2c379ff9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga351f82f8ba3e9d34b552e2be39e50d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga351f82f8ba3e9d34b552e2be39e50d53">AFIO_EXTICR4_EXTI13_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI13_PE_Pos)</td></tr>
<tr class="separator:ga351f82f8ba3e9d34b552e2be39e50d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932d092952f72aa7d12021ccfa0aa124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932d092952f72aa7d12021ccfa0aa124">AFIO_EXTICR4_EXTI13_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga351f82f8ba3e9d34b552e2be39e50d53">AFIO_EXTICR4_EXTI13_PE_Msk</a></td></tr>
<tr class="separator:ga932d092952f72aa7d12021ccfa0aa124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8991a410724cf0fd66d4899d02d5c60a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI13_PF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8991a410724cf0fd66d4899d02d5c60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab673bf0a13362fdbd4b16ece6e0af19d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab673bf0a13362fdbd4b16ece6e0af19d">AFIO_EXTICR4_EXTI13_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR4_EXTI13_PF_Pos)</td></tr>
<tr class="separator:gab673bf0a13362fdbd4b16ece6e0af19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964eb37a1deb6e7270b5a758c5178962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga964eb37a1deb6e7270b5a758c5178962">AFIO_EXTICR4_EXTI13_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab673bf0a13362fdbd4b16ece6e0af19d">AFIO_EXTICR4_EXTI13_PF_Msk</a></td></tr>
<tr class="separator:ga964eb37a1deb6e7270b5a758c5178962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f5bcd9c8c24e59980cf551b192ecde"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI13_PG_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga67f5bcd9c8c24e59980cf551b192ecde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01dabe4482450f90410ee020910c3496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01dabe4482450f90410ee020910c3496">AFIO_EXTICR4_EXTI13_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR4_EXTI13_PG_Pos)</td></tr>
<tr class="separator:ga01dabe4482450f90410ee020910c3496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0c520aabf853685d41ed2cb803ea74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef0c520aabf853685d41ed2cb803ea74">AFIO_EXTICR4_EXTI13_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01dabe4482450f90410ee020910c3496">AFIO_EXTICR4_EXTI13_PG_Msk</a></td></tr>
<tr class="separator:gaef0c520aabf853685d41ed2cb803ea74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a0b67834bf0f920169b07dacb4ea275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a0b67834bf0f920169b07dacb4ea275">AFIO_EXTICR4_EXTI14_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga4a0b67834bf0f920169b07dacb4ea275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c1b2a80ed8c0fb2152e98aa2c48250"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI14_PB_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab9c1b2a80ed8c0fb2152e98aa2c48250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b06e1bf5cfeb94b132ca24eaec8741c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b06e1bf5cfeb94b132ca24eaec8741c">AFIO_EXTICR4_EXTI14_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI14_PB_Pos)</td></tr>
<tr class="separator:ga9b06e1bf5cfeb94b132ca24eaec8741c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0722a6e78dec2d4feb9e30e9e1d209b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0722a6e78dec2d4feb9e30e9e1d209b2">AFIO_EXTICR4_EXTI14_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b06e1bf5cfeb94b132ca24eaec8741c">AFIO_EXTICR4_EXTI14_PB_Msk</a></td></tr>
<tr class="separator:ga0722a6e78dec2d4feb9e30e9e1d209b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a75e4eda3533921783f8382a76d265"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI14_PC_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga78a75e4eda3533921783f8382a76d265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3575c49e4dcc0df4c2299ec8a8578ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3575c49e4dcc0df4c2299ec8a8578ee">AFIO_EXTICR4_EXTI14_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI14_PC_Pos)</td></tr>
<tr class="separator:gaa3575c49e4dcc0df4c2299ec8a8578ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e046a51a11685706f585ea9fcb28aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e046a51a11685706f585ea9fcb28aae">AFIO_EXTICR4_EXTI14_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3575c49e4dcc0df4c2299ec8a8578ee">AFIO_EXTICR4_EXTI14_PC_Msk</a></td></tr>
<tr class="separator:ga7e046a51a11685706f585ea9fcb28aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb53f2c61400d64a9d351254f0a6e544"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI14_PD_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gadb53f2c61400d64a9d351254f0a6e544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0db73f61470e64c2cb454f7c7242d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e0db73f61470e64c2cb454f7c7242d1">AFIO_EXTICR4_EXTI14_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR4_EXTI14_PD_Pos)</td></tr>
<tr class="separator:ga7e0db73f61470e64c2cb454f7c7242d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9afe1bae8ab7d5309b0c0ceb45d5ec1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9afe1bae8ab7d5309b0c0ceb45d5ec1b">AFIO_EXTICR4_EXTI14_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e0db73f61470e64c2cb454f7c7242d1">AFIO_EXTICR4_EXTI14_PD_Msk</a></td></tr>
<tr class="separator:ga9afe1bae8ab7d5309b0c0ceb45d5ec1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eaac1f8b066aa44b53e856529a833e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI14_PE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga8eaac1f8b066aa44b53e856529a833e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15a8b6dd6eeb014c99e4576e2883a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf15a8b6dd6eeb014c99e4576e2883a7d">AFIO_EXTICR4_EXTI14_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI14_PE_Pos)</td></tr>
<tr class="separator:gaf15a8b6dd6eeb014c99e4576e2883a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad71f26e3edb8046ead49160a37c4bf80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad71f26e3edb8046ead49160a37c4bf80">AFIO_EXTICR4_EXTI14_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf15a8b6dd6eeb014c99e4576e2883a7d">AFIO_EXTICR4_EXTI14_PE_Msk</a></td></tr>
<tr class="separator:gad71f26e3edb8046ead49160a37c4bf80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf1e8bbb3c966ef929fa015de6c7329"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI14_PF_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabbf1e8bbb3c966ef929fa015de6c7329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf28a29f35899e3ad9ada7d113ba3f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf28a29f35899e3ad9ada7d113ba3f6">AFIO_EXTICR4_EXTI14_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR4_EXTI14_PF_Pos)</td></tr>
<tr class="separator:gaecf28a29f35899e3ad9ada7d113ba3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20127ce8264ecd09815d25d48e813d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20127ce8264ecd09815d25d48e813d41">AFIO_EXTICR4_EXTI14_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecf28a29f35899e3ad9ada7d113ba3f6">AFIO_EXTICR4_EXTI14_PF_Msk</a></td></tr>
<tr class="separator:ga20127ce8264ecd09815d25d48e813d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55655f48b56566794f2cd0f0770f882c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI14_PG_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga55655f48b56566794f2cd0f0770f882c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182f83205d70baa9f65be443faa2b390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga182f83205d70baa9f65be443faa2b390">AFIO_EXTICR4_EXTI14_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR4_EXTI14_PG_Pos)</td></tr>
<tr class="separator:ga182f83205d70baa9f65be443faa2b390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f36f1af63d61f11841db5dda73348f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5f36f1af63d61f11841db5dda73348f">AFIO_EXTICR4_EXTI14_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga182f83205d70baa9f65be443faa2b390">AFIO_EXTICR4_EXTI14_PG_Msk</a></td></tr>
<tr class="separator:gae5f36f1af63d61f11841db5dda73348f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1523da936a40d9d9ef6aba6d47154c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1523da936a40d9d9ef6aba6d47154c5">AFIO_EXTICR4_EXTI15_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaa1523da936a40d9d9ef6aba6d47154c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7835c0e316b6df4c273e3ee0c4639b05"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI15_PB_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga7835c0e316b6df4c273e3ee0c4639b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga774216bd25ef9575f85129f68f11505d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga774216bd25ef9575f85129f68f11505d">AFIO_EXTICR4_EXTI15_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI15_PB_Pos)</td></tr>
<tr class="separator:ga774216bd25ef9575f85129f68f11505d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade31635e0f311f643cf6ad8a6920a7a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade31635e0f311f643cf6ad8a6920a7a8">AFIO_EXTICR4_EXTI15_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga774216bd25ef9575f85129f68f11505d">AFIO_EXTICR4_EXTI15_PB_Msk</a></td></tr>
<tr class="separator:gade31635e0f311f643cf6ad8a6920a7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25900f444d57dd8aca96b2f73e2696b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI15_PC_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga25900f444d57dd8aca96b2f73e2696b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6ffdd5f6dd17dda67132e3aa29d383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e6ffdd5f6dd17dda67132e3aa29d383">AFIO_EXTICR4_EXTI15_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI15_PC_Pos)</td></tr>
<tr class="separator:ga6e6ffdd5f6dd17dda67132e3aa29d383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73739a4bd90e11b9c24110728fd703c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73739a4bd90e11b9c24110728fd703c1">AFIO_EXTICR4_EXTI15_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e6ffdd5f6dd17dda67132e3aa29d383">AFIO_EXTICR4_EXTI15_PC_Msk</a></td></tr>
<tr class="separator:ga73739a4bd90e11b9c24110728fd703c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d072058f911146e6b893d0507dce12"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI15_PD_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gab6d072058f911146e6b893d0507dce12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga792b3c55a956f3cc65a4267f42b555ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga792b3c55a956f3cc65a4267f42b555ef">AFIO_EXTICR4_EXTI15_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR4_EXTI15_PD_Pos)</td></tr>
<tr class="separator:ga792b3c55a956f3cc65a4267f42b555ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga003d045f398ab5a524140ff7faf79bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga003d045f398ab5a524140ff7faf79bdd">AFIO_EXTICR4_EXTI15_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga792b3c55a956f3cc65a4267f42b555ef">AFIO_EXTICR4_EXTI15_PD_Msk</a></td></tr>
<tr class="separator:ga003d045f398ab5a524140ff7faf79bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5193f4331bd9d7ed23a2e13a3741ffcf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI15_PE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga5193f4331bd9d7ed23a2e13a3741ffcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12b115eeb86f9f9313cdab732a4c9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab12b115eeb86f9f9313cdab732a4c9ed">AFIO_EXTICR4_EXTI15_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI15_PE_Pos)</td></tr>
<tr class="separator:gab12b115eeb86f9f9313cdab732a4c9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c536a6071be05fa17f6b543cc67fd15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c536a6071be05fa17f6b543cc67fd15">AFIO_EXTICR4_EXTI15_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab12b115eeb86f9f9313cdab732a4c9ed">AFIO_EXTICR4_EXTI15_PE_Msk</a></td></tr>
<tr class="separator:ga4c536a6071be05fa17f6b543cc67fd15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47738218f6959cfbda80001fa9e97dde"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI15_PF_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga47738218f6959cfbda80001fa9e97dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0385ba7080dc7fa1e78646d30f26cbe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0385ba7080dc7fa1e78646d30f26cbe6">AFIO_EXTICR4_EXTI15_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR4_EXTI15_PF_Pos)</td></tr>
<tr class="separator:ga0385ba7080dc7fa1e78646d30f26cbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5dfd5b21357b531d31a5009bce6422d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5dfd5b21357b531d31a5009bce6422d">AFIO_EXTICR4_EXTI15_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0385ba7080dc7fa1e78646d30f26cbe6">AFIO_EXTICR4_EXTI15_PF_Msk</a></td></tr>
<tr class="separator:gad5dfd5b21357b531d31a5009bce6422d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d99eb3cc1f8ef81c537068051d5b03"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI15_PG_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gae0d99eb3cc1f8ef81c537068051d5b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f03a345fd2ead54a856fd5059e9f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65f03a345fd2ead54a856fd5059e9f75">AFIO_EXTICR4_EXTI15_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR4_EXTI15_PG_Pos)</td></tr>
<tr class="separator:ga65f03a345fd2ead54a856fd5059e9f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf568bebe87be1e8a7e1206658a50b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf568bebe87be1e8a7e1206658a50b3">AFIO_EXTICR4_EXTI15_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65f03a345fd2ead54a856fd5059e9f75">AFIO_EXTICR4_EXTI15_PG_Msk</a></td></tr>
<tr class="separator:ga8cf568bebe87be1e8a7e1206658a50b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4702ca255bab973cffa5dd240594a7a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4702ca255bab973cffa5dd240594a7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1117a400c80d740d3dbb7fbea0f8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce">EXTI_IMR_MR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR0_Pos)</td></tr>
<tr class="separator:gaaf1117a400c80d740d3dbb7fbea0f8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03b2ba6cde99065627fccabd54ac097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce">EXTI_IMR_MR0_Msk</a></td></tr>
<tr class="separator:gad03b2ba6cde99065627fccabd54ac097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27eb2217e842fa69573590793a1e6b38"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga27eb2217e842fa69573590793a1e6b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadc6566dd71406d2d516785c4b776bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd">EXTI_IMR_MR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR1_Pos)</td></tr>
<tr class="separator:gacadc6566dd71406d2d516785c4b776bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf3f9a86c620149893db38c83f8ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd">EXTI_IMR_MR1_Msk</a></td></tr>
<tr class="separator:gaaaf3f9a86c620149893db38c83f8ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58855e17d769f246e7422b3f875c85a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga58855e17d769f246e7422b3f875c85a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183b9b9663a6aeec66f0238abbbf282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f">EXTI_IMR_MR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR2_Pos)</td></tr>
<tr class="separator:ga183b9b9663a6aeec66f0238abbbf282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f">EXTI_IMR_MR2_Msk</a></td></tr>
<tr class="separator:ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0b0d4c04570bfe939843d7cb5bf15f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad0b0d4c04570bfe939843d7cb5bf15f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6badc25c27d6185c0e560454384a90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90">EXTI_IMR_MR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR3_Pos)</td></tr>
<tr class="separator:ga9f6badc25c27d6185c0e560454384a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90">EXTI_IMR_MR3_Msk</a></td></tr>
<tr class="separator:ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18a7ef85db4597309170659c7ff1e6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae18a7ef85db4597309170659c7ff1e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64dbc3def48abe258dd1e1ecce481086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086">EXTI_IMR_MR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR4_Pos)</td></tr>
<tr class="separator:ga64dbc3def48abe258dd1e1ecce481086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e920ad334439cd2ad4d683054914e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086">EXTI_IMR_MR4_Msk</a></td></tr>
<tr class="separator:ga23e920ad334439cd2ad4d683054914e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f6ecdcfdf234180e99e7d9c02affc7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga01f6ecdcfdf234180e99e7d9c02affc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ca0d16b43ed78d36f52dd5ab0c21c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2">EXTI_IMR_MR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR5_Pos)</td></tr>
<tr class="separator:ga18ca0d16b43ed78d36f52dd5ab0c21c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2">EXTI_IMR_MR5_Msk</a></td></tr>
<tr class="separator:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc6874ec52a6b876dd48842a28d219ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gabc6874ec52a6b876dd48842a28d219ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dcc5b70b0a599e944d99f53ac071e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a">EXTI_IMR_MR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR6_Pos)</td></tr>
<tr class="separator:ga6dcc5b70b0a599e944d99f53ac071e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5533c8ec796e3bbc9dc4474376056e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a">EXTI_IMR_MR6_Msk</a></td></tr>
<tr class="separator:ga5533c8ec796e3bbc9dc4474376056e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b52dd9408a254ec3ba436ede0e42fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad1b52dd9408a254ec3ba436ede0e42fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41e117f93d5e426758ee40bd7d45755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755">EXTI_IMR_MR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR7_Pos)</td></tr>
<tr class="separator:gae41e117f93d5e426758ee40bd7d45755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab620165d3fea1c564fcf1016805a1a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755">EXTI_IMR_MR7_Msk</a></td></tr>
<tr class="separator:gab620165d3fea1c564fcf1016805a1a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ad8042623ea52664eb00b43e35dcb7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad1ad8042623ea52664eb00b43e35dcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a618dd052d47d30cadf578ee58e416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416">EXTI_IMR_MR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR8_Pos)</td></tr>
<tr class="separator:ga02a618dd052d47d30cadf578ee58e416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416">EXTI_IMR_MR8_Msk</a></td></tr>
<tr class="separator:ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9b5e7500420b3ce5a2b711ed73fa50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga8b9b5e7500420b3ce5a2b711ed73fa50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7433c8c28acd006d4a71e803f6d95de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3">EXTI_IMR_MR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR9_Pos)</td></tr>
<tr class="separator:ga7433c8c28acd006d4a71e803f6d95de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3">EXTI_IMR_MR9_Msk</a></td></tr>
<tr class="separator:gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8a8f8245716f96dde7049e27435f9a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0f8a8f8245716f96dde7049e27435f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530c1c2659363a1edaba4af52c7e6a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d">EXTI_IMR_MR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR10_Pos)</td></tr>
<tr class="separator:ga530c1c2659363a1edaba4af52c7e6a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d">EXTI_IMR_MR10_Msk</a></td></tr>
<tr class="separator:ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29cc04d8d5116420b5b63c2f7c6b98e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga29cc04d8d5116420b5b63c2f7c6b98e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a00372781fec24bbabb7d2aeca82bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd">EXTI_IMR_MR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR11_Pos)</td></tr>
<tr class="separator:ga25a00372781fec24bbabb7d2aeca82bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd">EXTI_IMR_MR11_Msk</a></td></tr>
<tr class="separator:ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddd5fe4e39d5ff13ad5d3a051ffd2b73"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaddd5fe4e39d5ff13ad5d3a051ffd2b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c26fd0b40d6d66aec7cc5fff86f6720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720">EXTI_IMR_MR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR12_Pos)</td></tr>
<tr class="separator:ga7c26fd0b40d6d66aec7cc5fff86f6720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21caf923d2083fb106852493667c16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720">EXTI_IMR_MR12_Msk</a></td></tr>
<tr class="separator:gad21caf923d2083fb106852493667c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3658584854eb1f7c9ad43934e5cb9f2a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga3658584854eb1f7c9ad43934e5cb9f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4095ebf9c75696a62d7bead70cc5cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc">EXTI_IMR_MR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR13_Pos)</td></tr>
<tr class="separator:gadf4095ebf9c75696a62d7bead70cc5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc">EXTI_IMR_MR13_Msk</a></td></tr>
<tr class="separator:ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05cb292831097d4790e00b89987cf5bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga05cb292831097d4790e00b89987cf5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052609a42da3b6c6895f006e50c12ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6">EXTI_IMR_MR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR14_Pos)</td></tr>
<tr class="separator:ga052609a42da3b6c6895f006e50c12ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8827cee06670f256bc8f6301bea9cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6">EXTI_IMR_MR14_Msk</a></td></tr>
<tr class="separator:gab8827cee06670f256bc8f6301bea9cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e87a9c94dd2cdf7ea1851c2af7727b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga84e87a9c94dd2cdf7ea1851c2af7727b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27011a5c7488ed0273c821804ef6a27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b">EXTI_IMR_MR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR15_Pos)</td></tr>
<tr class="separator:ga27011a5c7488ed0273c821804ef6a27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d9990be7f8f9e530a9f930a365fa44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b">EXTI_IMR_MR15_Msk</a></td></tr>
<tr class="separator:ga88d9990be7f8f9e530a9f930a365fa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc8dc837cd6326f1fb7fae42e56ef74"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR16_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6fc8dc837cd6326f1fb7fae42e56ef74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155179198c3735dd1e35baf733f1542e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e">EXTI_IMR_MR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR16_Pos)</td></tr>
<tr class="separator:ga155179198c3735dd1e35baf733f1542e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7419f78ed9044bdd237b452ef49e1b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e">EXTI_IMR_MR16_Msk</a></td></tr>
<tr class="separator:ga7419f78ed9044bdd237b452ef49e1b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc90bbbbc4137c8af29df2fc0162ae5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gabbc90bbbbc4137c8af29df2fc0162ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6eb3bf08d4a51133e62dd719f2e48b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8">EXTI_IMR_MR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR17_Pos)</td></tr>
<tr class="separator:gad6eb3bf08d4a51133e62dd719f2e48b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4489fa85d1552b8f40faed93483a5d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8">EXTI_IMR_MR17_Msk</a></td></tr>
<tr class="separator:ga4489fa85d1552b8f40faed93483a5d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9084142db0eac80226038ced74846aa8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR18_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga9084142db0eac80226038ced74846aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a2709f4f9d2ccb8d63c36958517b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26">EXTI_IMR_MR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR18_Pos)</td></tr>
<tr class="separator:ga52a2709f4f9d2ccb8d63c36958517b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e16f2cda40cca58a45458cc44d510f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26">EXTI_IMR_MR18_Msk</a></td></tr>
<tr class="separator:ga05e16f2cda40cca58a45458cc44d510f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae43e6abdba2e7d7b7eaa07b268f288b3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM0</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a></td></tr>
<tr class="separator:gae43e6abdba2e7d7b7eaa07b268f288b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1498c6a9cb8eb9842b83a2e91b3c290d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a></td></tr>
<tr class="separator:ga1498c6a9cb8eb9842b83a2e91b3c290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10013221a5de01374bb63623ca68d5a5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a></td></tr>
<tr class="separator:ga10013221a5de01374bb63623ca68d5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7e8e899926ae962ae34dc9d143fd09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a></td></tr>
<tr class="separator:ga7a7e8e899926ae962ae34dc9d143fd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad3c244ed0a107b5c4f96470a914348"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a></td></tr>
<tr class="separator:gadad3c244ed0a107b5c4f96470a914348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91070bca3731cbe48e7bc97de97631a5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM5</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a></td></tr>
<tr class="separator:ga91070bca3731cbe48e7bc97de97631a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab55682980062f57cdb981aa649fbf3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM6</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a></td></tr>
<tr class="separator:ga2ab55682980062f57cdb981aa649fbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6ee214b24d450efe0c52d0b1dae0f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM7</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a></td></tr>
<tr class="separator:gabd6ee214b24d450efe0c52d0b1dae0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc41defd6bd026adde49d44ad1e8a5c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM8</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a></td></tr>
<tr class="separator:gacc41defd6bd026adde49d44ad1e8a5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM9</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a></td></tr>
<tr class="separator:ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e31c6dd167542dc8660c7dd6f31e0e9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM10</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a></td></tr>
<tr class="separator:ga6e31c6dd167542dc8660c7dd6f31e0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5441a9f074c104d67a7629467724f3a0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM11</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a></td></tr>
<tr class="separator:ga5441a9f074c104d67a7629467724f3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab736b78d54e4ae9b5f1ee0bebbda1e4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM12</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a></td></tr>
<tr class="separator:gab736b78d54e4ae9b5f1ee0bebbda1e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b835eee91599273c334d6bed80bdaca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM13</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a></td></tr>
<tr class="separator:ga1b835eee91599273c334d6bed80bdaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933e1e28d08958b9800cbfbea953b9e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM14</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a></td></tr>
<tr class="separator:ga933e1e28d08958b9800cbfbea953b9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ac63565a42896a10eb5b56d45df7f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM15</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a></td></tr>
<tr class="separator:ga16ac63565a42896a10eb5b56d45df7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e28d73aacdcc55491fe44c2e840398"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM16</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a></td></tr>
<tr class="separator:ga33e28d73aacdcc55491fe44c2e840398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db46755679e595721057e90574b1434"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM17</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a></td></tr>
<tr class="separator:ga0db46755679e595721057e90574b1434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0a2063e564c44ba51733e0fcf25745"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM18</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a></td></tr>
<tr class="separator:ga0f0a2063e564c44ba51733e0fcf25745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4f23236f2d0bb9ed886556064714c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50">EXTI_IMR_IM</a>&#160;&#160;&#160;0x0007FFFFU</td></tr>
<tr class="separator:gae4f23236f2d0bb9ed886556064714c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10ad3eba24a4fadc9e58e9b81c17494"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf10ad3eba24a4fadc9e58e9b81c17494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016c23b6c1164758878753e14201fdbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc">EXTI_EMR_MR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR0_Pos)</td></tr>
<tr class="separator:ga016c23b6c1164758878753e14201fdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc">EXTI_EMR_MR0_Msk</a></td></tr>
<tr class="separator:ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2891b4a57f827defecd2ebb2cac457b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gab2891b4a57f827defecd2ebb2cac457b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa419f81a443fd7eac16ac340c971dc63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63">EXTI_EMR_MR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR1_Pos)</td></tr>
<tr class="separator:gaa419f81a443fd7eac16ac340c971dc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63">EXTI_EMR_MR1_Msk</a></td></tr>
<tr class="separator:ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e8782d37f1f13cc30d86c2c3a02576"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga09e8782d37f1f13cc30d86c2c3a02576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546cba14a3e8a8172d5652e670ac9ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3">EXTI_EMR_MR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR2_Pos)</td></tr>
<tr class="separator:ga546cba14a3e8a8172d5652e670ac9ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3">EXTI_EMR_MR2_Msk</a></td></tr>
<tr class="separator:ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeac760511bc46050ceb4ece479ead54b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaeac760511bc46050ceb4ece479ead54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14290334e49a34a93a3ce229bd5ecf74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74">EXTI_EMR_MR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR3_Pos)</td></tr>
<tr class="separator:ga14290334e49a34a93a3ce229bd5ecf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73944983ce5a6bde9dc172b4f483898c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74">EXTI_EMR_MR3_Msk</a></td></tr>
<tr class="separator:ga73944983ce5a6bde9dc172b4f483898c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a337713821f1ea29a953eee7a2a6d2f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4a337713821f1ea29a953eee7a2a6d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478ee1f30cf0d4ef71d512507fcb9cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7">EXTI_EMR_MR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR4_Pos)</td></tr>
<tr class="separator:ga478ee1f30cf0d4ef71d512507fcb9cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80f809ead83e747677a31c80c6aae03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7">EXTI_EMR_MR4_Msk</a></td></tr>
<tr class="separator:gab80f809ead83e747677a31c80c6aae03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e7760224986ab31fc06f5d84aa3b7f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga79e7760224986ab31fc06f5d84aa3b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e60a767b0307626c3cd4cbd01d10304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304">EXTI_EMR_MR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR5_Pos)</td></tr>
<tr class="separator:ga3e60a767b0307626c3cd4cbd01d10304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65976f75b703f740dea3562ba3b8db59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304">EXTI_EMR_MR5_Msk</a></td></tr>
<tr class="separator:ga65976f75b703f740dea3562ba3b8db59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3210ae740c584799c07b1e7995e4252"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf3210ae740c584799c07b1e7995e4252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca40f93d86d921adecd19479b7ab5c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6">EXTI_EMR_MR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR6_Pos)</td></tr>
<tr class="separator:ga9ca40f93d86d921adecd19479b7ab5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6">EXTI_EMR_MR6_Msk</a></td></tr>
<tr class="separator:gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafafbf203c2dae41123f2eaf6565bb2f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gafafbf203c2dae41123f2eaf6565bb2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6755a5d4b361648f0b2c76a0b32282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282">EXTI_EMR_MR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR7_Pos)</td></tr>
<tr class="separator:gace6755a5d4b361648f0b2c76a0b32282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb27ff8664928994ef96f87052d14be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282">EXTI_EMR_MR7_Msk</a></td></tr>
<tr class="separator:gadbb27ff8664928994ef96f87052d14be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3349563ae0947ec6c441fe912fb0ede"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae3349563ae0947ec6c441fe912fb0ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00700896523030015c081b6caa3b72b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5">EXTI_EMR_MR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR8_Pos)</td></tr>
<tr class="separator:ga00700896523030015c081b6caa3b72b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed4b371da871ffd0cc12ee00147282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5">EXTI_EMR_MR8_Msk</a></td></tr>
<tr class="separator:ga4ed4b371da871ffd0cc12ee00147282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42d64759efd55a329c207a31c7e3033"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gac42d64759efd55a329c207a31c7e3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c54d6a078dcc8b9aec22e327785fdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd">EXTI_EMR_MR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR9_Pos)</td></tr>
<tr class="separator:ga47c54d6a078dcc8b9aec22e327785fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga109af342179fff1fccfdde582834867a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd">EXTI_EMR_MR9_Msk</a></td></tr>
<tr class="separator:ga109af342179fff1fccfdde582834867a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaead96297678ea28e56765731de3f8511"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaead96297678ea28e56765731de3f8511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef7af204b6807cb09f10a11f774889e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e">EXTI_EMR_MR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR10_Pos)</td></tr>
<tr class="separator:ga3ef7af204b6807cb09f10a11f774889e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e">EXTI_EMR_MR10_Msk</a></td></tr>
<tr class="separator:gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga744443e18392efb9d31ceeabc2ba9786"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga744443e18392efb9d31ceeabc2ba9786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1a0c32eb56c845232f07d6e1498633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633">EXTI_EMR_MR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR11_Pos)</td></tr>
<tr class="separator:gabb1a0c32eb56c845232f07d6e1498633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec516af1de770c82c3c9c458cbc0172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633">EXTI_EMR_MR11_Msk</a></td></tr>
<tr class="separator:ga9ec516af1de770c82c3c9c458cbc0172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf200c3d4abdc44356ff3bfc66c136e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gacdf200c3d4abdc44356ff3bfc66c136e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988ba6ff638ee9d2bc8a2dec8ef8ea32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32">EXTI_EMR_MR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR12_Pos)</td></tr>
<tr class="separator:ga988ba6ff638ee9d2bc8a2dec8ef8ea32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15732553e5b0de9f58180a0b024d4cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32">EXTI_EMR_MR12_Msk</a></td></tr>
<tr class="separator:ga15732553e5b0de9f58180a0b024d4cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf17cbe9663809770d498fe8d28a6e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaacf17cbe9663809770d498fe8d28a6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06991d09dc3fd7373da2375b7e196452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452">EXTI_EMR_MR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR13_Pos)</td></tr>
<tr class="separator:ga06991d09dc3fd7373da2375b7e196452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452">EXTI_EMR_MR13_Msk</a></td></tr>
<tr class="separator:ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0dd6f7d71f00964f930cba3e7fc9d14"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae0dd6f7d71f00964f930cba3e7fc9d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56cd35406916f89cc00f5c4c153f7f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b">EXTI_EMR_MR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR14_Pos)</td></tr>
<tr class="separator:ga56cd35406916f89cc00f5c4c153f7f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf5890ea71eea034ec1cd9e96284f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b">EXTI_EMR_MR14_Msk</a></td></tr>
<tr class="separator:gaecf5890ea71eea034ec1cd9e96284f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee0004caa46c2946bb05305cd93baa1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4ee0004caa46c2946bb05305cd93baa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1778406979e6566a10b085f1146a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28">EXTI_EMR_MR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR15_Pos)</td></tr>
<tr class="separator:gaaa1778406979e6566a10b085f1146a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28">EXTI_EMR_MR15_Msk</a></td></tr>
<tr class="separator:ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga112b3657ea27bac2cfe0676dfa893157"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR16_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga112b3657ea27bac2cfe0676dfa893157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb43eaaa268ddc9d407c5edcfb05ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4">EXTI_EMR_MR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR16_Pos)</td></tr>
<tr class="separator:ga3cb43eaaa268ddc9d407c5edcfb05ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b1a6934265da759bc061f73d5d1374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4">EXTI_EMR_MR16_Msk</a></td></tr>
<tr class="separator:ga34b1a6934265da759bc061f73d5d1374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad853ef0d4af0ed5b68581464a067e1ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gad853ef0d4af0ed5b68581464a067e1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga889175528233c464f6c0a5f8a901a06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d">EXTI_EMR_MR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR17_Pos)</td></tr>
<tr class="separator:ga889175528233c464f6c0a5f8a901a06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a30aa20cf475eecf7e15171e83035e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d">EXTI_EMR_MR17_Msk</a></td></tr>
<tr class="separator:ga6a30aa20cf475eecf7e15171e83035e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7edb364e6ab767686e3c40b177489f00"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR18_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga7edb364e6ab767686e3c40b177489f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6e89686fa4e8fe58365b684331f398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398">EXTI_EMR_MR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR18_Pos)</td></tr>
<tr class="separator:ga3e6e89686fa4e8fe58365b684331f398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25eee729b57b4c78a0613c184fc539e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398">EXTI_EMR_MR18_Msk</a></td></tr>
<tr class="separator:ga25eee729b57b4c78a0613c184fc539e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf972d7547ed83843150667c301a9d348"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM0</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a></td></tr>
<tr class="separator:gaf972d7547ed83843150667c301a9d348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07843e6ff5b4ddd02bcf6c66a08cac93"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a></td></tr>
<tr class="separator:ga07843e6ff5b4ddd02bcf6c66a08cac93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703c31569533b3b6d76f99da69b4d168"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a></td></tr>
<tr class="separator:ga703c31569533b3b6d76f99da69b4d168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2bd51b6a0981492a29436ef2b53344"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a></td></tr>
<tr class="separator:ga6f2bd51b6a0981492a29436ef2b53344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3f176db76b4eb2cc1400f76afc967a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a></td></tr>
<tr class="separator:ga7a3f176db76b4eb2cc1400f76afc967a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0210d29dceb5682d01786b6fcf47fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM5</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a></td></tr>
<tr class="separator:gacc0210d29dceb5682d01786b6fcf47fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c05702eec349cbbcce9b7bc825e2fd8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM6</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a></td></tr>
<tr class="separator:ga1c05702eec349cbbcce9b7bc825e2fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04b9ef7548fb0564beae69739bdea72"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM7</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a></td></tr>
<tr class="separator:gaf04b9ef7548fb0564beae69739bdea72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af57b60f4623e5a65011519dd707991"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM8</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a></td></tr>
<tr class="separator:ga7af57b60f4623e5a65011519dd707991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3757f0da147b7bb49719cb69096b5bc7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM9</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a></td></tr>
<tr class="separator:ga3757f0da147b7bb49719cb69096b5bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad548185c3c99b69f3eaec50067999112"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM10</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a></td></tr>
<tr class="separator:gad548185c3c99b69f3eaec50067999112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d0782c45b8b0951c8bbb5e7037a52b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM11</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a></td></tr>
<tr class="separator:gad5d0782c45b8b0951c8bbb5e7037a52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9eaec30663289e66b9d9b40682910f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM12</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a></td></tr>
<tr class="separator:gaef9eaec30663289e66b9d9b40682910f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fc88afc4ba8231f4368527cc983d50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM13</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a></td></tr>
<tr class="separator:gad2fc88afc4ba8231f4368527cc983d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3c10c55ef88bb255f899d0d0939c98"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM14</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a></td></tr>
<tr class="separator:gaaf3c10c55ef88bb255f899d0d0939c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3690bd10db8f6505368f84d1d360d83"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM15</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a></td></tr>
<tr class="separator:gaa3690bd10db8f6505368f84d1d360d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadea424b2e5e1e8733e5f8ba76b16c6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM16</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a></td></tr>
<tr class="separator:gaadea424b2e5e1e8733e5f8ba76b16c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f640eaa67ff0f9e3e849fdc65f7f34e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM17</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a></td></tr>
<tr class="separator:ga0f640eaa67ff0f9e3e849fdc65f7f34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7162c4422ad98bec692f15dda4e011eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM18</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a></td></tr>
<tr class="separator:ga7162c4422ad98bec692f15dda4e011eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa359160d5aba50c4aff40330fd99d426"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa359160d5aba50c4aff40330fd99d426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3f74a67ed2871290e5cee5ec27e487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487">EXTI_RTSR_TR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR0_Pos)</td></tr>
<tr class="separator:ga2b3f74a67ed2871290e5cee5ec27e487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1823a87cd797a6066681a3256cecc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487">EXTI_RTSR_TR0_Msk</a></td></tr>
<tr class="separator:gadb1823a87cd797a6066681a3256cecc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099233be3061fa5c0e44cbf3e20b6394"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga099233be3061fa5c0e44cbf3e20b6394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ba4871b93492e5e8c846f2833f9da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1">EXTI_RTSR_TR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR1_Pos)</td></tr>
<tr class="separator:ga57ba4871b93492e5e8c846f2833f9da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c42cc3763c52d1061b32219fc441566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1">EXTI_RTSR_TR1_Msk</a></td></tr>
<tr class="separator:ga1c42cc3763c52d1061b32219fc441566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b2187bec09d19b2b79382c25ff3b4b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga22b2187bec09d19b2b79382c25ff3b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbecd9a805326155030f357bc2d70046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046">EXTI_RTSR_TR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR2_Pos)</td></tr>
<tr class="separator:gadbecd9a805326155030f357bc2d70046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c073b519f09b130e4ab4039823e290c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046">EXTI_RTSR_TR2_Msk</a></td></tr>
<tr class="separator:ga1c073b519f09b130e4ab4039823e290c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae95954e4c5e25f225d3cad0e2b2362"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaeae95954e4c5e25f225d3cad0e2b2362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560d856b177ddb7b90e101caf3ce66be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be">EXTI_RTSR_TR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR3_Pos)</td></tr>
<tr class="separator:ga560d856b177ddb7b90e101caf3ce66be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090f295579a774c215585a55e5066b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be">EXTI_RTSR_TR3_Msk</a></td></tr>
<tr class="separator:ga090f295579a774c215585a55e5066b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa95865d62fde25381efad4f0c38cd8bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa95865d62fde25381efad4f0c38cd8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga795eff3140a1d0c0e1fcfc03b2fa5860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860">EXTI_RTSR_TR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR4_Pos)</td></tr>
<tr class="separator:ga795eff3140a1d0c0e1fcfc03b2fa5860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860">EXTI_RTSR_TR4_Msk</a></td></tr>
<tr class="separator:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29eade4e6218042bad165fd8cb162662"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga29eade4e6218042bad165fd8cb162662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a7c4c35c85b3e922e1df8447dd8e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d">EXTI_RTSR_TR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR5_Pos)</td></tr>
<tr class="separator:ga65a7c4c35c85b3e922e1df8447dd8e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57b970ebc88f7bb015119ece9dd32de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d">EXTI_RTSR_TR5_Msk</a></td></tr>
<tr class="separator:gac57b970ebc88f7bb015119ece9dd32de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a5fd949f067c605127932367ba4dad5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga7a5fd949f067c605127932367ba4dad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d1a629b7cde96375b82803c46cfcb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4">EXTI_RTSR_TR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR6_Pos)</td></tr>
<tr class="separator:ga85d1a629b7cde96375b82803c46cfcb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4">EXTI_RTSR_TR6_Msk</a></td></tr>
<tr class="separator:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f320ed539b225c1e4f50e3cfb43100"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga79f320ed539b225c1e4f50e3cfb43100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc9d6a9f75fdff045e4806edad97b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47">EXTI_RTSR_TR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR7_Pos)</td></tr>
<tr class="separator:gadbc9d6a9f75fdff045e4806edad97b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47">EXTI_RTSR_TR7_Msk</a></td></tr>
<tr class="separator:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9bcf9229eced0f5101842fd9585e40"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1f9bcf9229eced0f5101842fd9585e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c3b77b33079caf74151ade9fbc3b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82">EXTI_RTSR_TR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR8_Pos)</td></tr>
<tr class="separator:ga16c3b77b33079caf74151ade9fbc3b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82">EXTI_RTSR_TR8_Msk</a></td></tr>
<tr class="separator:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3c856ba7076de4742cea9494d2d97b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga3f3c856ba7076de4742cea9494d2d97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394b28a010f7937178112dd11c7edf7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b">EXTI_RTSR_TR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR9_Pos)</td></tr>
<tr class="separator:ga394b28a010f7937178112dd11c7edf7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3127246b2db3571b00c6af2453941d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b">EXTI_RTSR_TR9_Msk</a></td></tr>
<tr class="separator:ga3127246b2db3571b00c6af2453941d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf19c55236009d4d88273be1fe6d17b69"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf19c55236009d4d88273be1fe6d17b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12717df4fef207dd689f240bbb23cedf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf">EXTI_RTSR_TR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR10_Pos)</td></tr>
<tr class="separator:ga12717df4fef207dd689f240bbb23cedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf">EXTI_RTSR_TR10_Msk</a></td></tr>
<tr class="separator:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f11477d08556852c4cf210f75d11920"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga7f11477d08556852c4cf210f75d11920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a3f679be0d89926b127c4b293111e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2">EXTI_RTSR_TR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR11_Pos)</td></tr>
<tr class="separator:ga36a3f679be0d89926b127c4b293111e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2">EXTI_RTSR_TR11_Msk</a></td></tr>
<tr class="separator:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b0314682ff50f85bd8d5570fb6935a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf8b0314682ff50f85bd8d5570fb6935a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4507125ae8a435b97fe643f73e6492e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e">EXTI_RTSR_TR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR12_Pos)</td></tr>
<tr class="separator:gab4507125ae8a435b97fe643f73e6492e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0423be12bfb13f34eec9656d6d274e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e">EXTI_RTSR_TR12_Msk</a></td></tr>
<tr class="separator:ga0423be12bfb13f34eec9656d6d274e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20176d8fa4181b22a833e1598e96b153"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga20176d8fa4181b22a833e1598e96b153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799f99b4edc9604b38ab1f12e0cf9cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae">EXTI_RTSR_TR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR13_Pos)</td></tr>
<tr class="separator:ga799f99b4edc9604b38ab1f12e0cf9cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae">EXTI_RTSR_TR13_Msk</a></td></tr>
<tr class="separator:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e76cfdc7657907d423ba90dcac7bc90"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2e76cfdc7657907d423ba90dcac7bc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42533490cce0d8d3ff55a2d6ad8c24ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee">EXTI_RTSR_TR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR14_Pos)</td></tr>
<tr class="separator:ga42533490cce0d8d3ff55a2d6ad8c24ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b0d883fa0fbc49105bda5596463cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee">EXTI_RTSR_TR14_Msk</a></td></tr>
<tr class="separator:ga95b0d883fa0fbc49105bda5596463cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62a698b0b47384cd72f49ebb9f17f4c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa62a698b0b47384cd72f49ebb9f17f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffbcdf64f7de2427560316706ddc8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1">EXTI_RTSR_TR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR15_Pos)</td></tr>
<tr class="separator:ga3ffbcdf64f7de2427560316706ddc8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe54b09102a18676829c0bafb0aead2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1">EXTI_RTSR_TR15_Msk</a></td></tr>
<tr class="separator:ga4fe54b09102a18676829c0bafb0aead2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c280314b145321c6a62ce2764d1fd59"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR16_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga5c280314b145321c6a62ce2764d1fd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad883a3a53902664492c684a6dd435d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33">EXTI_RTSR_TR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR16_Pos)</td></tr>
<tr class="separator:gad883a3a53902664492c684a6dd435d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33">EXTI_RTSR_TR16_Msk</a></td></tr>
<tr class="separator:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fa1d5d96ea124413c3b81b9c10f75f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga47fa1d5d96ea124413c3b81b9c10f75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42283a804716a4de1910afd032b87681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681">EXTI_RTSR_TR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR17_Pos)</td></tr>
<tr class="separator:ga42283a804716a4de1910afd032b87681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681">EXTI_RTSR_TR17_Msk</a></td></tr>
<tr class="separator:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49afa76eab5b3a7d5e5640fced73047c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR18_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga49afa76eab5b3a7d5e5640fced73047c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga708076360f04650ae4bfdd6695caa617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga708076360f04650ae4bfdd6695caa617">EXTI_RTSR_TR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR18_Pos)</td></tr>
<tr class="separator:ga708076360f04650ae4bfdd6695caa617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4223b8c4bc8726ac96ec64837f7b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga708076360f04650ae4bfdd6695caa617">EXTI_RTSR_TR18_Msk</a></td></tr>
<tr class="separator:gaca4223b8c4bc8726ac96ec64837f7b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade996606f4ecfb99bfbd885995dabcb2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT0</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a></td></tr>
<tr class="separator:gade996606f4ecfb99bfbd885995dabcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105a193b7168b2cfafcc233f692808c6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a></td></tr>
<tr class="separator:ga105a193b7168b2cfafcc233f692808c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8cd1d16738c353cfa130dcf89b0014b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a></td></tr>
<tr class="separator:gaf8cd1d16738c353cfa130dcf89b0014b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d07f42f4967fe0714b8c015a5626eae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a></td></tr>
<tr class="separator:ga3d07f42f4967fe0714b8c015a5626eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a227db84617ef946085cb7d92af824"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a></td></tr>
<tr class="separator:ga46a227db84617ef946085cb7d92af824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec73c264e9daefed6f6ab5d6fa5b256"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT5</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a></td></tr>
<tr class="separator:ga7ec73c264e9daefed6f6ab5d6fa5b256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga817e04dd704204e3e59624b04cd90ef9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT6</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a></td></tr>
<tr class="separator:ga817e04dd704204e3e59624b04cd90ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8833907ee685681c2354eef94c3b9aac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT7</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a></td></tr>
<tr class="separator:ga8833907ee685681c2354eef94c3b9aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6123d1c5b5ae9898e35c326e91ec8d3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT8</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a></td></tr>
<tr class="separator:gaf6123d1c5b5ae9898e35c326e91ec8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3388bbfa1fecb8968b3df4b8e4cea68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT9</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a></td></tr>
<tr class="separator:gab3388bbfa1fecb8968b3df4b8e4cea68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f7f15156743871c0e7db2f7272dc91"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT10</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a></td></tr>
<tr class="separator:ga75f7f15156743871c0e7db2f7272dc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8847c64747b7b8239d59531c1500b5e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT11</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a></td></tr>
<tr class="separator:ga8847c64747b7b8239d59531c1500b5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf937ad487f1b00b7aadb958de8f10ec0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT12</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a></td></tr>
<tr class="separator:gaf937ad487f1b00b7aadb958de8f10ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga192076dfb3813cde09a4d963ee264642"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT13</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a></td></tr>
<tr class="separator:ga192076dfb3813cde09a4d963ee264642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25400decc47ad8c5dd644837d944c75f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT14</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a></td></tr>
<tr class="separator:ga25400decc47ad8c5dd644837d944c75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e124438b8592519e189ee8a539b56cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT15</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a></td></tr>
<tr class="separator:ga9e124438b8592519e189ee8a539b56cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c20c700b8ae5bba65ebf6a4b2023df"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT16</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a></td></tr>
<tr class="separator:ga12c20c700b8ae5bba65ebf6a4b2023df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9ab1c8a2f42518c48e54a95a226ba8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT17</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a></td></tr>
<tr class="separator:ga5f9ab1c8a2f42518c48e54a95a226ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7bb7f0f57a3133cbb7c48b2d5e49095"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT18</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</a></td></tr>
<tr class="separator:gae7bb7f0f57a3133cbb7c48b2d5e49095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a92993932aa377be10ff0376f600b9f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0a92993932aa377be10ff0376f600b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd5afa140faff4e562142dc289387cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc">EXTI_FTSR_TR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR0_Pos)</td></tr>
<tr class="separator:ga6fd5afa140faff4e562142dc289387cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc">EXTI_FTSR_TR0_Msk</a></td></tr>
<tr class="separator:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf26d85ea048d7c483094a9eebaa7aba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadf26d85ea048d7c483094a9eebaa7aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01090491a062f3b8b4a80b0b66690ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8">EXTI_FTSR_TR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR1_Pos)</td></tr>
<tr class="separator:ga01090491a062f3b8b4a80b0b66690ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8">EXTI_FTSR_TR1_Msk</a></td></tr>
<tr class="separator:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425e560479e3bcf114aca570bd170079"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga425e560479e3bcf114aca570bd170079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bfd75475e3d65a3bee0a4ccd41e0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3">EXTI_FTSR_TR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR2_Pos)</td></tr>
<tr class="separator:ga71bfd75475e3d65a3bee0a4ccd41e0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4503803cbe1933cd35519cfc809041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3">EXTI_FTSR_TR2_Msk</a></td></tr>
<tr class="separator:ga9c4503803cbe1933cd35519cfc809041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7f91925c2ac9c267480ed6b9fc1a04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaaf7f91925c2ac9c267480ed6b9fc1a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b35fe3af253035fe6c7a8702ef8e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e">EXTI_FTSR_TR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR3_Pos)</td></tr>
<tr class="separator:ga71b35fe3af253035fe6c7a8702ef8e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e">EXTI_FTSR_TR3_Msk</a></td></tr>
<tr class="separator:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa295a76e5ee487856be1dde365373f5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa295a76e5ee487856be1dde365373f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabecb16c1706cb6cad8ec0a8e06ac2475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475">EXTI_FTSR_TR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR4_Pos)</td></tr>
<tr class="separator:gabecb16c1706cb6cad8ec0a8e06ac2475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475">EXTI_FTSR_TR4_Msk</a></td></tr>
<tr class="separator:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3affd9eee854acf6d5e1d820421532"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga8f3affd9eee854acf6d5e1d820421532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeffba32b6b0854a232493dc2e2634d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4">EXTI_FTSR_TR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR5_Pos)</td></tr>
<tr class="separator:gafeffba32b6b0854a232493dc2e2634d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4">EXTI_FTSR_TR5_Msk</a></td></tr>
<tr class="separator:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5995bc6ec7301b6623c8014fd9db711"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac5995bc6ec7301b6623c8014fd9db711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6590e0e011792337a19831a0ea2df2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c">EXTI_FTSR_TR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR6_Pos)</td></tr>
<tr class="separator:gaa6590e0e011792337a19831a0ea2df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c">EXTI_FTSR_TR6_Msk</a></td></tr>
<tr class="separator:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf100b4a2a76bcfdc3f7d0da8d39cc8b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf100b4a2a76bcfdc3f7d0da8d39cc8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d1347ed594a5d5bb5e0a69f31cbfb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20">EXTI_FTSR_TR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR7_Pos)</td></tr>
<tr class="separator:ga0d1347ed594a5d5bb5e0a69f31cbfb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf408315e497b902922a9bf40a4c6f567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20">EXTI_FTSR_TR7_Msk</a></td></tr>
<tr class="separator:gaf408315e497b902922a9bf40a4c6f567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1e5c22b9a7b2b53fbcc3d50a7ac80a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gadb1e5c22b9a7b2b53fbcc3d50a7ac80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b6b9ab34a5724cebedd0ccbf1ad65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e">EXTI_FTSR_TR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR8_Pos)</td></tr>
<tr class="separator:gaf0b6b9ab34a5724cebedd0ccbf1ad65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f1bded4d121e21116627b8e80784fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e">EXTI_FTSR_TR8_Msk</a></td></tr>
<tr class="separator:ga00f1bded4d121e21116627b8e80784fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165ac2e2e46e32debc7efd99e258e608"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga165ac2e2e46e32debc7efd99e258e608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898047db88343aeac8c05f39c4bc63e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0">EXTI_FTSR_TR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR9_Pos)</td></tr>
<tr class="separator:ga898047db88343aeac8c05f39c4bc63e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0">EXTI_FTSR_TR9_Msk</a></td></tr>
<tr class="separator:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0592581c7bd1ea908087aa319528fdae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0592581c7bd1ea908087aa319528fdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6991a6c2f7e8fd99992d7623a31093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093">EXTI_FTSR_TR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR10_Pos)</td></tr>
<tr class="separator:ga8e6991a6c2f7e8fd99992d7623a31093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a2b80699a213f0d2b03658f21ad643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093">EXTI_FTSR_TR10_Msk</a></td></tr>
<tr class="separator:gac9a2b80699a213f0d2b03658f21ad643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ce99e8292f13831e1c8eaa79dc3554"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga32ce99e8292f13831e1c8eaa79dc3554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac985e7db4d6a853c4411544878fd0551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551">EXTI_FTSR_TR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR11_Pos)</td></tr>
<tr class="separator:gac985e7db4d6a853c4411544878fd0551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551">EXTI_FTSR_TR11_Msk</a></td></tr>
<tr class="separator:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f1f39d43c981697a040fc94abbbfc1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga49f1f39d43c981697a040fc94abbbfc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1c99fa4436d7a5fad4632366db4462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462">EXTI_FTSR_TR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR12_Pos)</td></tr>
<tr class="separator:ga3f1c99fa4436d7a5fad4632366db4462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3992511ec1785bdf107873b139d74245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462">EXTI_FTSR_TR12_Msk</a></td></tr>
<tr class="separator:ga3992511ec1785bdf107873b139d74245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd86158859c108fbe911aff6498eb15b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gabd86158859c108fbe911aff6498eb15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89275d329ff466aee9a8b226376eb9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7">EXTI_FTSR_TR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR13_Pos)</td></tr>
<tr class="separator:ga89275d329ff466aee9a8b226376eb9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0714519a1edcba4695f92f1bba70e825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7">EXTI_FTSR_TR13_Msk</a></td></tr>
<tr class="separator:ga0714519a1edcba4695f92f1bba70e825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd9b96b99f65602a7d5285d62b8c0ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaffd9b96b99f65602a7d5285d62b8c0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2e56c2bfea3a94e5bc8905b5008dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0">EXTI_FTSR_TR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR14_Pos)</td></tr>
<tr class="separator:ga4e2e56c2bfea3a94e5bc8905b5008dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0">EXTI_FTSR_TR14_Msk</a></td></tr>
<tr class="separator:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a3ca20b1ac9fdf5794fe609a3fe333"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa5a3ca20b1ac9fdf5794fe609a3fe333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b78c01259464833376dbc4755fefc21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21">EXTI_FTSR_TR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR15_Pos)</td></tr>
<tr class="separator:ga7b78c01259464833376dbc4755fefc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21">EXTI_FTSR_TR15_Msk</a></td></tr>
<tr class="separator:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b123b9f8f09d0d1fcb29f846279ce21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR16_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga5b123b9f8f09d0d1fcb29f846279ce21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43c9167b3d4af750254db5efaf97aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4">EXTI_FTSR_TR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR16_Pos)</td></tr>
<tr class="separator:gad43c9167b3d4af750254db5efaf97aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4">EXTI_FTSR_TR16_Msk</a></td></tr>
<tr class="separator:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5a7f78ce681c3f1b7afbaf3471d1f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gacf5a7f78ce681c3f1b7afbaf3471d1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3170e25ad439045d2372d1e052cea88c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c">EXTI_FTSR_TR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR17_Pos)</td></tr>
<tr class="separator:ga3170e25ad439045d2372d1e052cea88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009e618c9563b3a8dcaec493006115c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c">EXTI_FTSR_TR17_Msk</a></td></tr>
<tr class="separator:ga009e618c9563b3a8dcaec493006115c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a49bf16fd86f2e5f0c0cd439be375f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR18_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga52a49bf16fd86f2e5f0c0cd439be375f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac793e138d33f0b8106662bb5783b0eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac793e138d33f0b8106662bb5783b0eaf">EXTI_FTSR_TR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR18_Pos)</td></tr>
<tr class="separator:gac793e138d33f0b8106662bb5783b0eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405285cdc474ee20085b17ef1f61517e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac793e138d33f0b8106662bb5783b0eaf">EXTI_FTSR_TR18_Msk</a></td></tr>
<tr class="separator:ga405285cdc474ee20085b17ef1f61517e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e24d457b6263d098a448ac265ab507"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT0</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a></td></tr>
<tr class="separator:gad4e24d457b6263d098a448ac265ab507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fa926ba0a519efa170ddf7e8d1d762"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a></td></tr>
<tr class="separator:ga92fa926ba0a519efa170ddf7e8d1d762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53ad14516f7ff5b143bcf7e9f25c5dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a></td></tr>
<tr class="separator:gac53ad14516f7ff5b143bcf7e9f25c5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb46e1bc04a5b92cc3b4054799f2b84"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a></td></tr>
<tr class="separator:ga5cb46e1bc04a5b92cc3b4054799f2b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb41861232228ba312dd7138d3104789"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a></td></tr>
<tr class="separator:gaeb41861232228ba312dd7138d3104789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439f9a437442982b33f1a1a4d96b93fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT5</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a></td></tr>
<tr class="separator:ga439f9a437442982b33f1a1a4d96b93fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad533b3f29f33bca5abe0312f3d2fe7a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT6</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a></td></tr>
<tr class="separator:gad533b3f29f33bca5abe0312f3d2fe7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a35ce0e6cde0f153a19b9af730c801"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT7</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a></td></tr>
<tr class="separator:gaa5a35ce0e6cde0f153a19b9af730c801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac82485ebde5f76e720c96c8f14506756"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT8</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a></td></tr>
<tr class="separator:gac82485ebde5f76e720c96c8f14506756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7de5945627e67bda047e0398bb5d0b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT9</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a></td></tr>
<tr class="separator:gae7de5945627e67bda047e0398bb5d0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4969598084444af625d4eb046d21a6b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT10</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a></td></tr>
<tr class="separator:ga4969598084444af625d4eb046d21a6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701fe44026dd9b17c32f94079f40f1e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT11</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a></td></tr>
<tr class="separator:ga701fe44026dd9b17c32f94079f40f1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69fa152c220b1e7807a611f48cd225b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT12</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a></td></tr>
<tr class="separator:ga69fa152c220b1e7807a611f48cd225b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52d56ee98aefbe60c06a179d72853eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT13</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a></td></tr>
<tr class="separator:gaa52d56ee98aefbe60c06a179d72853eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31be5e7df3597ac8bef2dbe415126b35"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT14</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a></td></tr>
<tr class="separator:ga31be5e7df3597ac8bef2dbe415126b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1337c43077e8704118fdda4329cb53"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT15</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a></td></tr>
<tr class="separator:gadd1337c43077e8704118fdda4329cb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3933dd8f4a674072f26acc7cd9fb0613"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT16</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a></td></tr>
<tr class="separator:ga3933dd8f4a674072f26acc7cd9fb0613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58099b920a04f61430f8251c387ec811"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT17</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a></td></tr>
<tr class="separator:ga58099b920a04f61430f8251c387ec811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73a39d9a142ca248386a6035b37aa51"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT18</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</a></td></tr>
<tr class="separator:gac73a39d9a142ca248386a6035b37aa51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47cfabfaaaf3453afad037f2b4ee959d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga47cfabfaaaf3453afad037f2b4ee959d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded47468bc0aade2a8c36333d64a3fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7">EXTI_SWIER_SWIER0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER0_Pos)</td></tr>
<tr class="separator:gaded47468bc0aade2a8c36333d64a3fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7">EXTI_SWIER_SWIER0_Msk</a></td></tr>
<tr class="separator:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf7afd1d1f63c7a76bae06e5c5d86e96"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadf7afd1d1f63c7a76bae06e5c5d86e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b28416d9efdd9464c175f594ff0490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490">EXTI_SWIER_SWIER1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER1_Pos)</td></tr>
<tr class="separator:ga43b28416d9efdd9464c175f594ff0490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490">EXTI_SWIER_SWIER1_Msk</a></td></tr>
<tr class="separator:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc778d2738c9f6b76c560c98c0995c6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6bc778d2738c9f6b76c560c98c0995c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701fc135a83a7a43ca6a977fa51087e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1">EXTI_SWIER_SWIER2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER2_Pos)</td></tr>
<tr class="separator:ga701fc135a83a7a43ca6a977fa51087e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bea1dbaf71e830dd357135524166f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1">EXTI_SWIER_SWIER2_Msk</a></td></tr>
<tr class="separator:ga6bea1dbaf71e830dd357135524166f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadaa259d663aebd65a50639e1907e5c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaaadaa259d663aebd65a50639e1907e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1adab50a513d2ffc1c7ec8c245bb4ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce">EXTI_SWIER_SWIER3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER3_Pos)</td></tr>
<tr class="separator:gaf1adab50a513d2ffc1c7ec8c245bb4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce">EXTI_SWIER_SWIER3_Msk</a></td></tr>
<tr class="separator:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c17eacb283557123595fb08107d9f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga93c17eacb283557123595fb08107d9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb85edd29e2bbdbb0ec3021c8f80e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72">EXTI_SWIER_SWIER4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER4_Pos)</td></tr>
<tr class="separator:ga0cb85edd29e2bbdbb0ec3021c8f80e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72">EXTI_SWIER_SWIER4_Msk</a></td></tr>
<tr class="separator:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626a1b735d1a60ffd3490c307dce91e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga626a1b735d1a60ffd3490c307dce91e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9bb6ac1da4531f229770893e8803226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226">EXTI_SWIER_SWIER5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER5_Pos)</td></tr>
<tr class="separator:gab9bb6ac1da4531f229770893e8803226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b4ace22acacac13ce106b2063a3977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226">EXTI_SWIER_SWIER5_Msk</a></td></tr>
<tr class="separator:gaa5b4ace22acacac13ce106b2063a3977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5de035fe3b407ebd937d15b85bb8a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaac5de035fe3b407ebd937d15b85bb8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga820d4fc8485a8c681dd9deddccf85c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64">EXTI_SWIER_SWIER6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER6_Pos)</td></tr>
<tr class="separator:ga820d4fc8485a8c681dd9deddccf85c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ad0142288597993852e4cf350f61ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64">EXTI_SWIER_SWIER6_Msk</a></td></tr>
<tr class="separator:gad8ad0142288597993852e4cf350f61ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9dd65850bb89ff5205240324494035"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga0d9dd65850bb89ff5205240324494035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac444748417965f0a263e4a3f99c81c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22">EXTI_SWIER_SWIER7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER7_Pos)</td></tr>
<tr class="separator:gac444748417965f0a263e4a3f99c81c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22">EXTI_SWIER_SWIER7_Msk</a></td></tr>
<tr class="separator:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606f473204836b050515446b252877c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga606f473204836b050515446b252877c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584d2b8877c26e45231b2194baba055a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a">EXTI_SWIER_SWIER8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER8_Pos)</td></tr>
<tr class="separator:ga584d2b8877c26e45231b2194baba055a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e83a373926804449d500b115e9090ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a">EXTI_SWIER_SWIER8_Msk</a></td></tr>
<tr class="separator:ga5e83a373926804449d500b115e9090ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7f6e0def3861e207f4affc4f9755d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1d7f6e0def3861e207f4affc4f9755d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b275083074cfd7a32fc9af85b56509b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b">EXTI_SWIER_SWIER9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER9_Pos)</td></tr>
<tr class="separator:ga2b275083074cfd7a32fc9af85b56509b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab102aa929ffe463ffe9f2db651704a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b">EXTI_SWIER_SWIER9_Msk</a></td></tr>
<tr class="separator:gab102aa929ffe463ffe9f2db651704a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5b7316b4b5dde162c9acd4e1d1a441"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaea5b7316b4b5dde162c9acd4e1d1a441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64deb2466771c956d1e912ea09166925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925">EXTI_SWIER_SWIER10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER10_Pos)</td></tr>
<tr class="separator:ga64deb2466771c956d1e912ea09166925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925">EXTI_SWIER_SWIER10_Msk</a></td></tr>
<tr class="separator:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37276792859bdf50b5bc358b78d4fbbd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga37276792859bdf50b5bc358b78d4fbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace4933cca50b04988d34d48c7b659c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3">EXTI_SWIER_SWIER11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER11_Pos)</td></tr>
<tr class="separator:gaace4933cca50b04988d34d48c7b659c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3">EXTI_SWIER_SWIER11_Msk</a></td></tr>
<tr class="separator:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28ccd43920facdbbb974c9e37c40961"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gab28ccd43920facdbbb974c9e37c40961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4daf940040b81b93f70afed1ec62e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1">EXTI_SWIER_SWIER12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER12_Pos)</td></tr>
<tr class="separator:ga7d4daf940040b81b93f70afed1ec62e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d67869db50c848f57633ebf00566539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1">EXTI_SWIER_SWIER12_Msk</a></td></tr>
<tr class="separator:ga5d67869db50c848f57633ebf00566539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73603dbe0418523c2c83957265e7e65d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga73603dbe0418523c2c83957265e7e65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa747f781753f3db0d1731ce24ad4ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd">EXTI_SWIER_SWIER13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER13_Pos)</td></tr>
<tr class="separator:gafa747f781753f3db0d1731ce24ad4ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930a1d03fe3c32bd65a336ccee418826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd">EXTI_SWIER_SWIER13_Msk</a></td></tr>
<tr class="separator:ga930a1d03fe3c32bd65a336ccee418826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4295bced15121047e453c21f0b32c4de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga4295bced15121047e453c21f0b32c4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405d264956ba9e06788545e2ad87413e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e">EXTI_SWIER_SWIER14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER14_Pos)</td></tr>
<tr class="separator:ga405d264956ba9e06788545e2ad87413e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d645db667cd63d1a9b91963c543a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e">EXTI_SWIER_SWIER14_Msk</a></td></tr>
<tr class="separator:gad5d645db667cd63d1a9b91963c543a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3550ed355b125e7e32503596d47d3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gafe3550ed355b125e7e32503596d47d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677582734fb712a69ae2d6fb3a3329b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6">EXTI_SWIER_SWIER15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER15_Pos)</td></tr>
<tr class="separator:ga677582734fb712a69ae2d6fb3a3329b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6">EXTI_SWIER_SWIER15_Msk</a></td></tr>
<tr class="separator:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2a375858bd09f73db412291d9672c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER16_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gabb2a375858bd09f73db412291d9672c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c201ce487fab3e1b835a718ee9f11bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf">EXTI_SWIER_SWIER16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER16_Pos)</td></tr>
<tr class="separator:ga0c201ce487fab3e1b835a718ee9f11bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf">EXTI_SWIER_SWIER16_Msk</a></td></tr>
<tr class="separator:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0e994273bfe6b3bdf630b68c673ce7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga9a0e994273bfe6b3bdf630b68c673ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46bf902143efb4e89c7e20de1ed4f108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108">EXTI_SWIER_SWIER17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER17_Pos)</td></tr>
<tr class="separator:ga46bf902143efb4e89c7e20de1ed4f108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0da944251419887af3a87c86080fb455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108">EXTI_SWIER_SWIER17_Msk</a></td></tr>
<tr class="separator:ga0da944251419887af3a87c86080fb455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf33aa36748aefb6e66d4c2094a94518"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER18_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gabf33aa36748aefb6e66d4c2094a94518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db116e94a090f461d8551591f829002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9db116e94a090f461d8551591f829002">EXTI_SWIER_SWIER18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER18_Pos)</td></tr>
<tr class="separator:ga9db116e94a090f461d8551591f829002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07aefbb7a8a18c9338b49d3b10ff068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9db116e94a090f461d8551591f829002">EXTI_SWIER_SWIER18_Msk</a></td></tr>
<tr class="separator:gab07aefbb7a8a18c9338b49d3b10ff068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72212492fc15f4add39039221fc930e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI0</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a></td></tr>
<tr class="separator:gac72212492fc15f4add39039221fc930e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6effec044086fabbe1ee674f7d6fd8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a></td></tr>
<tr class="separator:gabb6effec044086fabbe1ee674f7d6fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d713c523d05ff9bf5a42f8568c1f45"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a></td></tr>
<tr class="separator:gaa3d713c523d05ff9bf5a42f8568c1f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca91c7f22a9cd37a51ed57419a0c752"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a></td></tr>
<tr class="separator:ga4ca91c7f22a9cd37a51ed57419a0c752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ffd0b4a1679b8812582fdd442dca11b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a></td></tr>
<tr class="separator:ga4ffd0b4a1679b8812582fdd442dca11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b00bc50c98b5ccda290069f553c7302"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI5</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a></td></tr>
<tr class="separator:ga1b00bc50c98b5ccda290069f553c7302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae25872c89a34384821e39692c3d2ed89"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI6</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a></td></tr>
<tr class="separator:gae25872c89a34384821e39692c3d2ed89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a9f4768902be3f7463677ec61f3279d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI7</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a></td></tr>
<tr class="separator:ga2a9f4768902be3f7463677ec61f3279d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f62d60ec7e63c381e1edc98f14f5d2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI8</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a></td></tr>
<tr class="separator:ga37f62d60ec7e63c381e1edc98f14f5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabedf6ed43b670c247bc507ee66576b7a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI9</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a></td></tr>
<tr class="separator:gabedf6ed43b670c247bc507ee66576b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2229844b665717a3b1f2d08c1d256afd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI10</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a></td></tr>
<tr class="separator:ga2229844b665717a3b1f2d08c1d256afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae0eded32a34f28caf0798ba8325c4a1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI11</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a></td></tr>
<tr class="separator:gaae0eded32a34f28caf0798ba8325c4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc754c5830e07924ba9ad55b858a7003"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI12</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a></td></tr>
<tr class="separator:gafc754c5830e07924ba9ad55b858a7003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17fd16d3b44f3834a0bab7ef1c57137"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI13</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a></td></tr>
<tr class="separator:gae17fd16d3b44f3834a0bab7ef1c57137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbdd7f20aa1c168b27e66c542b5ccac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI14</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a></td></tr>
<tr class="separator:ga4cbdd7f20aa1c168b27e66c542b5ccac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga302e4d08f65cf593c642e27c7423ac00"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI15</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a></td></tr>
<tr class="separator:ga302e4d08f65cf593c642e27c7423ac00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c48aed3090f01b7adde780e34a8036"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI16</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a></td></tr>
<tr class="separator:ga82c48aed3090f01b7adde780e34a8036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cee3ef75832cc0a62c46e8c98d536e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI17</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a></td></tr>
<tr class="separator:ga5cee3ef75832cc0a62c46e8c98d536e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae42a559d31de52c5f57713b1cf82b7f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI18</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</a></td></tr>
<tr class="separator:gae42a559d31de52c5f57713b1cf82b7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad67b1832b8c6ebd37c07d774bf7b79c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad67b1832b8c6ebd37c07d774bf7b79c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e52c51a9d888231a788288e42bb8596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596">EXTI_PR_PR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR0_Pos)</td></tr>
<tr class="separator:ga6e52c51a9d888231a788288e42bb8596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596">EXTI_PR_PR0_Msk</a></td></tr>
<tr class="separator:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7adebcc32984cb835d47179d34206eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac7adebcc32984cb835d47179d34206eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ea95730ba8514076cc76945a01d850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850">EXTI_PR_PR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR1_Pos)</td></tr>
<tr class="separator:gaa0ea95730ba8514076cc76945a01d850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850">EXTI_PR_PR1_Msk</a></td></tr>
<tr class="separator:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa65f5976eeb883b977b391e3fbb690"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaefa65f5976eeb883b977b391e3fbb690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa105697635cbab9ccf5f96efc9feec0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d">EXTI_PR_PR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR2_Pos)</td></tr>
<tr class="separator:gaa105697635cbab9ccf5f96efc9feec0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085d2105381752a0aadc9be5a93ea665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d">EXTI_PR_PR2_Msk</a></td></tr>
<tr class="separator:ga085d2105381752a0aadc9be5a93ea665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56d3f9d10fd4c75bf4ba756e3778ea0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad56d3f9d10fd4c75bf4ba756e3778ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe8a3ee648b4cf47f51e435b8644cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee">EXTI_PR_PR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR3_Pos)</td></tr>
<tr class="separator:gacbe8a3ee648b4cf47f51e435b8644cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064dab3e0d5689b92125713100555ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee">EXTI_PR_PR3_Msk</a></td></tr>
<tr class="separator:ga064dab3e0d5689b92125713100555ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58443521d982443a49db3fb2c273f5e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga58443521d982443a49db3fb2c273f5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9465307df267001826deb47a946dab61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61">EXTI_PR_PR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR4_Pos)</td></tr>
<tr class="separator:ga9465307df267001826deb47a946dab61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61">EXTI_PR_PR4_Msk</a></td></tr>
<tr class="separator:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab011cd54f79dd8093ed093c53f9a69f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab011cd54f79dd8093ed093c53f9a69f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b096f7d09eed26b05531f8b0dbe239c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c">EXTI_PR_PR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR5_Pos)</td></tr>
<tr class="separator:ga7b096f7d09eed26b05531f8b0dbe239c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319e167fa6e112061997d9a8d79f02f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c">EXTI_PR_PR5_Msk</a></td></tr>
<tr class="separator:ga319e167fa6e112061997d9a8d79f02f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348bfafc8c5751e74b93c27f2ddce116"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga348bfafc8c5751e74b93c27f2ddce116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae216f090307338513e0c48b792ff4380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380">EXTI_PR_PR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR6_Pos)</td></tr>
<tr class="separator:gae216f090307338513e0c48b792ff4380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f47cd1f602692258985784ed5e8e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380">EXTI_PR_PR6_Msk</a></td></tr>
<tr class="separator:gaf6f47cd1f602692258985784ed5e8e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fd7463743a65921d47e3e888e22fbf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga41fd7463743a65921d47e3e888e22fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bf1c350de28d01e9d252a2a7907a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c">EXTI_PR_PR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR7_Pos)</td></tr>
<tr class="separator:ga81bf1c350de28d01e9d252a2a7907a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c">EXTI_PR_PR7_Msk</a></td></tr>
<tr class="separator:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e264ce486fde316beef4d01b07377d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga06e264ce486fde316beef4d01b07377d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf15f6df00912ea82ed99154c1824543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543">EXTI_PR_PR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR8_Pos)</td></tr>
<tr class="separator:gabf15f6df00912ea82ed99154c1824543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543">EXTI_PR_PR8_Msk</a></td></tr>
<tr class="separator:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74df770efeeac2a51b21229994b265e8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga74df770efeeac2a51b21229994b265e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c48dd0cba2bfc3f1cbae965d145019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019">EXTI_PR_PR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR9_Pos)</td></tr>
<tr class="separator:gaf5c48dd0cba2bfc3f1cbae965d145019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fcc64f03d79af531febc077f45c48eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019">EXTI_PR_PR9_Msk</a></td></tr>
<tr class="separator:ga2fcc64f03d79af531febc077f45c48eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f38ede7f65d599654716b9c70119997"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga3f38ede7f65d599654716b9c70119997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19900075592fba3fc4a6641c5a44a4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4">EXTI_PR_PR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR10_Pos)</td></tr>
<tr class="separator:ga19900075592fba3fc4a6641c5a44a4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef8e9c691b95763007ed228e98fa108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4">EXTI_PR_PR10_Msk</a></td></tr>
<tr class="separator:ga1ef8e9c691b95763007ed228e98fa108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b7515b407f5831dc120540379ab0ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf0b7515b407f5831dc120540379ab0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e7dba5b45bb3fa090607a33ea4b4b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7">EXTI_PR_PR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR11_Pos)</td></tr>
<tr class="separator:ga80e7dba5b45bb3fa090607a33ea4b4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7">EXTI_PR_PR11_Msk</a></td></tr>
<tr class="separator:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe319cbf2bf25f1854993b7e9a88c02e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gabe319cbf2bf25f1854993b7e9a88c02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a607029be3ca6159090afbf66b84d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88">EXTI_PR_PR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR12_Pos)</td></tr>
<tr class="separator:ga0a607029be3ca6159090afbf66b84d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a68025056b8c84bb13635af5e2a07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88">EXTI_PR_PR12_Msk</a></td></tr>
<tr class="separator:gae1a68025056b8c84bb13635af5e2a07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74c6b6143b3874744573c9ab8f30f65"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaa74c6b6143b3874744573c9ab8f30f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b3cd3e008be5d766a085378dbde61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e">EXTI_PR_PR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR13_Pos)</td></tr>
<tr class="separator:ga46b3cd3e008be5d766a085378dbde61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3471c79d5b19813785387504a1a5f0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e">EXTI_PR_PR13_Msk</a></td></tr>
<tr class="separator:ga3471c79d5b19813785387504a1a5f0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada52a67e5e44c06a2e40c3d4c721b345"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gada52a67e5e44c06a2e40c3d4c721b345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845983f32b8eccfafede2ece6a9371a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1">EXTI_PR_PR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR14_Pos)</td></tr>
<tr class="separator:ga845983f32b8eccfafede2ece6a9371a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5396ec2dbbee9d7585224fa12273598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1">EXTI_PR_PR14_Msk</a></td></tr>
<tr class="separator:gae5396ec2dbbee9d7585224fa12273598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d396fd4e0a34ebb0d44d2eb53daa753"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga9d396fd4e0a34ebb0d44d2eb53daa753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac665a7df31dbb829ee5e8c92b35d1e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94">EXTI_PR_PR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR15_Pos)</td></tr>
<tr class="separator:gac665a7df31dbb829ee5e8c92b35d1e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149f9d9d6c1aab867734b59db1117c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94">EXTI_PR_PR15_Msk</a></td></tr>
<tr class="separator:ga149f9d9d6c1aab867734b59db1117c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71810ea68a9e4297e245dacdfe77855a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR16_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga71810ea68a9e4297e245dacdfe77855a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1577079526c7f1959e2e0c6c3dd8a4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4">EXTI_PR_PR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR16_Pos)</td></tr>
<tr class="separator:ga1577079526c7f1959e2e0c6c3dd8a4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47e5b07d5a407198e09f05262f18bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4">EXTI_PR_PR16_Msk</a></td></tr>
<tr class="separator:gaa47e5b07d5a407198e09f05262f18bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c42d3340997c553862f81db64944af9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga6c42d3340997c553862f81db64944af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b0021b076cb2e50a546abdc74ff497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497">EXTI_PR_PR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR17_Pos)</td></tr>
<tr class="separator:ga60b0021b076cb2e50a546abdc74ff497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497">EXTI_PR_PR17_Msk</a></td></tr>
<tr class="separator:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65cfa57b6c19a9a31eb05adfbb24399a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR18_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga65cfa57b6c19a9a31eb05adfbb24399a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09184330e3d3e7839d58dec6b07c284a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09184330e3d3e7839d58dec6b07c284a">EXTI_PR_PR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR18_Pos)</td></tr>
<tr class="separator:ga09184330e3d3e7839d58dec6b07c284a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541810a93fbf4cdd9b39f2717f37240d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09184330e3d3e7839d58dec6b07c284a">EXTI_PR_PR18_Msk</a></td></tr>
<tr class="separator:ga541810a93fbf4cdd9b39f2717f37240d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e61172594497bc98d7618afda5d1a5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF0</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a></td></tr>
<tr class="separator:ga94e61172594497bc98d7618afda5d1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1fa1e26581323fb92a102129fea6cc1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a></td></tr>
<tr class="separator:gab1fa1e26581323fb92a102129fea6cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c614636ea1ba38b2c5fa6d727de719"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a></td></tr>
<tr class="separator:ga62c614636ea1ba38b2c5fa6d727de719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf21c846e3ed8d01562a48f379e94cf5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a></td></tr>
<tr class="separator:gadf21c846e3ed8d01562a48f379e94cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb25dc53dd6e1ebcb9ff3eb122bafaa1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a></td></tr>
<tr class="separator:gacb25dc53dd6e1ebcb9ff3eb122bafaa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5681c77b17cfd664ac859e8dcdaf853"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF5</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a></td></tr>
<tr class="separator:gab5681c77b17cfd664ac859e8dcdaf853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926d0d098708c4604d50724479f53722"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF6</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a></td></tr>
<tr class="separator:ga926d0d098708c4604d50724479f53722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396a95873380107e44ea8ebf3917101b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF7</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a></td></tr>
<tr class="separator:ga396a95873380107e44ea8ebf3917101b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768906e566332933fbafc3be7a0ec316"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF8</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a></td></tr>
<tr class="separator:ga768906e566332933fbafc3be7a0ec316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d00763abbc7e4aa5fde5cf870c561e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF9</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a></td></tr>
<tr class="separator:ga4d00763abbc7e4aa5fde5cf870c561e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad274c8176debfe13d12966bebd962150"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF10</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a></td></tr>
<tr class="separator:gad274c8176debfe13d12966bebd962150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4dbd010478228eee7a8d9ddb24f392"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF11</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a></td></tr>
<tr class="separator:gabc4dbd010478228eee7a8d9ddb24f392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ffb168354d0bccb1cd18ad9e4067cc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF12</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a></td></tr>
<tr class="separator:ga29ffb168354d0bccb1cd18ad9e4067cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab22f9bfde0a01c8bc453dc6e18625a50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF13</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a></td></tr>
<tr class="separator:gab22f9bfde0a01c8bc453dc6e18625a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc8ed2cb4b1c30b77931d9303954e04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF14</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a></td></tr>
<tr class="separator:ga7cc8ed2cb4b1c30b77931d9303954e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7333aceaf98ecd5d07b612fb06b602bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF15</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a></td></tr>
<tr class="separator:ga7333aceaf98ecd5d07b612fb06b602bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad809b47b726068ccbb2ea7c1ed72c193"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF16</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a></td></tr>
<tr class="separator:gad809b47b726068ccbb2ea7c1ed72c193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00422cb319a203bb176a9b0f81ca1580"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF17</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a></td></tr>
<tr class="separator:ga00422cb319a203bb176a9b0f81ca1580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa691ceb6822f92028c354d6ee6e9c51e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF18</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</a></td></tr>
<tr class="separator:gaa691ceb6822f92028c354d6ee6e9c51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087ec211a08c8241dad366d1785cda52"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga087ec211a08c8241dad366d1785cda52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7fb0e497398daa1cc4d02ada0eae4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d">DMA_ISR_GIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_GIF1_Pos)</td></tr>
<tr class="separator:ga0b7fb0e497398daa1cc4d02ada0eae4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3475228c998897d0f408a4c5da066186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d">DMA_ISR_GIF1_Msk</a></td></tr>
<tr class="separator:ga3475228c998897d0f408a4c5da066186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac085bfd33abd74b8fea8fdb2c0d50281"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac085bfd33abd74b8fea8fdb2c0d50281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29314e2049064fc12ddbd114b0f2cbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb">DMA_ISR_TCIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TCIF1_Pos)</td></tr>
<tr class="separator:ga29314e2049064fc12ddbd114b0f2cbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1522414af27c7fff2cc27edac1d680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb">DMA_ISR_TCIF1_Msk</a></td></tr>
<tr class="separator:ga1a1522414af27c7fff2cc27edac1d680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadca211fa8d7b7129ebee6385bfe3c74b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF1_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadca211fa8d7b7129ebee6385bfe3c74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31cf7d467ec0d235311f50e8d8162295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295">DMA_ISR_HTIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_HTIF1_Pos)</td></tr>
<tr class="separator:ga31cf7d467ec0d235311f50e8d8162295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f83359698adf05854b55705f78d8a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295">DMA_ISR_HTIF1_Msk</a></td></tr>
<tr class="separator:ga5f83359698adf05854b55705f78d8a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b01017e80e2ef95bf33e48cd5f1c464"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF1_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga0b01017e80e2ef95bf33e48cd5f1c464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5ca21ac0d204814ea8a873071ecfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8">DMA_ISR_TEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TEIF1_Pos)</td></tr>
<tr class="separator:ga8c5ca21ac0d204814ea8a873071ecfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8">DMA_ISR_TEIF1_Msk</a></td></tr>
<tr class="separator:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0012c596aa1189cfe65548fe251335ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF2_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga0012c596aa1189cfe65548fe251335ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac75a526c8aac9bdfaf3db0290f0781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781">DMA_ISR_GIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_GIF2_Pos)</td></tr>
<tr class="separator:ga9ac75a526c8aac9bdfaf3db0290f0781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fa823dbb15b829621961efc60d6a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781">DMA_ISR_GIF2_Msk</a></td></tr>
<tr class="separator:ga44fa823dbb15b829621961efc60d6a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab069ba1399d2868037f766a08dbe1e4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF2_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab069ba1399d2868037f766a08dbe1e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cba5cd2bbdf76f4206143c0c18e61d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6">DMA_ISR_TCIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TCIF2_Pos)</td></tr>
<tr class="separator:ga2cba5cd2bbdf76f4206143c0c18e61d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631741eb4843eda3578808a3d8b527b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6">DMA_ISR_TCIF2_Msk</a></td></tr>
<tr class="separator:ga631741eb4843eda3578808a3d8b527b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad85456b2273dd7dfbb08fe92ac61b1e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF2_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad85456b2273dd7dfbb08fe92ac61b1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9ae1424366d705993a2de8cdbf3400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400">DMA_ISR_HTIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_HTIF2_Pos)</td></tr>
<tr class="separator:ga2c9ae1424366d705993a2de8cdbf3400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee1947aef188f437f37d3ff444f8646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400">DMA_ISR_HTIF2_Msk</a></td></tr>
<tr class="separator:ga8ee1947aef188f437f37d3ff444f8646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cdbf8d2aa171d79890a087f1c43dbd6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF2_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga0cdbf8d2aa171d79890a087f1c43dbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50a2f5189928f8033af127152c40bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2">DMA_ISR_TEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TEIF2_Pos)</td></tr>
<tr class="separator:gaa50a2f5189928f8033af127152c40bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2">DMA_ISR_TEIF2_Msk</a></td></tr>
<tr class="separator:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54fef9be564548137ad7c2445b20c335"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF3_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga54fef9be564548137ad7c2445b20c335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888129f3fae78a9763597f14b7a48a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71">DMA_ISR_GIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_GIF3_Pos)</td></tr>
<tr class="separator:ga888129f3fae78a9763597f14b7a48a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71">DMA_ISR_GIF3_Msk</a></td></tr>
<tr class="separator:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1479bcdda36f67b6337b034b920fc6d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF3_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf1479bcdda36f67b6337b034b920fc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga434871909597255878953a0e27b1a432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432">DMA_ISR_TCIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TCIF3_Pos)</td></tr>
<tr class="separator:ga434871909597255878953a0e27b1a432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28664595df654d9d8052fb6f9cc48495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432">DMA_ISR_TCIF3_Msk</a></td></tr>
<tr class="separator:ga28664595df654d9d8052fb6f9cc48495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126264bff9e43ab1e8f833762fe83c1d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF3_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga126264bff9e43ab1e8f833762fe83c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a268abeee7a69bc3ee0f1f0a420fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0">DMA_ISR_HTIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_HTIF3_Pos)</td></tr>
<tr class="separator:ga40a268abeee7a69bc3ee0f1f0a420fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0">DMA_ISR_HTIF3_Msk</a></td></tr>
<tr class="separator:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248a455a5f3c5fee0cc45ab365d7b516"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF3_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga248a455a5f3c5fee0cc45ab365d7b516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad915d8bae703b9a1cd7a9a4ed4fd4389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389">DMA_ISR_TEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TEIF3_Pos)</td></tr>
<tr class="separator:gad915d8bae703b9a1cd7a9a4ed4fd4389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624379143a2535d7a60d87d59834d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389">DMA_ISR_TEIF3_Msk</a></td></tr>
<tr class="separator:gaa624379143a2535d7a60d87d59834d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a333a9204a12b733075b76fe405e073"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF4_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga3a333a9204a12b733075b76fe405e073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1229ea1ac5c5284e8549f50019a6d7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9">DMA_ISR_GIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_GIF4_Pos)</td></tr>
<tr class="separator:ga1229ea1ac5c5284e8549f50019a6d7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f69823d44810c353af1f0a89eaf180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9">DMA_ISR_GIF4_Msk</a></td></tr>
<tr class="separator:gaf4f69823d44810c353af1f0a89eaf180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c55dfd31b2060f1fb68338588a859e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF4_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga29c55dfd31b2060f1fb68338588a859e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542e49d2553c1157e974dea31e518512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512">DMA_ISR_TCIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TCIF4_Pos)</td></tr>
<tr class="separator:ga542e49d2553c1157e974dea31e518512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512">DMA_ISR_TCIF4_Msk</a></td></tr>
<tr class="separator:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa14ca3e688cfacb5f01b8e236b2dc8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF4_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2fa14ca3e688cfacb5f01b8e236b2dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa109d5a133cd65d183be685a163647d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6">DMA_ISR_HTIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_HTIF4_Pos)</td></tr>
<tr class="separator:gaa109d5a133cd65d183be685a163647d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684cf326c770f1ab21c604a5f62907ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6">DMA_ISR_HTIF4_Msk</a></td></tr>
<tr class="separator:ga684cf326c770f1ab21c604a5f62907ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5a506abd056cdecd143aa6b453a3c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF4_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4d5a506abd056cdecd143aa6b453a3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e569fd8008285c7aa126ddf890c54f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4">DMA_ISR_TEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TEIF4_Pos)</td></tr>
<tr class="separator:ga4e569fd8008285c7aa126ddf890c54f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fcc1471918f3e7b293b2d825177253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4">DMA_ISR_TEIF4_Msk</a></td></tr>
<tr class="separator:ga12fcc1471918f3e7b293b2d825177253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2a17e91ebc38899d49756cb90bf4ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF5_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaaf2a17e91ebc38899d49756cb90bf4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169d06cc9417604632ffa031928f358c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c">DMA_ISR_GIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_GIF5_Pos)</td></tr>
<tr class="separator:ga169d06cc9417604632ffa031928f358c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c">DMA_ISR_GIF5_Msk</a></td></tr>
<tr class="separator:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3df7a4b5b5522c858efb983e147e521"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF5_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaa3df7a4b5b5522c858efb983e147e521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473fad688ae2575d0b4ab15264175f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e">DMA_ISR_TCIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TCIF5_Pos)</td></tr>
<tr class="separator:ga473fad688ae2575d0b4ab15264175f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e">DMA_ISR_TCIF5_Msk</a></td></tr>
<tr class="separator:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9052b436400d7e915f8f5bfff90f90e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF5_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga9052b436400d7e915f8f5bfff90f90e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b0a9aa745af883265f25aa38cfe7fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4">DMA_ISR_HTIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_HTIF5_Pos)</td></tr>
<tr class="separator:ga2b0a9aa745af883265f25aa38cfe7fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4">DMA_ISR_HTIF5_Msk</a></td></tr>
<tr class="separator:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c21cfd99b9042aae0c09646f194400d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF5_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga6c21cfd99b9042aae0c09646f194400d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab126644e992e1bef28e92be896ed1fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1">DMA_ISR_TEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TEIF5_Pos)</td></tr>
<tr class="separator:gab126644e992e1bef28e92be896ed1fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1">DMA_ISR_TEIF5_Msk</a></td></tr>
<tr class="separator:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4eabd1be5d69031f89e738b5c74b67"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF6_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gadf4eabd1be5d69031f89e738b5c74b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf020c2884b4b0cdb989a03444bfc73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e">DMA_ISR_GIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_GIF6_Pos)</td></tr>
<tr class="separator:gabf020c2884b4b0cdb989a03444bfc73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e">DMA_ISR_GIF6_Msk</a></td></tr>
<tr class="separator:gac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a0e94ffea3d92ae1dc0eb5747cecc1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF6_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga51a0e94ffea3d92ae1dc0eb5747cecc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bbc2f4cd53304a1205bd7ee0815bb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62">DMA_ISR_TCIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TCIF6_Pos)</td></tr>
<tr class="separator:ga8bbc2f4cd53304a1205bd7ee0815bb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d76395cf6c6ef50e05c96d7ae723058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62">DMA_ISR_TCIF6_Msk</a></td></tr>
<tr class="separator:ga2d76395cf6c6ef50e05c96d7ae723058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04cbdca367113e9af5ded68c90e8523"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF6_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gae04cbdca367113e9af5ded68c90e8523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0a1c7f7eb939ef3c23e5bbf3df6dd90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90">DMA_ISR_HTIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_HTIF6_Pos)</td></tr>
<tr class="separator:gac0a1c7f7eb939ef3c23e5bbf3df6dd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b6d9787aeff76a51581d9488b4604f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90">DMA_ISR_HTIF6_Msk</a></td></tr>
<tr class="separator:ga41b6d9787aeff76a51581d9488b4604f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963d5205894b028565a3845600f4ffd6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF6_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga963d5205894b028565a3845600f4ffd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddb0950434096cb39a761f9cc2f1f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e">DMA_ISR_TEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TEIF6_Pos)</td></tr>
<tr class="separator:gadddb0950434096cb39a761f9cc2f1f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47d914969922381708ae06c1c71123a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e">DMA_ISR_TEIF6_Msk</a></td></tr>
<tr class="separator:gae47d914969922381708ae06c1c71123a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e8c37f4c5e50c523965acdd6fb68407"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF7_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga6e8c37f4c5e50c523965acdd6fb68407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf1e2d659efe7036b98c32743da70fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb">DMA_ISR_GIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_GIF7_Pos)</td></tr>
<tr class="separator:gaddf1e2d659efe7036b98c32743da70fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86f178e879b2d8ceeea351e4750272dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb">DMA_ISR_GIF7_Msk</a></td></tr>
<tr class="separator:ga86f178e879b2d8ceeea351e4750272dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf045c89aa989b77cd4a81d5995a35350"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF7_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaf045c89aa989b77cd4a81d5995a35350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a70e344cc5c4ef3973c0aabec11a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02">DMA_ISR_TCIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TCIF7_Pos)</td></tr>
<tr class="separator:ga16a70e344cc5c4ef3973c0aabec11a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4528af54928542c09502c01827418732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02">DMA_ISR_TCIF7_Msk</a></td></tr>
<tr class="separator:ga4528af54928542c09502c01827418732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797a964a31272c1fcab6b10f248f01b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF7_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga797a964a31272c1fcab6b10f248f01b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5b77f87a8292a16891e424759e92da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da">DMA_ISR_HTIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_HTIF7_Pos)</td></tr>
<tr class="separator:gaea5b77f87a8292a16891e424759e92da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da">DMA_ISR_HTIF7_Msk</a></td></tr>
<tr class="separator:ga769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206b3332efbd7d8fdd094e791de94812"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF7_Pos</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga206b3332efbd7d8fdd094e791de94812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf0c9b3644d220947be34de82ae99cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde">DMA_ISR_TEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TEIF7_Pos)</td></tr>
<tr class="separator:gaaf0c9b3644d220947be34de82ae99cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8333b3c78b7d0a07bd4b1e91e902b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde">DMA_ISR_TEIF7_Msk</a></td></tr>
<tr class="separator:gaf8333b3c78b7d0a07bd4b1e91e902b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384a232196033f388924f3f598f63777"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga384a232196033f388924f3f598f63777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81339ca59945af094e77a64b662a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a">DMA_IFCR_CGIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CGIF1_Pos)</td></tr>
<tr class="separator:gaafca81339ca59945af094e77a64b662a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ad797334d9fb70750ace14b16e0122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a">DMA_IFCR_CGIF1_Msk</a></td></tr>
<tr class="separator:ga75ad797334d9fb70750ace14b16e0122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4602952d83692098965c92eb075ba8f2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4602952d83692098965c92eb075ba8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad220bbe162cb8ddb8e73cbb535546893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893">DMA_IFCR_CTCIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTCIF1_Pos)</td></tr>
<tr class="separator:gad220bbe162cb8ddb8e73cbb535546893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60085fa798cf77f80365839e7d88c8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893">DMA_IFCR_CTCIF1_Msk</a></td></tr>
<tr class="separator:ga60085fa798cf77f80365839e7d88c8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429ea8f924228f3c9c769a1dd10fccd2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF1_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga429ea8f924228f3c9c769a1dd10fccd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93362ac1d0ec5c893aa665656f3833c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4">DMA_IFCR_CHTIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CHTIF1_Pos)</td></tr>
<tr class="separator:ga93362ac1d0ec5c893aa665656f3833c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e9aa2475130fbf63db304ceea019eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4">DMA_IFCR_CHTIF1_Msk</a></td></tr>
<tr class="separator:ga66e9aa2475130fbf63db304ceea019eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae398bd469325b42df8d631c2c7648c03"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF1_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae398bd469325b42df8d631c2c7648c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f46e33af7bcd81267658ad0887f2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5">DMA_IFCR_CTEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTEIF1_Pos)</td></tr>
<tr class="separator:gac4f46e33af7bcd81267658ad0887f2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989699cace2fa87efa867b825c1deb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5">DMA_IFCR_CTEIF1_Msk</a></td></tr>
<tr class="separator:ga989699cace2fa87efa867b825c1deb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a87eeb6e68e40c01607eb3055b2c802"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF2_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1a87eeb6e68e40c01607eb3055b2c802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71192de2619477e600004737575fdadd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd">DMA_IFCR_CGIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CGIF2_Pos)</td></tr>
<tr class="separator:ga71192de2619477e600004737575fdadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd">DMA_IFCR_CGIF2_Msk</a></td></tr>
<tr class="separator:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd856f903bc2bb83b5e33bdcfbb72a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF2_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gacfd856f903bc2bb83b5e33bdcfbb72a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c49b9f3a3f134f771e34ee9dbf54b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a">DMA_IFCR_CTCIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTCIF2_Pos)</td></tr>
<tr class="separator:ga6c49b9f3a3f134f771e34ee9dbf54b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8505b947a04834750e164dc320dfae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a">DMA_IFCR_CTCIF2_Msk</a></td></tr>
<tr class="separator:ga8505b947a04834750e164dc320dfae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae42f9ec920fc45409fca256fc1c094"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF2_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5ae42f9ec920fc45409fca256fc1c094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2526b7323a7b8b1e57b0a2d421ade04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04">DMA_IFCR_CHTIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CHTIF2_Pos)</td></tr>
<tr class="separator:gab2526b7323a7b8b1e57b0a2d421ade04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04">DMA_IFCR_CHTIF2_Msk</a></td></tr>
<tr class="separator:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c81071e0ad5e28ca23e87a3bef63f78"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF2_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga2c81071e0ad5e28ca23e87a3bef63f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4739de2a7cb002b64c620a8c96fac104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104">DMA_IFCR_CTEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTEIF2_Pos)</td></tr>
<tr class="separator:ga4739de2a7cb002b64c620a8c96fac104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104">DMA_IFCR_CTEIF2_Msk</a></td></tr>
<tr class="separator:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8abc8c7851622f66870e25e698befa2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF3_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae8abc8c7851622f66870e25e698befa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga629d1c4d7f7168ce1f41f76461033705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705">DMA_IFCR_CGIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CGIF3_Pos)</td></tr>
<tr class="separator:ga629d1c4d7f7168ce1f41f76461033705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d98e88c334091e20e931372646a6b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705">DMA_IFCR_CGIF3_Msk</a></td></tr>
<tr class="separator:ga0d98e88c334091e20e931372646a6b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa340e56f4bfd8bf669b3cb636940a21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF3_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafa340e56f4bfd8bf669b3cb636940a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2127474579593af9d87b1407265d2fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0">DMA_IFCR_CTCIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTCIF3_Pos)</td></tr>
<tr class="separator:ga2127474579593af9d87b1407265d2fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0">DMA_IFCR_CTCIF3_Msk</a></td></tr>
<tr class="separator:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9188b1e168f052779be66773b2132d6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF3_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaa9188b1e168f052779be66773b2132d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3e461cfd535f48d2d99f0c824966d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f">DMA_IFCR_CHTIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CHTIF3_Pos)</td></tr>
<tr class="separator:gab3e461cfd535f48d2d99f0c824966d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f">DMA_IFCR_CHTIF3_Msk</a></td></tr>
<tr class="separator:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57eb58cc21d13c4e954049cffe43853a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF3_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga57eb58cc21d13c4e954049cffe43853a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28803defcca6317abbaeccc5605cf8b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3">DMA_IFCR_CTEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTEIF3_Pos)</td></tr>
<tr class="separator:ga28803defcca6317abbaeccc5605cf8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bad79f1ae37b69b048834808e8d067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3">DMA_IFCR_CTEIF3_Msk</a></td></tr>
<tr class="separator:ga59bad79f1ae37b69b048834808e8d067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4c91830b4d46fcd53d414a91735273"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF4_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaad4c91830b4d46fcd53d414a91735273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga559688e76f9ea0d0097398dfc1675e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87">DMA_IFCR_CGIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CGIF4_Pos)</td></tr>
<tr class="separator:ga559688e76f9ea0d0097398dfc1675e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73d22139e4567c89e2afcb4aef71104c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87">DMA_IFCR_CGIF4_Msk</a></td></tr>
<tr class="separator:ga73d22139e4567c89e2afcb4aef71104c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f092ea2c52ba0b5137c06702776f95"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF4_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga44f092ea2c52ba0b5137c06702776f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5a73a1c30d08e5d638983c71a7a11c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c">DMA_IFCR_CTCIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTCIF4_Pos)</td></tr>
<tr class="separator:ga8d5a73a1c30d08e5d638983c71a7a11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b431fd4e034f8333e44594712f75eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c">DMA_IFCR_CTCIF4_Msk</a></td></tr>
<tr class="separator:ga34b431fd4e034f8333e44594712f75eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8373c904a0574577398d22fe2d1872"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF4_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga8a8373c904a0574577398d22fe2d1872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f626bff6ed0977787a137db9e5bf8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3">DMA_IFCR_CHTIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CHTIF4_Pos)</td></tr>
<tr class="separator:ga9f626bff6ed0977787a137db9e5bf8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950664b81ec2d4d843f89ef102107d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3">DMA_IFCR_CHTIF4_Msk</a></td></tr>
<tr class="separator:ga950664b81ec2d4d843f89ef102107d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cfe132853ae9bea3b745104f6c6bf7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF4_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga30cfe132853ae9bea3b745104f6c6bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4822afffc3effe5915ef34bd2b63a544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544">DMA_IFCR_CTEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTEIF4_Pos)</td></tr>
<tr class="separator:ga4822afffc3effe5915ef34bd2b63a544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544">DMA_IFCR_CTEIF4_Msk</a></td></tr>
<tr class="separator:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3885a548a01240f4b093215c9940ef70"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF5_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga3885a548a01240f4b093215c9940ef70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbcd140135e230eb7269bc76765d382a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a">DMA_IFCR_CGIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CGIF5_Pos)</td></tr>
<tr class="separator:gabbcd140135e230eb7269bc76765d382a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943245d2a8300854d53fd07bb957a6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a">DMA_IFCR_CGIF5_Msk</a></td></tr>
<tr class="separator:ga943245d2a8300854d53fd07bb957a6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacccd6618430fcc0515973f1335ea1cd7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF5_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gacccd6618430fcc0515973f1335ea1cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f172003a70896fc632ee13e577bc684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684">DMA_IFCR_CTCIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTCIF5_Pos)</td></tr>
<tr class="separator:ga6f172003a70896fc632ee13e577bc684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684">DMA_IFCR_CTCIF5_Msk</a></td></tr>
<tr class="separator:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ff720ba13ea5f68b85d13cf881798a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF5_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac4ff720ba13ea5f68b85d13cf881798a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ead1ae728d11546c609a4b3258a43cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd">DMA_IFCR_CHTIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CHTIF5_Pos)</td></tr>
<tr class="separator:ga5ead1ae728d11546c609a4b3258a43cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c23c727a4dbbc45a356c8418299275d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd">DMA_IFCR_CHTIF5_Msk</a></td></tr>
<tr class="separator:ga3c23c727a4dbbc45a356c8418299275d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f212a62195d09ebbdfcdf2811a3798a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF5_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga9f212a62195d09ebbdfcdf2811a3798a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2c3111dd90e84f62722510e32697e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4">DMA_IFCR_CTEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTEIF5_Pos)</td></tr>
<tr class="separator:ga9f2c3111dd90e84f62722510e32697e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4">DMA_IFCR_CTEIF5_Msk</a></td></tr>
<tr class="separator:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65947a2b4d94e4d611a087a9a9d26069"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF6_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga65947a2b4d94e4d611a087a9a9d26069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1c47744a404b385329674a94579b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d">DMA_IFCR_CGIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CGIF6_Pos)</td></tr>
<tr class="separator:ga0f1c47744a404b385329674a94579b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc61098c5cf9a7d53ddcb155e34c984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d">DMA_IFCR_CGIF6_Msk</a></td></tr>
<tr class="separator:ga7fc61098c5cf9a7d53ddcb155e34c984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e93900522ede13863a0419ebedc67e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF6_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga94e93900522ede13863a0419ebedc67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0a844b994d2de4e44b2666d3ee4020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020">DMA_IFCR_CTCIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTCIF6_Pos)</td></tr>
<tr class="separator:ga5a0a844b994d2de4e44b2666d3ee4020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3dca486df2f235aac8f3975f5f4ab75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020">DMA_IFCR_CTCIF6_Msk</a></td></tr>
<tr class="separator:gac3dca486df2f235aac8f3975f5f4ab75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f0d87ce3ac10330dc041aba3a26476"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF6_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga93f0d87ce3ac10330dc041aba3a26476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1313e55a28937bdd073af20eb2d3cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb">DMA_IFCR_CHTIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CHTIF6_Pos)</td></tr>
<tr class="separator:ga2b1313e55a28937bdd073af20eb2d3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67273db02ffd8f2bfe0a5c93e9282a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb">DMA_IFCR_CHTIF6_Msk</a></td></tr>
<tr class="separator:gae67273db02ffd8f2bfe0a5c93e9282a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55707c4ab09e3bb7905a7ccd9e15cb02"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF6_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga55707c4ab09e3bb7905a7ccd9e15cb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47f9c6315d0d006a4e8ea49508114c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0">DMA_IFCR_CTEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTEIF6_Pos)</td></tr>
<tr class="separator:gaa47f9c6315d0d006a4e8ea49508114c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e523c5cbf5594ffe8540c317bce6933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0">DMA_IFCR_CTEIF6_Msk</a></td></tr>
<tr class="separator:ga1e523c5cbf5594ffe8540c317bce6933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191c8a88496206410e22515c1dc8f726"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF7_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga191c8a88496206410e22515c1dc8f726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6efd58f74d49c8fa034d52a38f5649ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6efd58f74d49c8fa034d52a38f5649ed">DMA_IFCR_CGIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CGIF7_Pos)</td></tr>
<tr class="separator:ga6efd58f74d49c8fa034d52a38f5649ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad9f01dfeb289156448f5a5a0ad54099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6efd58f74d49c8fa034d52a38f5649ed">DMA_IFCR_CGIF7_Msk</a></td></tr>
<tr class="separator:gaad9f01dfeb289156448f5a5a0ad54099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00709a6aa2ad9e2a2bd93ecaea62a47b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF7_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga00709a6aa2ad9e2a2bd93ecaea62a47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50594831aa1c987fae982c611a9e15fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50594831aa1c987fae982c611a9e15fc">DMA_IFCR_CTCIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTCIF7_Pos)</td></tr>
<tr class="separator:ga50594831aa1c987fae982c611a9e15fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26181e8c2bd1fddc1e774cb7b621e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50594831aa1c987fae982c611a9e15fc">DMA_IFCR_CTCIF7_Msk</a></td></tr>
<tr class="separator:gac26181e8c2bd1fddc1e774cb7b621e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03149a3b9b879b9f8ad6ba03021df818"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF7_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga03149a3b9b879b9f8ad6ba03021df818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394b27f69e703bd1dc9a9f33a37a990d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394b27f69e703bd1dc9a9f33a37a990d">DMA_IFCR_CHTIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CHTIF7_Pos)</td></tr>
<tr class="separator:ga394b27f69e703bd1dc9a9f33a37a990d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7378f7a26730bfd5c950b7c7efb9272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga394b27f69e703bd1dc9a9f33a37a990d">DMA_IFCR_CHTIF7_Msk</a></td></tr>
<tr class="separator:gaa7378f7a26730bfd5c950b7c7efb9272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61cdda5706c58ca9294f1457576c3d87"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF7_Pos</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga61cdda5706c58ca9294f1457576c3d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a126a30edb722263251fe5d0ceae6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85a126a30edb722263251fe5d0ceae6c">DMA_IFCR_CTEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTEIF7_Pos)</td></tr>
<tr class="separator:ga85a126a30edb722263251fe5d0ceae6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4076bf1ed67fb39d4a0175e5943d5f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85a126a30edb722263251fe5d0ceae6c">DMA_IFCR_CTEIF7_Msk</a></td></tr>
<tr class="separator:ga4076bf1ed67fb39d4a0175e5943d5f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4112f52d39f2b8046af889c49c504c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_EN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7f4112f52d39f2b8046af889c49c504c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c98f3e087f4c044397cfd2d7e5ce7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af">DMA_CCR_EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_CCR_EN_Pos)</td></tr>
<tr class="separator:ga6c98f3e087f4c044397cfd2d7e5ce7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababa3817d21a78079be76bc26b2c10f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af">DMA_CCR_EN_Msk</a></td></tr>
<tr class="separator:gababa3817d21a78079be76bc26b2c10f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3b07726862ce6f3a0007de1553330a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_TCIE_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabe3b07726862ce6f3a0007de1553330a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef79d2345bc6bf22d465e0c8ef3592e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0">DMA_CCR_TCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_CCR_TCIE_Pos)</td></tr>
<tr class="separator:gaef79d2345bc6bf22d465e0c8ef3592e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba9cd82cab0cca23de038e946f81c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0">DMA_CCR_TCIE_Msk</a></td></tr>
<