Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Oct 09 16:55:38 2018
| Host         : Hust053 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MainSystem_timing_summary_routed.rpt -rpx MainSystem_timing_summary_routed.rpx
| Design       : MainSystem
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: flag1_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flag2_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.575       -8.292                     35                  228        0.203        0.000                      0                  228        4.500        0.000                       0                   154  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.575       -8.292                     35                  228        0.203        0.000                      0                  228        4.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           35  Failing Endpoints,  Worst Slack       -0.575ns,  Total Violation       -8.292ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.575ns  (required time - arrival time)
  Source:                 now_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.550ns  (logic 1.268ns (22.847%)  route 4.282ns (77.153%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 14.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.617     9.975    CLK_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  now_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.524    10.499 f  now_reg[1]/Q
                         net (fo=120, routed)         0.889    11.388    now_reg_n_0_[1]
    SLICE_X11Y121        LUT4 (Prop_lut4_I0_O)        0.124    11.512 f  sec[23]_i_18/O
                         net (fo=99, routed)          0.972    12.484    sec[23]_i_18_n_0
    SLICE_X12Y119        LUT6 (Prop_lut6_I5_O)        0.124    12.608 f  sec[8]_i_25/O
                         net (fo=1, routed)           0.466    13.074    sec[8]_i_25_n_0
    SLICE_X12Y119        LUT6 (Prop_lut6_I5_O)        0.124    13.198 f  sec[8]_i_15/O
                         net (fo=6, routed)           0.618    13.815    sec[8]_i_15_n_0
    SLICE_X10Y119        LUT6 (Prop_lut6_I2_O)        0.124    13.939 r  sec[8]_i_6/O
                         net (fo=1, routed)           0.763    14.702    sec[8]_i_6_n_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.124    14.826 r  sec[8]_i_2/O
                         net (fo=1, routed)           0.575    15.401    sec[8]_i_2_n_0
    SLICE_X11Y118        LUT6 (Prop_lut6_I0_O)        0.124    15.525 r  sec[8]_i_1/O
                         net (fo=1, routed)           0.000    15.525    sec[8]_i_1_n_0
    SLICE_X11Y118        FDRE                                         r  sec_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.501    14.686    CLK_IBUF_BUFG
    SLICE_X11Y118        FDRE                                         r  sec_reg[8]/C
                         clock pessimism              0.268    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X11Y118        FDRE (Setup_fdre_C_D)        0.031    14.950    sec_reg[8]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -15.525    
  -------------------------------------------------------------------
                         slack                                 -0.575    

Slack (VIOLATED) :        -0.415ns  (required time - arrival time)
  Source:                 now_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.445ns  (logic 1.268ns (23.288%)  route 4.177ns (76.712%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.617     9.975    CLK_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  now_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.524    10.499 r  now_reg[1]/Q
                         net (fo=120, routed)         0.889    11.388    now_reg_n_0_[1]
    SLICE_X11Y121        LUT4 (Prop_lut4_I0_O)        0.124    11.512 r  sec[23]_i_18/O
                         net (fo=99, routed)          1.266    12.778    sec[23]_i_18_n_0
    SLICE_X3Y123         LUT6 (Prop_lut6_I1_O)        0.124    12.901 f  sec[9]_i_21/O
                         net (fo=1, routed)           0.398    13.300    sec[9]_i_21_n_0
    SLICE_X1Y123         LUT6 (Prop_lut6_I4_O)        0.124    13.424 f  sec[9]_i_12/O
                         net (fo=6, routed)           0.608    14.032    sec[9]_i_12_n_0
    SLICE_X3Y123         LUT6 (Prop_lut6_I1_O)        0.124    14.156 f  sec[9]_i_7/O
                         net (fo=1, routed)           0.566    14.722    sec[9]_i_7_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I4_O)        0.124    14.846 f  sec[9]_i_2/O
                         net (fo=1, routed)           0.450    15.296    sec[9]_i_2_n_0
    SLICE_X1Y123         LUT6 (Prop_lut6_I0_O)        0.124    15.420 r  sec[9]_i_1/O
                         net (fo=1, routed)           0.000    15.420    sec[9]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  sec_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.574    14.759    CLK_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  sec_reg[9]/C
                         clock pessimism              0.252    15.011    
                         clock uncertainty           -0.035    14.976    
    SLICE_X1Y123         FDRE (Setup_fdre_C_D)        0.029    15.005    sec_reg[9]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -15.420    
  -------------------------------------------------------------------
                         slack                                 -0.415    

Slack (VIOLATED) :        -0.408ns  (required time - arrival time)
  Source:                 now_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.364ns  (logic 1.144ns (21.328%)  route 4.220ns (78.672%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 14.685 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.617     9.975    CLK_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  now_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.524    10.499 r  now_reg[1]/Q
                         net (fo=120, routed)         0.889    11.388    now_reg_n_0_[1]
    SLICE_X11Y121        LUT4 (Prop_lut4_I0_O)        0.124    11.512 r  sec[23]_i_18/O
                         net (fo=99, routed)          1.128    12.640    sec[23]_i_18_n_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I4_O)        0.124    12.764 r  sec[11]_i_19/O
                         net (fo=2, routed)           0.806    13.569    sec[11]_i_19_n_0
    SLICE_X12Y118        LUT6 (Prop_lut6_I1_O)        0.124    13.693 f  sec[11]_i_9/O
                         net (fo=1, routed)           0.850    14.544    sec[11]_i_9_n_0
    SLICE_X12Y118        LUT6 (Prop_lut6_I4_O)        0.124    14.668 f  sec[11]_i_3/O
                         net (fo=1, routed)           0.548    15.215    sec[11]_i_3_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I1_O)        0.124    15.339 r  sec[11]_i_1/O
                         net (fo=1, routed)           0.000    15.339    sec[11]_i_1_n_0
    SLICE_X13Y117        FDRE                                         r  sec_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.500    14.685    CLK_IBUF_BUFG
    SLICE_X13Y117        FDRE                                         r  sec_reg[11]/C
                         clock pessimism              0.252    14.937    
                         clock uncertainty           -0.035    14.902    
    SLICE_X13Y117        FDRE (Setup_fdre_C_D)        0.029    14.931    sec_reg[11]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                         -15.339    
  -------------------------------------------------------------------
                         slack                                 -0.408    

Slack (VIOLATED) :        -0.392ns  (required time - arrival time)
  Source:                 now_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.342ns  (logic 1.585ns (29.671%)  route 3.757ns (70.329%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns = ( 14.679 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.617     9.975    CLK_IBUF_BUFG
    SLICE_X11Y121        FDRE                                         r  now_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDRE (Prop_fdre_C_Q)         0.459    10.434 r  now_reg[3]/Q
                         net (fo=98, routed)          0.619    11.053    now_reg_n_0_[3]
    SLICE_X11Y121        LUT4 (Prop_lut4_I0_O)        0.124    11.177 r  sec[31]_i_42/O
                         net (fo=97, routed)          0.551    11.728    sec[31]_i_42_n_0
    SLICE_X9Y121         LUT5 (Prop_lut5_I0_O)        0.124    11.852 r  sec[19]_i_30/O
                         net (fo=6, routed)           0.631    12.483    sec[19]_i_30_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I5_O)        0.124    12.607 r  sec[22]_i_19/O
                         net (fo=3, routed)           0.000    12.607    sec[22]_i_19_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.209    12.816 r  sec_reg[22]_i_15/O
                         net (fo=3, routed)           1.089    13.904    sec_reg[22]_i_15_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I2_O)        0.297    14.201 r  sec[22]_i_8/O
                         net (fo=1, routed)           0.286    14.488    sec[22]_i_8_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I2_O)        0.124    14.612 r  sec[22]_i_2/O
                         net (fo=1, routed)           0.582    15.193    sec[22]_i_2_n_0
    SLICE_X9Y122         LUT6 (Prop_lut6_I0_O)        0.124    15.317 r  sec[22]_i_1/O
                         net (fo=1, routed)           0.000    15.317    sec[22]_i_1_n_0
    SLICE_X9Y122         FDRE                                         r  sec_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.494    14.679    CLK_IBUF_BUFG
    SLICE_X9Y122         FDRE                                         r  sec_reg[22]/C
                         clock pessimism              0.252    14.931    
                         clock uncertainty           -0.035    14.896    
    SLICE_X9Y122         FDRE (Setup_fdre_C_D)        0.029    14.925    sec_reg[22]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -15.317    
  -------------------------------------------------------------------
                         slack                                 -0.392    

Slack (VIOLATED) :        -0.391ns  (required time - arrival time)
  Source:                 now_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.395ns  (logic 1.268ns (23.502%)  route 4.127ns (76.497%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 14.682 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.617     9.975    CLK_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  now_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.524    10.499 r  now_reg[1]/Q
                         net (fo=120, routed)         0.889    11.388    now_reg_n_0_[1]
    SLICE_X11Y121        LUT4 (Prop_lut4_I0_O)        0.124    11.512 r  sec[23]_i_18/O
                         net (fo=99, routed)          1.020    12.532    sec[23]_i_18_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I0_O)        0.124    12.656 f  sec[12]_i_16/O
                         net (fo=1, routed)           0.797    13.453    sec[12]_i_16_n_0
    SLICE_X15Y120        LUT6 (Prop_lut6_I0_O)        0.124    13.577 f  sec[12]_i_15/O
                         net (fo=5, routed)           0.524    14.101    sec[12]_i_15_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I0_O)        0.124    14.225 r  sec[12]_i_8/O
                         net (fo=1, routed)           0.306    14.531    sec[12]_i_8_n_0
    SLICE_X14Y121        LUT6 (Prop_lut6_I5_O)        0.124    14.655 r  sec[12]_i_2/O
                         net (fo=1, routed)           0.591    15.246    sec[12]_i_2_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I0_O)        0.124    15.370 r  sec[12]_i_1/O
                         net (fo=1, routed)           0.000    15.370    sec[12]_i_1_n_0
    SLICE_X14Y120        FDRE                                         r  sec_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.497    14.682    CLK_IBUF_BUFG
    SLICE_X14Y120        FDRE                                         r  sec_reg[12]/C
                         clock pessimism              0.252    14.934    
                         clock uncertainty           -0.035    14.899    
    SLICE_X14Y120        FDRE (Setup_fdre_C_D)        0.081    14.980    sec_reg[12]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -15.370    
  -------------------------------------------------------------------
                         slack                                 -0.391    

Slack (VIOLATED) :        -0.388ns  (required time - arrival time)
  Source:                 now_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.340ns  (logic 1.392ns (26.068%)  route 3.948ns (73.932%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns = ( 14.679 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.617     9.975    CLK_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  now_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.524    10.499 f  now_reg[1]/Q
                         net (fo=120, routed)         0.889    11.388    now_reg_n_0_[1]
    SLICE_X11Y121        LUT4 (Prop_lut4_I0_O)        0.124    11.512 f  sec[23]_i_18/O
                         net (fo=99, routed)          0.730    12.242    sec[23]_i_18_n_0
    SLICE_X13Y121        LUT6 (Prop_lut6_I4_O)        0.124    12.366 f  sec[21]_i_20/O
                         net (fo=2, routed)           0.306    12.671    sec[21]_i_20_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I5_O)        0.124    12.795 f  sec[21]_i_15/O
                         net (fo=1, routed)           0.665    13.460    sec[21]_i_15_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I0_O)        0.124    13.584 f  sec[21]_i_13/O
                         net (fo=4, routed)           0.466    14.050    sec[21]_i_13_n_0
    SLICE_X12Y123        LUT2 (Prop_lut2_I0_O)        0.124    14.174 f  sec[21]_i_10/O
                         net (fo=2, routed)           0.609    14.783    sec[21]_i_10_n_0
    SLICE_X14Y122        LUT6 (Prop_lut6_I1_O)        0.124    14.907 f  sec[21]_i_4/O
                         net (fo=1, routed)           0.284    15.191    sec[21]_i_4_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I2_O)        0.124    15.315 r  sec[21]_i_1/O
                         net (fo=1, routed)           0.000    15.315    sec[21]_i_1_n_0
    SLICE_X13Y122        FDRE                                         r  sec_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.494    14.679    CLK_IBUF_BUFG
    SLICE_X13Y122        FDRE                                         r  sec_reg[21]/C
                         clock pessimism              0.252    14.931    
                         clock uncertainty           -0.035    14.896    
    SLICE_X13Y122        FDRE (Setup_fdre_C_D)        0.031    14.927    sec_reg[21]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                         -15.315    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 now_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.371ns  (logic 1.431ns (26.643%)  route 3.940ns (73.357%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns = ( 14.679 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.617     9.975    CLK_IBUF_BUFG
    SLICE_X11Y121        FDRE                                         r  now_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDRE (Prop_fdre_C_Q)         0.459    10.434 r  now_reg[3]/Q
                         net (fo=98, routed)          0.619    11.053    now_reg_n_0_[3]
    SLICE_X11Y121        LUT4 (Prop_lut4_I0_O)        0.124    11.177 r  sec[31]_i_42/O
                         net (fo=97, routed)          0.526    11.703    sec[31]_i_42_n_0
    SLICE_X10Y121        LUT6 (Prop_lut6_I4_O)        0.124    11.827 r  sec[29]_i_19/O
                         net (fo=14, routed)          1.152    12.979    sec[29]_i_19_n_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I4_O)        0.124    13.103 f  sec[25]_i_17/O
                         net (fo=6, routed)           0.679    13.782    sec[25]_i_17_n_0
    SLICE_X14Y126        LUT5 (Prop_lut5_I3_O)        0.148    13.930 r  sec[25]_i_14/O
                         net (fo=1, routed)           0.469    14.399    sec[25]_i_14_n_0
    SLICE_X14Y126        LUT6 (Prop_lut6_I3_O)        0.328    14.727 r  sec[25]_i_4/O
                         net (fo=1, routed)           0.495    15.222    sec[25]_i_4_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I3_O)        0.124    15.346 r  sec[25]_i_1/O
                         net (fo=1, routed)           0.000    15.346    sec[25]_i_1_n_0
    SLICE_X14Y127        FDRE                                         r  sec_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.494    14.679    CLK_IBUF_BUFG
    SLICE_X14Y127        FDRE                                         r  sec_reg[25]/C
                         clock pessimism              0.252    14.931    
                         clock uncertainty           -0.035    14.896    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)        0.077    14.973    sec_reg[25]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -15.346    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.368ns  (required time - arrival time)
  Source:                 now_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.344ns  (logic 1.327ns (24.833%)  route 4.017ns (75.167%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 14.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.617     9.975    CLK_IBUF_BUFG
    SLICE_X11Y121        FDRE                                         r  now_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDRE (Prop_fdre_C_Q)         0.459    10.434 r  now_reg[3]/Q
                         net (fo=98, routed)          0.619    11.053    now_reg_n_0_[3]
    SLICE_X11Y121        LUT4 (Prop_lut4_I0_O)        0.124    11.177 r  sec[31]_i_42/O
                         net (fo=97, routed)          0.551    11.728    sec[31]_i_42_n_0
    SLICE_X9Y121         LUT5 (Prop_lut5_I0_O)        0.124    11.852 r  sec[19]_i_30/O
                         net (fo=6, routed)           0.336    12.187    sec[19]_i_30_n_0
    SLICE_X9Y121         LUT6 (Prop_lut6_I5_O)        0.124    12.311 r  sec[19]_i_27/O
                         net (fo=2, routed)           0.743    13.054    sec[19]_i_27_n_0
    SLICE_X10Y121        LUT5 (Prop_lut5_I0_O)        0.124    13.178 f  sec[19]_i_21/O
                         net (fo=4, routed)           0.638    13.816    sec[19]_i_21_n_0
    SLICE_X10Y119        LUT6 (Prop_lut6_I4_O)        0.124    13.940 r  sec[19]_i_8/O
                         net (fo=1, routed)           0.495    14.435    sec[19]_i_8_n_0
    SLICE_X11Y119        LUT6 (Prop_lut6_I1_O)        0.124    14.559 f  sec[19]_i_3/O
                         net (fo=1, routed)           0.636    15.195    sec[19]_i_3_n_0
    SLICE_X11Y118        LUT6 (Prop_lut6_I1_O)        0.124    15.319 r  sec[19]_i_1/O
                         net (fo=1, routed)           0.000    15.319    sec[19]_i_1_n_0
    SLICE_X11Y118        FDRE                                         r  sec_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.501    14.686    CLK_IBUF_BUFG
    SLICE_X11Y118        FDRE                                         r  sec_reg[19]/C
                         clock pessimism              0.268    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X11Y118        FDRE (Setup_fdre_C_D)        0.032    14.951    sec_reg[19]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -15.319    
  -------------------------------------------------------------------
                         slack                                 -0.368    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 now_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.388ns  (logic 1.144ns (21.231%)  route 4.244ns (78.769%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.617     9.975    CLK_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  now_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.524    10.499 r  now_reg[1]/Q
                         net (fo=120, routed)         0.889    11.388    now_reg_n_0_[1]
    SLICE_X11Y121        LUT4 (Prop_lut4_I0_O)        0.124    11.512 r  sec[23]_i_18/O
                         net (fo=99, routed)          1.014    12.526    sec[23]_i_18_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.124    12.650 r  sec[15]_i_16/O
                         net (fo=4, routed)           1.208    13.858    sec[15]_i_16_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I5_O)        0.124    13.982 r  sec[15]_i_11/O
                         net (fo=2, routed)           0.700    14.682    sec[15]_i_11_n_0
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.124    14.806 r  sec[15]_i_4/O
                         net (fo=1, routed)           0.433    15.240    sec[15]_i_4_n_0
    SLICE_X7Y120         LUT6 (Prop_lut6_I3_O)        0.124    15.364 r  sec[15]_i_1/O
                         net (fo=1, routed)           0.000    15.364    sec[15]_i_1_n_0
    SLICE_X7Y120         FDRE                                         r  sec_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.576    14.761    CLK_IBUF_BUFG
    SLICE_X7Y120         FDRE                                         r  sec_reg[15]/C
                         clock pessimism              0.252    15.013    
                         clock uncertainty           -0.035    14.978    
    SLICE_X7Y120         FDRE (Setup_fdre_C_D)        0.032    15.010    sec_reg[15]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -15.364    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.299ns  (required time - arrival time)
  Source:                 now_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.327ns  (logic 1.144ns (21.475%)  route 4.183ns (78.525%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 14.757 - 10.000 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 9.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.617     9.975    CLK_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  now_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDRE (Prop_fdre_C_Q)         0.524    10.499 r  now_reg[1]/Q
                         net (fo=120, routed)         0.889    11.388    now_reg_n_0_[1]
    SLICE_X11Y121        LUT4 (Prop_lut4_I0_O)        0.124    11.512 r  sec[23]_i_18/O
                         net (fo=99, routed)          1.197    12.708    sec[23]_i_18_n_0
    SLICE_X5Y123         LUT6 (Prop_lut6_I4_O)        0.124    12.832 f  sec[13]_i_16/O
                         net (fo=1, routed)           0.819    13.652    sec[13]_i_16_n_0
    SLICE_X3Y123         LUT6 (Prop_lut6_I1_O)        0.124    13.776 f  sec[13]_i_8/O
                         net (fo=2, routed)           0.656    14.432    sec[13]_i_8_n_0
    SLICE_X6Y126         LUT6 (Prop_lut6_I1_O)        0.124    14.556 f  sec[13]_i_4/O
                         net (fo=1, routed)           0.622    15.178    sec[13]_i_4_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I2_O)        0.124    15.302 r  sec[13]_i_1/O
                         net (fo=1, routed)           0.000    15.302    sec[13]_i_1_n_0
    SLICE_X7Y126         FDRE                                         r  sec_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.572    14.757    CLK_IBUF_BUFG
    SLICE_X7Y126         FDRE                                         r  sec_reg[13]/C
                         clock pessimism              0.252    15.009    
                         clock uncertainty           -0.035    14.974    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)        0.029    15.003    sec_reg[13]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -15.302    
  -------------------------------------------------------------------
                         slack                                 -0.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.823%)  route 0.132ns (41.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.588     1.421    CLK_IBUF_BUFG
    SLICE_X5Y129         FDRE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141     1.562 r  b_reg[0]/Q
                         net (fo=10, routed)          0.132     1.695    b_reg_n_0_[0]
    SLICE_X4Y129         LUT5 (Prop_lut5_I0_O)        0.048     1.743 r  b_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.743    b_count[0]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  b_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.856     1.926    CLK_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  b_count_reg[0]/C
                         clock pessimism             -0.491     1.434    
    SLICE_X4Y129         FDRE (Hold_fdre_C_D)         0.105     1.539    b_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.716%)  route 0.196ns (51.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.589     1.422    CLK_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  b_reg[1]/Q
                         net (fo=9, routed)           0.196     1.759    b_reg_n_0_[1]
    SLICE_X5Y128         LUT6 (Prop_lut6_I4_O)        0.045     1.804 r  b_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.804    b_count[1]_i_1_n_0
    SLICE_X5Y128         FDRE                                         r  b_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.855     1.925    CLK_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  b_count_reg[1]/C
                         clock pessimism             -0.469     1.455    
    SLICE_X5Y128         FDRE (Hold_fdre_C_D)         0.091     1.546    b_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.603     1.436    CLK_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  led_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  led_count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.696    led_count_reg[11]
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  led_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    led_count_reg[8]_i_1_n_4
    SLICE_X7Y94          FDRE                                         r  led_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.874     1.943    CLK_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  led_count_reg[11]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.105     1.541    led_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.603     1.436    CLK_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  led_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  led_count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.696    led_count_reg[15]
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  led_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    led_count_reg[12]_i_1_n_4
    SLICE_X7Y95          FDRE                                         r  led_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.874     1.943    CLK_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  led_count_reg[15]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.105     1.541    led_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.603     1.436    CLK_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  led_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  led_count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.696    led_count_reg[19]
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  led_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    led_count_reg[16]_i_1_n_4
    SLICE_X7Y96          FDRE                                         r  led_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.874     1.943    CLK_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  led_count_reg[19]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X7Y96          FDRE (Hold_fdre_C_D)         0.105     1.541    led_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.604     1.437    CLK_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  led_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led_count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.697    led_count_reg[23]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  led_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    led_count_reg[20]_i_1_n_4
    SLICE_X7Y97          FDRE                                         r  led_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.875     1.944    CLK_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  led_count_reg[23]/C
                         clock pessimism             -0.506     1.437    
    SLICE_X7Y97          FDRE (Hold_fdre_C_D)         0.105     1.542    led_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.604     1.437    CLK_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  led_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led_count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.697    led_count_reg[27]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  led_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    led_count_reg[24]_i_1_n_4
    SLICE_X7Y98          FDRE                                         r  led_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.875     1.944    CLK_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  led_count_reg[27]/C
                         clock pessimism             -0.506     1.437    
    SLICE_X7Y98          FDRE (Hold_fdre_C_D)         0.105     1.542    led_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.604     1.437    CLK_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  led_count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led_count_reg[31]/Q
                         net (fo=2, routed)           0.119     1.697    led_count_reg[31]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  led_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    led_count_reg[28]_i_1_n_4
    SLICE_X7Y99          FDRE                                         r  led_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.875     1.944    CLK_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  led_count_reg[31]/C
                         clock pessimism             -0.506     1.437    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.105     1.542    led_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.602     1.435    CLK_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  led_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.141     1.576 r  led_count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.695    led_count_reg[3]
    SLICE_X7Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  led_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.803    led_count_reg[0]_i_2_n_4
    SLICE_X7Y92          FDRE                                         r  led_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.873     1.942    CLK_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  led_count_reg[3]/C
                         clock pessimism             -0.506     1.435    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.105     1.540    led_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.603     1.436    CLK_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  led_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  led_count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.696    led_count_reg[7]
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  led_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    led_count_reg[4]_i_1_n_4
    SLICE_X7Y93          FDRE                                         r  led_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.874     1.943    CLK_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  led_count_reg[7]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.105     1.541    led_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y128    BUL_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y116    Control_p_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y112    Reset_p_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y116    Reset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y112    SPL_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y112    SP_p_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y113    WLS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y113    WLS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y114    WLS_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y116    Control_p_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y116    Reset_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y129    b_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130    b_time_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y130    b_time_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    b_time_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    b_time_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    b_time_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y135    b_time_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y136    b_time_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y128    BUL_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y129    b_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y128    b_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y128    b_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y129    b_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y111    led_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    led_reg[2][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y113   sec_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y120    sec_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y120    sec_reg[16]/C



