

================================================================
== Vitis HLS Report for 'pool_2u_50u_8u_s'
================================================================
* Date:           Sun Nov  3 13:42:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                        |                                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                Instance                                |                            Module                           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1_fu_652                     |pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1                     |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
        |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13_fu_660                    |pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13                    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669    |pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678  |pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691                    |pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10                    |       53|       53|  0.530 us|  0.530 us|   53|   53|       no|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_139_4_VITIS_LOOP_140_5   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_141_6_VITIS_LOOP_142_7  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    409|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|     899|   4422|    -|
|Memory           |        -|    -|     320|    125|    -|
|Multiplexer      |        -|    -|       -|   1179|    -|
|Register         |        -|    -|     902|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    2121|   6135|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       1|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+------+-----+
    |                                Instance                                |                            Module                           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+------+-----+
    |mul_31ns_32ns_63_2_1_U334                                               |mul_31ns_32ns_63_2_1                                         |        0|   4|  165|    50|    0|
    |mul_32ns_31ns_63_2_1_U335                                               |mul_32ns_31ns_63_2_1                                         |        0|   4|  165|    50|    0|
    |mul_32s_32s_32_1_1_U336                                                 |mul_32s_32s_32_1_1                                           |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U337                                                 |mul_32s_32s_32_1_1                                           |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U338                                                 |mul_32s_32s_32_1_1                                           |        0|   0|    0|  1042|    0|
    |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1_fu_652                     |pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1                     |        0|   0|    8|    55|    0|
    |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669    |pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9    |        0|   0|  213|   440|    0|
    |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691                    |pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10                    |        0|   0|  123|   157|    0|
    |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678  |pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12  |        0|   0|  190|   406|    0|
    |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13_fu_660                    |pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13                    |        0|   0|   35|   138|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                   |                                                             |        0|   8|  899|  4422|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |                  Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |acc_U    |pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W  |        0|  64|  25|    0|    50|   32|     1|         1600|
    |buf_U    |pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  25|    0|    50|   32|     1|         1600|
    |buf_1_U  |pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  25|    0|    50|   32|     1|         1600|
    |buf_2_U  |pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  25|    0|    50|   32|     1|         1600|
    |buf_3_U  |pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  25|    0|    50|   32|     1|         1600|
    +---------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                                         |        0| 320| 125|    0|   250|  160|     5|         8000|
    +---------+-----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln139_fu_801_p2               |         +|   0|  0|  70|          63|           1|
    |add_ln141_fu_812_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln142_fu_835_p2               |         +|   0|  0|  38|          31|           1|
    |ap_block_state61_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_709_p2              |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln137_fu_724_p2              |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln139_fu_796_p2              |      icmp|   0|  0|  70|          63|          63|
    |icmp_ln141_fu_807_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln142_fu_818_p2              |      icmp|   0|  0|  38|          31|          31|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                   |        or|   0|  0|   2|           1|           1|
    |select_ln141_fu_823_p3            |    select|   0|  0|  31|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 409|         320|         136|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |acc_address1             |  233|         54|    6|        324|
    |acc_ce0                  |    9|          2|    1|          2|
    |acc_ce1                  |   25|          5|    1|          5|
    |acc_d1                   |   25|          5|   32|        160|
    |acc_we1                  |   25|          5|    1|          5|
    |ap_NS_fsm                |  313|         69|    1|         69|
    |ap_done                  |    9|          2|    1|          2|
    |buf_1_address0           |   14|          3|    6|         18|
    |buf_1_address1           |   20|          4|    6|         24|
    |buf_1_ce0                |   14|          3|    1|          3|
    |buf_1_ce1                |   20|          4|    1|          4|
    |buf_1_d1                 |   20|          4|   32|        128|
    |buf_1_we1                |   20|          4|    1|          4|
    |buf_2_address0           |   14|          3|    6|         18|
    |buf_2_address1           |   20|          4|    6|         24|
    |buf_2_ce0                |   14|          3|    1|          3|
    |buf_2_ce1                |   20|          4|    1|          4|
    |buf_2_d1                 |   20|          4|   32|        128|
    |buf_2_we1                |   20|          4|    1|          4|
    |buf_3_address0           |   14|          3|    6|         18|
    |buf_3_address1           |   20|          4|    6|         24|
    |buf_3_ce0                |   14|          3|    1|          3|
    |buf_3_ce1                |   20|          4|    1|          4|
    |buf_3_d1                 |   20|          4|   32|        128|
    |buf_3_we1                |   20|          4|    1|          4|
    |buf_address0             |   14|          3|    6|         18|
    |buf_address1             |   20|          4|    6|         24|
    |buf_ce0                  |   14|          3|    1|          3|
    |buf_ce1                  |   20|          4|    1|          4|
    |buf_d1                   |   20|          4|   32|        128|
    |buf_we1                  |   20|          4|    1|          4|
    |connect_5_blk_n          |    9|          2|    1|          2|
    |connect_5_read           |   20|          4|    1|          4|
    |connect_6_blk_n          |    9|          2|    1|          2|
    |connect_6_din            |   14|          3|   32|         96|
    |connect_6_write          |   20|          4|    1|          4|
    |indvar_flatten20_fu_202  |    9|          2|   63|        126|
    |indvar_flatten6_reg_630  |    9|          2|   32|         64|
    |real_start               |    9|          2|    1|          2|
    |xp_reg_641               |    9|          2|   31|         62|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    | 1179|        253|  394|       1653|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |IFMCH_curr                                                                           |  32|   0|   32|          0|
    |IFMDim_curr                                                                          |  32|   0|   32|          0|
    |KER_bound_reg_927                                                                    |  32|   0|   32|          0|
    |KER_size_0_reg_885                                                                   |  32|   0|   32|          0|
    |KER_size_1_reg_922                                                                   |  32|   0|   32|          0|
    |add_ln139_reg_955                                                                    |  63|   0|   63|          0|
    |add_ln141_reg_963                                                                    |  32|   0|   32|          0|
    |add_ln142_reg_973                                                                    |  31|   0|   31|          0|
    |ap_CS_fsm                                                                            |  68|   0|   68|          0|
    |ap_done_reg                                                                          |   1|   0|    1|          0|
    |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1_fu_652_ap_start_reg                     |   1|   0|    1|          0|
    |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669_ap_start_reg    |   1|   0|    1|          0|
    |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691_ap_start_reg                    |   1|   0|    1|          0|
    |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678_ap_start_reg  |   1|   0|    1|          0|
    |grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13_fu_660_ap_start_reg                    |   1|   0|    1|          0|
    |icmp_ln137_reg_881                                                                   |   1|   0|    1|          0|
    |indvar_flatten20_fu_202                                                              |  63|   0|   63|          0|
    |indvar_flatten6_reg_630                                                              |  32|   0|   32|          0|
    |mul_ln138_1_reg_947                                                                  |  63|   0|   63|          0|
    |mul_ln138_reg_942                                                                    |  63|   0|   63|          0|
    |start_once_reg                                                                       |   1|   0|    1|          0|
    |tmp_2_reg_932                                                                        |  32|   0|   33|          1|
    |tmp_4_reg_937                                                                        |  31|   0|   32|          1|
    |trunc_ln142_reg_968                                                                  |   2|   0|    2|          0|
    |trunc_ln_reg_897                                                                     |  31|   0|   31|          0|
    |valIn_4_reg_845                                                                      |  32|   0|   32|          0|
    |valIn_5_reg_851                                                                      |  32|   0|   32|          0|
    |valIn_6_reg_856                                                                      |  32|   0|   32|          0|
    |valIn_7_reg_862                                                                      |  32|   0|   32|          0|
    |valIn_8_reg_867                                                                      |  32|   0|   32|          0|
    |valIn_9_reg_873                                                                      |  32|   0|   32|          0|
    |xp_reg_641                                                                           |  31|   0|   31|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                | 902|   0|  904|          2|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>|  return value|
|connect_5_dout            |   in|   32|     ap_fifo|          connect_5|       pointer|
|connect_5_num_data_valid  |   in|    3|     ap_fifo|          connect_5|       pointer|
|connect_5_fifo_cap        |   in|    3|     ap_fifo|          connect_5|       pointer|
|connect_5_empty_n         |   in|    1|     ap_fifo|          connect_5|       pointer|
|connect_5_read            |  out|    1|     ap_fifo|          connect_5|       pointer|
|connect_6_din             |  out|   32|     ap_fifo|          connect_6|       pointer|
|connect_6_num_data_valid  |   in|    7|     ap_fifo|          connect_6|       pointer|
|connect_6_fifo_cap        |   in|    7|     ap_fifo|          connect_6|       pointer|
|connect_6_full_n          |   in|    1|     ap_fifo|          connect_6|       pointer|
|connect_6_write           |  out|    1|     ap_fifo|          connect_6|       pointer|
+--------------------------+-----+-----+------------+-------------------+--------------+

