Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr 23 08:47:21 2024
| Host         : Ahmed running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_control_sets_placed.rpt
| Design       : UART
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     2 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              38 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              56 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+-----------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+--------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG | RX/M2/bit_cnt[3]_i_1_n_0 | RX/M1/P_DATA_reg[0]_0 |                1 |              8 |
|  clk_IBUF_BUFG | TXDATA_VALID_IBUF        | RX/M1/P_DATA_reg[0]_0 |                3 |             16 |
|  clk_IBUF_BUFG | RX/M2/E[0]               | RX/M1/P_DATA_reg[0]_0 |                3 |             32 |
|  clk_IBUF_BUFG |                          | RX/M1/P_DATA_reg[0]_0 |                9 |             38 |
+----------------+--------------------------+-----------------------+------------------+----------------+


