# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom constants.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:43:25 on Mar 23,2021
# vcom -reportprogress 300 constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 09:43:25 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom PG.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:43:31 on Mar 23,2021
# vcom -reportprogress 300 PG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG
# -- Compiling architecture behav of PG
# End time: 09:43:31 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom GG.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:43:32 on Mar 23,2021
# vcom -reportprogress 300 GG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GG
# -- Compiling architecture behav of GG
# End time: 09:43:32 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom prop_gen.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:43:39 on Mar 23,2021
# vcom -reportprogress 300 prop_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prop_gen
# -- Compiling architecture behavioral of prop_gen
# End time: 09:43:39 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom prop_gen_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:43:41 on Mar 23,2021
# vcom -reportprogress 300 prop_gen_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity prop_gen_generic
# -- Compiling architecture structural of prop_gen_generic
# End time: 09:43:42 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom fa.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:43:49 on Mar 23,2021
# vcom -reportprogress 300 fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 09:43:50 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom mux21_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:43:51 on Mar 23,2021
# vcom -reportprogress 300 mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity mux21_generic
# -- Compiling architecture behavioural of mux21_generic
# -- Compiling configuration CFG_MUX21_GEN_BEHAVIORAL
# -- Loading entity mux21_generic
# -- Loading architecture behavioural of mux21_generic
# End time: 09:43:51 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom rca_generic.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:43:56 on Mar 23,2021
# vcom -reportprogress 300 rca_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity rca_generic
# -- Compiling architecture structural of rca_generic
# -- Compiling configuration CFG_RCA_GEN_STRUCTURAL
# -- Loading entity rca_generic
# -- Loading architecture structural of rca_generic
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# End time: 09:43:56 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom carry_select_block.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:44:08 on Mar 23,2021
# vcom -reportprogress 300 carry_select_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity carry_select_block
# -- Compiling architecture structural of carry_select_block
# -- Compiling configuration CFG_CARRY_SELECT_BLOCK_STRUCTURAL
# -- Loading entity carry_select_block
# -- Loading architecture structural of carry_select_block
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity rca_generic
# -- Loading entity mux21_generic
# -- Loading configuration cfg_rca_gen_structural
# -- Loading configuration cfg_mux21_gen_behavioral
# End time: 09:44:08 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom sum_generator.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:44:13 on Mar 23,2021
# vcom -reportprogress 300 sum_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity sum_generator
# -- Compiling architecture structural of sum_generator
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity sum_generator
# -- Loading architecture structural of sum_generator
# -- Loading entity carry_select_block
# -- Loading configuration cfg_carry_select_block_structural
# End time: 09:44:13 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom carry_generator.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:44:20 on Mar 23,2021
# vcom -reportprogress 300 carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_GENERATOR
# -- Compiling architecture structural of CARRY_GENERATOR
# End time: 09:44:21 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom p4_adder.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:44:29 on Mar 23,2021
# vcom -reportprogress 300 p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity P4_ADDER
# -- Compiling architecture structural of P4_ADDER
# ** Error: p4_adder.vhd(42): near ")": (vcom-1576) expecting ';'.
# ** Error: p4_adder.vhd(53): (vcom-1136) Unknown identifier "carry".
# ** Error: p4_adder.vhd(59): near ")": syntax error
# ** Error: p4_adder.vhd(66): Illegal target for signal assignment.
# ** Error: p4_adder.vhd(66): (vcom-1136) Unknown identifier "Co".
# ** Note: p4_adder.vhd(68): VHDL Compiler exiting
# End time: 09:44:29 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
history
#      1  vcom constants.vhd
#      2  vcom PG.vhd
#      3  vcom GG.vhd
#      4  vcom prop_gen.vhd
#      5  vcom prop_gen_generic.vhd
#      6  vcom fa.vhd
#      7  vcom mux21_generic.vhd
#      8  vcom rca_generic.vhd
#      9  vcom carry_select_block.vhd
#     10  vcom sum_generator.vhd
#     11  vcom carry_generator.vhd
#     12  vcom p4_adder.vhd
#     13  history
vcom tb_p4_adder.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:46:54 on Mar 23,2021
# vcom -reportprogress 300 tb_p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity TB_P4_ADDER
# -- Compiling architecture TEST of TB_P4_ADDER
# End time: 09:46:54 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do compile.script
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:28 on Mar 23,2021
# vcom -reportprogress 300 constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 09:47:28 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:28 on Mar 23,2021
# vcom -reportprogress 300 PG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG
# -- Compiling architecture behav of PG
# End time: 09:47:29 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:29 on Mar 23,2021
# vcom -reportprogress 300 GG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GG
# -- Compiling architecture behav of GG
# End time: 09:47:29 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:29 on Mar 23,2021
# vcom -reportprogress 300 prop_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prop_gen
# -- Compiling architecture behavioral of prop_gen
# End time: 09:47:29 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:29 on Mar 23,2021
# vcom -reportprogress 300 prop_gen_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity prop_gen_generic
# -- Compiling architecture structural of prop_gen_generic
# End time: 09:47:29 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:29 on Mar 23,2021
# vcom -reportprogress 300 fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 09:47:29 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:29 on Mar 23,2021
# vcom -reportprogress 300 mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity mux21_generic
# -- Compiling architecture behavioural of mux21_generic
# -- Compiling configuration CFG_MUX21_GEN_BEHAVIORAL
# -- Loading entity mux21_generic
# -- Loading architecture behavioural of mux21_generic
# End time: 09:47:29 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:29 on Mar 23,2021
# vcom -reportprogress 300 rca_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity rca_generic
# -- Compiling architecture structural of rca_generic
# -- Compiling configuration CFG_RCA_GEN_STRUCTURAL
# -- Loading entity rca_generic
# -- Loading architecture structural of rca_generic
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# End time: 09:47:29 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:30 on Mar 23,2021
# vcom -reportprogress 300 carry_select_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity carry_select_block
# -- Compiling architecture structural of carry_select_block
# -- Compiling configuration CFG_CARRY_SELECT_BLOCK_STRUCTURAL
# -- Loading entity carry_select_block
# -- Loading architecture structural of carry_select_block
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity rca_generic
# -- Loading entity mux21_generic
# -- Loading configuration cfg_rca_gen_structural
# -- Loading configuration cfg_mux21_gen_behavioral
# End time: 09:47:30 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:30 on Mar 23,2021
# vcom -reportprogress 300 sum_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity sum_generator
# -- Compiling architecture structural of sum_generator
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity sum_generator
# -- Loading architecture structural of sum_generator
# -- Loading entity carry_select_block
# -- Loading configuration cfg_carry_select_block_structural
# End time: 09:47:30 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:30 on Mar 23,2021
# vcom -reportprogress 300 carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_GENERATOR
# -- Compiling architecture structural of CARRY_GENERATOR
# End time: 09:47:30 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:30 on Mar 23,2021
# vcom -reportprogress 300 p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity P4_ADDER
# -- Compiling architecture structural of P4_ADDER
# ** Error: p4_adder.vhd(59): near ")": syntax error
# ** Error: p4_adder.vhd(66): Illegal target for signal assignment.
# ** Error: p4_adder.vhd(66): (vcom-1136) Unknown identifier "Co".
# ** Note: p4_adder.vhd(68): VHDL Compiler exiting
# End time: 09:47:30 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
# Error in macro ./compile.script line 12
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom p4_adder.vhd"
do compile.script
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:54 on Mar 23,2021
# vcom -reportprogress 300 constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 09:47:54 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:54 on Mar 23,2021
# vcom -reportprogress 300 PG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG
# -- Compiling architecture behav of PG
# End time: 09:47:54 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:54 on Mar 23,2021
# vcom -reportprogress 300 GG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GG
# -- Compiling architecture behav of GG
# End time: 09:47:54 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:54 on Mar 23,2021
# vcom -reportprogress 300 prop_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prop_gen
# -- Compiling architecture behavioral of prop_gen
# End time: 09:47:54 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:54 on Mar 23,2021
# vcom -reportprogress 300 prop_gen_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity prop_gen_generic
# -- Compiling architecture structural of prop_gen_generic
# End time: 09:47:55 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:55 on Mar 23,2021
# vcom -reportprogress 300 fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 09:47:55 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:55 on Mar 23,2021
# vcom -reportprogress 300 mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity mux21_generic
# -- Compiling architecture behavioural of mux21_generic
# -- Compiling configuration CFG_MUX21_GEN_BEHAVIORAL
# -- Loading entity mux21_generic
# -- Loading architecture behavioural of mux21_generic
# End time: 09:47:55 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:55 on Mar 23,2021
# vcom -reportprogress 300 rca_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity rca_generic
# -- Compiling architecture structural of rca_generic
# -- Compiling configuration CFG_RCA_GEN_STRUCTURAL
# -- Loading entity rca_generic
# -- Loading architecture structural of rca_generic
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# End time: 09:47:55 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:55 on Mar 23,2021
# vcom -reportprogress 300 carry_select_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity carry_select_block
# -- Compiling architecture structural of carry_select_block
# -- Compiling configuration CFG_CARRY_SELECT_BLOCK_STRUCTURAL
# -- Loading entity carry_select_block
# -- Loading architecture structural of carry_select_block
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity rca_generic
# -- Loading entity mux21_generic
# -- Loading configuration cfg_rca_gen_structural
# -- Loading configuration cfg_mux21_gen_behavioral
# End time: 09:47:55 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:55 on Mar 23,2021
# vcom -reportprogress 300 sum_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity sum_generator
# -- Compiling architecture structural of sum_generator
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity sum_generator
# -- Loading architecture structural of sum_generator
# -- Loading entity carry_select_block
# -- Loading configuration cfg_carry_select_block_structural
# End time: 09:47:55 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:55 on Mar 23,2021
# vcom -reportprogress 300 carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_GENERATOR
# -- Compiling architecture structural of CARRY_GENERATOR
# End time: 09:47:56 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:47:56 on Mar 23,2021
# vcom -reportprogress 300 p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity P4_ADDER
# -- Compiling architecture structural of P4_ADDER
# ** Error: p4_adder.vhd(66): Illegal target for signal assignment.
# ** Error: p4_adder.vhd(66): (vcom-1136) Unknown identifier "Co".
# ** Note: p4_adder.vhd(68): VHDL Compiler exiting
# End time: 09:47:56 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
# Error in macro ./compile.script line 12
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom p4_adder.vhd"
do compile.script
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:48:17 on Mar 23,2021
# vcom -reportprogress 300 constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 09:48:17 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:48:17 on Mar 23,2021
# vcom -reportprogress 300 PG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG
# -- Compiling architecture behav of PG
# End time: 09:48:17 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:48:17 on Mar 23,2021
# vcom -reportprogress 300 GG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GG
# -- Compiling architecture behav of GG
# End time: 09:48:18 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:48:18 on Mar 23,2021
# vcom -reportprogress 300 prop_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prop_gen
# -- Compiling architecture behavioral of prop_gen
# End time: 09:48:18 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:48:18 on Mar 23,2021
# vcom -reportprogress 300 prop_gen_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity prop_gen_generic
# -- Compiling architecture structural of prop_gen_generic
# End time: 09:48:18 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:48:18 on Mar 23,2021
# vcom -reportprogress 300 fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 09:48:18 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:48:18 on Mar 23,2021
# vcom -reportprogress 300 mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity mux21_generic
# -- Compiling architecture behavioural of mux21_generic
# -- Compiling configuration CFG_MUX21_GEN_BEHAVIORAL
# -- Loading entity mux21_generic
# -- Loading architecture behavioural of mux21_generic
# End time: 09:48:18 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:48:18 on Mar 23,2021
# vcom -reportprogress 300 rca_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity rca_generic
# -- Compiling architecture structural of rca_generic
# -- Compiling configuration CFG_RCA_GEN_STRUCTURAL
# -- Loading entity rca_generic
# -- Loading architecture structural of rca_generic
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# End time: 09:48:18 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:48:18 on Mar 23,2021
# vcom -reportprogress 300 carry_select_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity carry_select_block
# -- Compiling architecture structural of carry_select_block
# -- Compiling configuration CFG_CARRY_SELECT_BLOCK_STRUCTURAL
# -- Loading entity carry_select_block
# -- Loading architecture structural of carry_select_block
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity rca_generic
# -- Loading entity mux21_generic
# -- Loading configuration cfg_rca_gen_structural
# -- Loading configuration cfg_mux21_gen_behavioral
# End time: 09:48:18 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:48:18 on Mar 23,2021
# vcom -reportprogress 300 sum_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity sum_generator
# -- Compiling architecture structural of sum_generator
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity sum_generator
# -- Loading architecture structural of sum_generator
# -- Loading entity carry_select_block
# -- Loading configuration cfg_carry_select_block_structural
# End time: 09:48:19 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:48:19 on Mar 23,2021
# vcom -reportprogress 300 carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_GENERATOR
# -- Compiling architecture structural of CARRY_GENERATOR
# End time: 09:48:19 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:48:19 on Mar 23,2021
# vcom -reportprogress 300 p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity P4_ADDER
# -- Compiling architecture structural of P4_ADDER
# End time: 09:48:19 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:48:19 on Mar 23,2021
# vcom -reportprogress 300 tb_p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity TB_P4_ADDER
# -- Compiling architecture TEST of TB_P4_ADDER
# End time: 09:48:19 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 10ps work.tb_p4_adder 
# Start time: 09:48:19 on Mar 23,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading ieee.numeric_std(body)
# Loading work.tb_p4_adder(test)#1
# Loading work.carry_generator(structural)#1
# Loading work.gg(behav)#1
# Loading work.pg(behav)#1
# Loading work.carry_select_block(structural)#1
add wave *
run 10 ns
vcom tb_carry_generator.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:51:52 on Mar 23,2021
# vcom -reportprogress 300 tb_carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_CARRY_GENERATOR
# -- Compiling architecture TEST of TB_CARRY_GENERATOR
# End time: 09:51:52 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 10 ns
do compile.script
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:52:16 on Mar 23,2021
# vcom -reportprogress 300 constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 09:52:16 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:52:16 on Mar 23,2021
# vcom -reportprogress 300 PG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG
# -- Compiling architecture behav of PG
# End time: 09:52:17 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:52:17 on Mar 23,2021
# vcom -reportprogress 300 GG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GG
# -- Compiling architecture behav of GG
# End time: 09:52:17 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:52:17 on Mar 23,2021
# vcom -reportprogress 300 prop_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prop_gen
# -- Compiling architecture behavioral of prop_gen
# End time: 09:52:17 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:52:17 on Mar 23,2021
# vcom -reportprogress 300 prop_gen_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity prop_gen_generic
# -- Compiling architecture structural of prop_gen_generic
# End time: 09:52:17 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:52:17 on Mar 23,2021
# vcom -reportprogress 300 fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 09:52:17 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:52:17 on Mar 23,2021
# vcom -reportprogress 300 mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity mux21_generic
# -- Compiling architecture behavioural of mux21_generic
# -- Compiling configuration CFG_MUX21_GEN_BEHAVIORAL
# -- Loading entity mux21_generic
# -- Loading architecture behavioural of mux21_generic
# End time: 09:52:17 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:52:17 on Mar 23,2021
# vcom -reportprogress 300 rca_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity rca_generic
# -- Compiling architecture structural of rca_generic
# -- Compiling configuration CFG_RCA_GEN_STRUCTURAL
# -- Loading entity rca_generic
# -- Loading architecture structural of rca_generic
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# End time: 09:52:17 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:52:17 on Mar 23,2021
# vcom -reportprogress 300 carry_select_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity carry_select_block
# -- Compiling architecture structural of carry_select_block
# -- Compiling configuration CFG_CARRY_SELECT_BLOCK_STRUCTURAL
# -- Loading entity carry_select_block
# -- Loading architecture structural of carry_select_block
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity rca_generic
# -- Loading entity mux21_generic
# -- Loading configuration cfg_rca_gen_structural
# -- Loading configuration cfg_mux21_gen_behavioral
# End time: 09:52:18 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:52:18 on Mar 23,2021
# vcom -reportprogress 300 sum_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity sum_generator
# -- Compiling architecture structural of sum_generator
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity sum_generator
# -- Loading architecture structural of sum_generator
# -- Loading entity carry_select_block
# -- Loading configuration cfg_carry_select_block_structural
# End time: 09:52:18 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:52:18 on Mar 23,2021
# vcom -reportprogress 300 carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_GENERATOR
# -- Compiling architecture structural of CARRY_GENERATOR
# End time: 09:52:18 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:52:18 on Mar 23,2021
# vcom -reportprogress 300 p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity P4_ADDER
# -- Compiling architecture structural of P4_ADDER
# End time: 09:52:18 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 09:52:18 on Mar 23,2021
# vcom -reportprogress 300 tb_p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity TB_P4_ADDER
# -- Compiling architecture TEST of TB_P4_ADDER
# End time: 09:52:18 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:52:19 on Mar 23,2021, Elapsed time: 0:04:00
# Errors: 0, Warnings: 0
# vsim -t 10ps work.tb_p4_adder 
# Start time: 09:52:19 on Mar 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading ieee.numeric_std(body)
# Loading work.tb_p4_adder(test)#1
# Loading work.carry_generator(structural)#1
# Loading work.gg(behav)#1
# Loading work.pg(behav)#1
# Loading work.carry_select_block(structural)#1
add wave -position insertpoint  \
sim:/tb_p4_adder/DUT/CARRYGEN/Co
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 10 ns
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 10 ns
do compile.script
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:33 on Mar 23,2021
# vcom -reportprogress 300 constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 10:03:33 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:33 on Mar 23,2021
# vcom -reportprogress 300 PG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG
# -- Compiling architecture behav of PG
# End time: 10:03:33 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:33 on Mar 23,2021
# vcom -reportprogress 300 GG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GG
# -- Compiling architecture behav of GG
# End time: 10:03:33 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:33 on Mar 23,2021
# vcom -reportprogress 300 prop_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prop_gen
# -- Compiling architecture behavioral of prop_gen
# End time: 10:03:33 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:33 on Mar 23,2021
# vcom -reportprogress 300 prop_gen_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity prop_gen_generic
# -- Compiling architecture structural of prop_gen_generic
# End time: 10:03:33 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:33 on Mar 23,2021
# vcom -reportprogress 300 fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 10:03:33 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:33 on Mar 23,2021
# vcom -reportprogress 300 mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity mux21_generic
# -- Compiling architecture behavioural of mux21_generic
# -- Compiling configuration CFG_MUX21_GEN_BEHAVIORAL
# -- Loading entity mux21_generic
# -- Loading architecture behavioural of mux21_generic
# End time: 10:03:34 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:34 on Mar 23,2021
# vcom -reportprogress 300 rca_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity rca_generic
# -- Compiling architecture structural of rca_generic
# -- Compiling configuration CFG_RCA_GEN_STRUCTURAL
# -- Loading entity rca_generic
# -- Loading architecture structural of rca_generic
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# End time: 10:03:34 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:34 on Mar 23,2021
# vcom -reportprogress 300 carry_select_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity carry_select_block
# -- Compiling architecture structural of carry_select_block
# -- Compiling configuration CFG_CARRY_SELECT_BLOCK_STRUCTURAL
# -- Loading entity carry_select_block
# -- Loading architecture structural of carry_select_block
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity rca_generic
# -- Loading entity mux21_generic
# -- Loading configuration cfg_rca_gen_structural
# -- Loading configuration cfg_mux21_gen_behavioral
# End time: 10:03:34 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:34 on Mar 23,2021
# vcom -reportprogress 300 sum_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity sum_generator
# -- Compiling architecture structural of sum_generator
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity sum_generator
# -- Loading architecture structural of sum_generator
# -- Loading entity carry_select_block
# -- Loading configuration cfg_carry_select_block_structural
# End time: 10:03:34 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:34 on Mar 23,2021
# vcom -reportprogress 300 carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_GENERATOR
# -- Compiling architecture structural of CARRY_GENERATOR
# End time: 10:03:34 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:34 on Mar 23,2021
# vcom -reportprogress 300 p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity P4_ADDER
# -- Compiling architecture structural of P4_ADDER
# ** Error: p4_adder.vhd(64): near "S": (vcom-1576) expecting ',' or ')'.
# ** Note: p4_adder.vhd(69): VHDL Compiler exiting
# End time: 10:03:34 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
# Error in macro ./compile.script line 12
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom p4_adder.vhd"
do compile.script
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:47 on Mar 23,2021
# vcom -reportprogress 300 constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 10:03:47 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:47 on Mar 23,2021
# vcom -reportprogress 300 PG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG
# -- Compiling architecture behav of PG
# End time: 10:03:47 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:47 on Mar 23,2021
# vcom -reportprogress 300 GG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GG
# -- Compiling architecture behav of GG
# End time: 10:03:47 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:47 on Mar 23,2021
# vcom -reportprogress 300 prop_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prop_gen
# -- Compiling architecture behavioral of prop_gen
# End time: 10:03:47 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:47 on Mar 23,2021
# vcom -reportprogress 300 prop_gen_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity prop_gen_generic
# -- Compiling architecture structural of prop_gen_generic
# End time: 10:03:47 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:47 on Mar 23,2021
# vcom -reportprogress 300 fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 10:03:48 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:48 on Mar 23,2021
# vcom -reportprogress 300 mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity mux21_generic
# -- Compiling architecture behavioural of mux21_generic
# -- Compiling configuration CFG_MUX21_GEN_BEHAVIORAL
# -- Loading entity mux21_generic
# -- Loading architecture behavioural of mux21_generic
# End time: 10:03:48 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:48 on Mar 23,2021
# vcom -reportprogress 300 rca_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity rca_generic
# -- Compiling architecture structural of rca_generic
# -- Compiling configuration CFG_RCA_GEN_STRUCTURAL
# -- Loading entity rca_generic
# -- Loading architecture structural of rca_generic
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# End time: 10:03:48 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:48 on Mar 23,2021
# vcom -reportprogress 300 carry_select_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity carry_select_block
# -- Compiling architecture structural of carry_select_block
# -- Compiling configuration CFG_CARRY_SELECT_BLOCK_STRUCTURAL
# -- Loading entity carry_select_block
# -- Loading architecture structural of carry_select_block
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity rca_generic
# -- Loading entity mux21_generic
# -- Loading configuration cfg_rca_gen_structural
# -- Loading configuration cfg_mux21_gen_behavioral
# End time: 10:03:48 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:48 on Mar 23,2021
# vcom -reportprogress 300 sum_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity sum_generator
# -- Compiling architecture structural of sum_generator
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity sum_generator
# -- Loading architecture structural of sum_generator
# -- Loading entity carry_select_block
# -- Loading configuration cfg_carry_select_block_structural
# End time: 10:03:48 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:48 on Mar 23,2021
# vcom -reportprogress 300 carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_GENERATOR
# -- Compiling architecture structural of CARRY_GENERATOR
# End time: 10:03:48 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:03:48 on Mar 23,2021
# vcom -reportprogress 300 p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity P4_ADDER
# -- Compiling architecture structural of P4_ADDER
# ** Error: p4_adder.vhd(63): (vcom-1024) Individually associated formal "Ci" must be identified with a locally static name.
# ** Error (suppressible): p4_adder.vhd(63): (vcom-1048) Non-locally static choice (association #2, choice #1) is allowed only if it is the only choice of the only association.
# ** Note: p4_adder.vhd(69): VHDL Compiler exiting
# End time: 10:03:49 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
# Error in macro ./compile.script line 12
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom p4_adder.vhd"
do compile.script
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:07:44 on Mar 23,2021
# vcom -reportprogress 300 constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 10:07:44 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:07:44 on Mar 23,2021
# vcom -reportprogress 300 PG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG
# -- Compiling architecture behav of PG
# End time: 10:07:44 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:07:44 on Mar 23,2021
# vcom -reportprogress 300 GG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GG
# -- Compiling architecture behav of GG
# End time: 10:07:44 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:07:44 on Mar 23,2021
# vcom -reportprogress 300 prop_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prop_gen
# -- Compiling architecture behavioral of prop_gen
# End time: 10:07:44 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:07:44 on Mar 23,2021
# vcom -reportprogress 300 prop_gen_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity prop_gen_generic
# -- Compiling architecture structural of prop_gen_generic
# End time: 10:07:44 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:07:44 on Mar 23,2021
# vcom -reportprogress 300 fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 10:07:45 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:07:45 on Mar 23,2021
# vcom -reportprogress 300 mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity mux21_generic
# -- Compiling architecture behavioural of mux21_generic
# -- Compiling configuration CFG_MUX21_GEN_BEHAVIORAL
# -- Loading entity mux21_generic
# -- Loading architecture behavioural of mux21_generic
# End time: 10:07:45 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:07:45 on Mar 23,2021
# vcom -reportprogress 300 rca_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity rca_generic
# -- Compiling architecture structural of rca_generic
# -- Compiling configuration CFG_RCA_GEN_STRUCTURAL
# -- Loading entity rca_generic
# -- Loading architecture structural of rca_generic
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# End time: 10:07:45 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:07:45 on Mar 23,2021
# vcom -reportprogress 300 carry_select_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity carry_select_block
# -- Compiling architecture structural of carry_select_block
# -- Compiling configuration CFG_CARRY_SELECT_BLOCK_STRUCTURAL
# -- Loading entity carry_select_block
# -- Loading architecture structural of carry_select_block
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity rca_generic
# -- Loading entity mux21_generic
# -- Loading configuration cfg_rca_gen_structural
# -- Loading configuration cfg_mux21_gen_behavioral
# End time: 10:07:45 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:07:45 on Mar 23,2021
# vcom -reportprogress 300 sum_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity sum_generator
# -- Compiling architecture structural of sum_generator
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity sum_generator
# -- Loading architecture structural of sum_generator
# -- Loading entity carry_select_block
# -- Loading configuration cfg_carry_select_block_structural
# End time: 10:07:45 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:07:45 on Mar 23,2021
# vcom -reportprogress 300 carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_GENERATOR
# -- Compiling architecture structural of CARRY_GENERATOR
# End time: 10:07:45 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:07:45 on Mar 23,2021
# vcom -reportprogress 300 p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity P4_ADDER
# -- Compiling architecture structural of P4_ADDER
# End time: 10:07:45 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:07:45 on Mar 23,2021
# vcom -reportprogress 300 tb_p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity TB_P4_ADDER
# -- Compiling architecture TEST of TB_P4_ADDER
# End time: 10:07:46 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:07:47 on Mar 23,2021, Elapsed time: 0:15:28
# Errors: 8, Warnings: 0
# vsim -t 10ps work.tb_p4_adder 
# Start time: 10:07:47 on Mar 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading ieee.numeric_std(body)
# Loading work.tb_p4_adder(test)#1
# Loading work.carry_generator(structural)#1
# Loading work.gg(behav)#1
# Loading work.pg(behav)#1
# Loading work.carry_select_block(structural)#1
do compile.script
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:35 on Mar 23,2021
# vcom -reportprogress 300 constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 10:08:35 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:35 on Mar 23,2021
# vcom -reportprogress 300 PG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG
# -- Compiling architecture behav of PG
# End time: 10:08:35 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:35 on Mar 23,2021
# vcom -reportprogress 300 GG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GG
# -- Compiling architecture behav of GG
# End time: 10:08:35 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:35 on Mar 23,2021
# vcom -reportprogress 300 prop_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prop_gen
# -- Compiling architecture behavioral of prop_gen
# End time: 10:08:35 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:35 on Mar 23,2021
# vcom -reportprogress 300 prop_gen_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity prop_gen_generic
# -- Compiling architecture structural of prop_gen_generic
# End time: 10:08:35 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:35 on Mar 23,2021
# vcom -reportprogress 300 fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 10:08:35 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:35 on Mar 23,2021
# vcom -reportprogress 300 mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity mux21_generic
# -- Compiling architecture behavioural of mux21_generic
# -- Compiling configuration CFG_MUX21_GEN_BEHAVIORAL
# -- Loading entity mux21_generic
# -- Loading architecture behavioural of mux21_generic
# End time: 10:08:36 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:36 on Mar 23,2021
# vcom -reportprogress 300 rca_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity rca_generic
# -- Compiling architecture structural of rca_generic
# -- Compiling configuration CFG_RCA_GEN_STRUCTURAL
# -- Loading entity rca_generic
# -- Loading architecture structural of rca_generic
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# End time: 10:08:36 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:36 on Mar 23,2021
# vcom -reportprogress 300 carry_select_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity carry_select_block
# -- Compiling architecture structural of carry_select_block
# -- Compiling configuration CFG_CARRY_SELECT_BLOCK_STRUCTURAL
# -- Loading entity carry_select_block
# -- Loading architecture structural of carry_select_block
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity rca_generic
# -- Loading entity mux21_generic
# -- Loading configuration cfg_rca_gen_structural
# -- Loading configuration cfg_mux21_gen_behavioral
# End time: 10:08:36 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:36 on Mar 23,2021
# vcom -reportprogress 300 sum_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity sum_generator
# -- Compiling architecture structural of sum_generator
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity sum_generator
# -- Loading architecture structural of sum_generator
# -- Loading entity carry_select_block
# -- Loading configuration cfg_carry_select_block_structural
# End time: 10:08:36 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:36 on Mar 23,2021
# vcom -reportprogress 300 carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_GENERATOR
# -- Compiling architecture structural of CARRY_GENERATOR
# End time: 10:08:36 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:36 on Mar 23,2021
# vcom -reportprogress 300 p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity P4_ADDER
# -- Compiling architecture structural of P4_ADDER
# ** Error: p4_adder.vhd(65): (vcom-1436) Actual expression (infix expression) of formal "Ci" is not globally static.
# ** Note: p4_adder.vhd(71): VHDL Compiler exiting
# End time: 10:08:36 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
# Error in macro ./compile.script line 12
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom p4_adder.vhd"
do compile.script
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:54 on Mar 23,2021
# vcom -reportprogress 300 constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 10:08:55 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:55 on Mar 23,2021
# vcom -reportprogress 300 PG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG
# -- Compiling architecture behav of PG
# End time: 10:08:55 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:55 on Mar 23,2021
# vcom -reportprogress 300 GG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GG
# -- Compiling architecture behav of GG
# End time: 10:08:55 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:55 on Mar 23,2021
# vcom -reportprogress 300 prop_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prop_gen
# -- Compiling architecture behavioral of prop_gen
# End time: 10:08:55 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:55 on Mar 23,2021
# vcom -reportprogress 300 prop_gen_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity prop_gen_generic
# -- Compiling architecture structural of prop_gen_generic
# End time: 10:08:55 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:55 on Mar 23,2021
# vcom -reportprogress 300 fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 10:08:55 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:55 on Mar 23,2021
# vcom -reportprogress 300 mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity mux21_generic
# -- Compiling architecture behavioural of mux21_generic
# -- Compiling configuration CFG_MUX21_GEN_BEHAVIORAL
# -- Loading entity mux21_generic
# -- Loading architecture behavioural of mux21_generic
# End time: 10:08:55 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:55 on Mar 23,2021
# vcom -reportprogress 300 rca_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity rca_generic
# -- Compiling architecture structural of rca_generic
# -- Compiling configuration CFG_RCA_GEN_STRUCTURAL
# -- Loading entity rca_generic
# -- Loading architecture structural of rca_generic
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# End time: 10:08:55 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:56 on Mar 23,2021
# vcom -reportprogress 300 carry_select_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity carry_select_block
# -- Compiling architecture structural of carry_select_block
# -- Compiling configuration CFG_CARRY_SELECT_BLOCK_STRUCTURAL
# -- Loading entity carry_select_block
# -- Loading architecture structural of carry_select_block
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity rca_generic
# -- Loading entity mux21_generic
# -- Loading configuration cfg_rca_gen_structural
# -- Loading configuration cfg_mux21_gen_behavioral
# End time: 10:08:56 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:56 on Mar 23,2021
# vcom -reportprogress 300 sum_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity sum_generator
# -- Compiling architecture structural of sum_generator
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity sum_generator
# -- Loading architecture structural of sum_generator
# -- Loading entity carry_select_block
# -- Loading configuration cfg_carry_select_block_structural
# End time: 10:08:56 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:56 on Mar 23,2021
# vcom -reportprogress 300 carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_GENERATOR
# -- Compiling architecture structural of CARRY_GENERATOR
# End time: 10:08:56 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:56 on Mar 23,2021
# vcom -reportprogress 300 p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity P4_ADDER
# -- Compiling architecture structural of P4_ADDER
# End time: 10:08:56 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:08:56 on Mar 23,2021
# vcom -reportprogress 300 tb_p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity TB_P4_ADDER
# -- Compiling architecture TEST of TB_P4_ADDER
# End time: 10:08:56 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:08:57 on Mar 23,2021, Elapsed time: 0:01:10
# Errors: 4, Warnings: 0
# vsim -t 10ps work.tb_p4_adder 
# Start time: 10:08:57 on Mar 23,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading ieee.numeric_std(body)
# Loading work.tb_p4_adder(test)#1
# Loading work.carry_generator(structural)#1
# Loading work.gg(behav)#1
# Loading work.pg(behav)#1
# Loading work.carry_select_block(structural)#1
add wave co
# (vish-4014) No objects found matching 'co'.
add wave -position insertpoint  \
sim:/tb_p4_adder/DUT/CARRYGEN/Co
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 10 ns
do compile.script
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:11:30 on Mar 23,2021
# vcom -reportprogress 300 constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 10:11:30 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:11:30 on Mar 23,2021
# vcom -reportprogress 300 PG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG
# -- Compiling architecture behav of PG
# End time: 10:11:30 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:11:30 on Mar 23,2021
# vcom -reportprogress 300 GG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GG
# -- Compiling architecture behav of GG
# End time: 10:11:30 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:11:30 on Mar 23,2021
# vcom -reportprogress 300 prop_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prop_gen
# -- Compiling architecture behavioral of prop_gen
# End time: 10:11:30 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:11:30 on Mar 23,2021
# vcom -reportprogress 300 prop_gen_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity prop_gen_generic
# -- Compiling architecture structural of prop_gen_generic
# End time: 10:11:31 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:11:31 on Mar 23,2021
# vcom -reportprogress 300 fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 10:11:31 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:11:31 on Mar 23,2021
# vcom -reportprogress 300 mux21_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity mux21_generic
# -- Compiling architecture behavioural of mux21_generic
# -- Compiling configuration CFG_MUX21_GEN_BEHAVIORAL
# -- Loading entity mux21_generic
# -- Loading architecture behavioural of mux21_generic
# End time: 10:11:31 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:11:31 on Mar 23,2021
# vcom -reportprogress 300 rca_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity rca_generic
# -- Compiling architecture structural of rca_generic
# -- Compiling configuration CFG_RCA_GEN_STRUCTURAL
# -- Loading entity rca_generic
# -- Loading architecture structural of rca_generic
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# End time: 10:11:31 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:11:31 on Mar 23,2021
# vcom -reportprogress 300 carry_select_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity carry_select_block
# -- Compiling architecture structural of carry_select_block
# -- Compiling configuration CFG_CARRY_SELECT_BLOCK_STRUCTURAL
# -- Loading entity carry_select_block
# -- Loading architecture structural of carry_select_block
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity rca_generic
# -- Loading entity mux21_generic
# -- Loading configuration cfg_rca_gen_structural
# -- Loading configuration cfg_mux21_gen_behavioral
# End time: 10:11:31 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:11:31 on Mar 23,2021
# vcom -reportprogress 300 sum_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity sum_generator
# -- Compiling architecture structural of sum_generator
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity sum_generator
# -- Loading architecture structural of sum_generator
# -- Loading entity carry_select_block
# -- Loading configuration cfg_carry_select_block_structural
# End time: 10:11:31 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:11:31 on Mar 23,2021
# vcom -reportprogress 300 carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_GENERATOR
# -- Compiling architecture structural of CARRY_GENERATOR
# End time: 10:11:31 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:11:31 on Mar 23,2021
# vcom -reportprogress 300 p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity P4_ADDER
# -- Compiling architecture structural of P4_ADDER
# End time: 10:11:32 on Mar 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:11:32 on Mar 23,2021
# vcom -reportprogress 300 tb_p4_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity TB_P4_ADDER
# -- Compiling architecture TEST of TB_P4_ADDER
# End time: 10:11:32 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:11:33 on Mar 23,2021, Elapsed time: 0:02:36
# Errors: 1, Warnings: 0
# vsim -t 10ps work.tb_p4_adder 
# Start time: 10:11:33 on Mar 23,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading ieee.numeric_std(body)
# Loading work.tb_p4_adder(test)#1
# Loading work.carry_generator(structural)#1
# Loading work.gg(behav)#1
# Loading work.pg(behav)#1
# Loading work.carry_select_block(structural)#1
add wave -position insertpoint  \
sim:/tb_p4_adder/DUT/CARRYGEN/Co
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 10 ns
