<!DOCTYPE html>
<html><head lang="en">
	<meta charset="utf-8" />
	<meta http-equiv="X-UA-Compatible" content="IE=edge"><title>CV - Anastasiia Ruzhanskaia</title><meta name="viewport" content="width=device-width, initial-scale=1">
	<meta name="description"
		content="Education

ETH Zurich
Zurich, Switzerland
09/2021 - 01/2023



Thesis topic: Stream processing in a heterogeneous environment, Prof. Timothy Roscoe


New ways to use interconnects (PIO, DMA, cache coherent) available at the emerging modern heterogeneous FPGA-based platforms; co-designer of the message passing protocols on Enzian platform, achieved RPC execution over cache coherent interconnect in less than 1 microsecond for 128B data transfers Publication


Efficient execution of stream processors and redesigning their architecture for FPGA-based platforms; author of the new design for Timely Dataflow stream processor in Rust for heterogeneous computing; developed FPGA design for stream processing for different data ways of data communication (DMA, PCIe, CC), improved latency by up to 50% for different workloads for pointstamped progress tracking." />
	<meta property="og:image" content="" />
	<meta property="og:url" content="https://skotti.github.io/about/">
  <meta property="og:site_name" content="Anastasiia Ruzhanskaia">
  <meta property="og:title" content="CV">
  <meta property="og:description" content="Education ETH Zurich Zurich, Switzerland 09/2021 - 01/2023 Thesis topic: Stream processing in a heterogeneous environment, Prof. Timothy Roscoe
New ways to use interconnects (PIO, DMA, cache coherent) available at the emerging modern heterogeneous FPGA-based platforms; co-designer of the message passing protocols on Enzian platform, achieved RPC execution over cache coherent interconnect in less than 1 microsecond for 128B data transfers Publication
Efficient execution of stream processors and redesigning their architecture for FPGA-based platforms; author of the new design for Timely Dataflow stream processor in Rust for heterogeneous computing; developed FPGA design for stream processing for different data ways of data communication (DMA, PCIe, CC), improved latency by up to 50% for different workloads for pointstamped progress tracking.">
  <meta property="og:locale" content="en_us">
  <meta property="og:type" content="article">
    <meta property="article:published_time" content="2024-12-29T00:00:00+00:00">
    <meta property="article:modified_time" content="2024-12-29T00:00:00+00:00">

  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="CV">
  <meta name="twitter:description" content="Education ETH Zurich Zurich, Switzerland 09/2021 - 01/2023 Thesis topic: Stream processing in a heterogeneous environment, Prof. Timothy Roscoe
New ways to use interconnects (PIO, DMA, cache coherent) available at the emerging modern heterogeneous FPGA-based platforms; co-designer of the message passing protocols on Enzian platform, achieved RPC execution over cache coherent interconnect in less than 1 microsecond for 128B data transfers Publication
Efficient execution of stream processors and redesigning their architecture for FPGA-based platforms; author of the new design for Timely Dataflow stream processor in Rust for heterogeneous computing; developed FPGA design for stream processing for different data ways of data communication (DMA, PCIe, CC), improved latency by up to 50% for different workloads for pointstamped progress tracking.">
<script src="https://skotti.github.io/%20js/feather.min.js"></script>
	
	
	<link href="https://skotti.github.io/css/fonts.2c2227b81b1970a03e760aa2e6121cd01f87c88586803cbb282aa224720a765f.css" rel="stylesheet">
	
	<link id="darkModeStyle" rel="stylesheet" type="text/css" href="https://skotti.github.io/css/dark.d22e2a2879d933a4b781535fc4c4c716e9f9d35ea4986dd0cbabda82effc4bdd.css" media="(prefers-color-scheme: dark)"   />
	

	
	

	
	
</head><body>
    <div class="content"><header>
	
	<link rel="stylesheet" href="https://skotti.github.io/css/main.c7298937dae762fd23d7be3b66c4b57606ee82b255dd616488af47c4c21ca809.css">
	<div class="main">
		<a href="/">Anastasiia Ruzhanskaia</a>
	</div>
	<nav>
		
		<a href="/">Home</a>
		
		<a href="/posts">Projects</a>
		
		<a href="/about">CV</a>
		
		<a href="/tags">All tags</a>
		
		
	</nav>

</header>

<link rel="stylesheet" href="https://skotti.github.io/css/cv.6582c6b0d8ffb83fe444b4cab6d7cbd21eb6a75143708d9ad5dcc7fc9d3d98ff.css">

<main>
    <div class='special'>
        <article>
            <div class="title">
                <h1 class="title">CV</h1>
            </div>
            

            

            <section class="body">
                <h2 id="education">Education</h2>
<dl>
<dt><strong>ETH Zurich</strong></dt>
<dd>Zurich, Switzerland</dd>
<dd>09/2021 - 01/2023</dd>
</dl>
<ul>
<li>
<p>Thesis topic: Stream processing in a heterogeneous environment, Prof. Timothy Roscoe</p>
</li>
<li>
<p>New ways to use interconnects (PIO, DMA, cache coherent) available at the emerging modern heterogeneous FPGA-based platforms; co-designer of the message passing protocols on <a href="https://enzian.systems/">Enzian</a> platform, achieved RPC execution over cache coherent interconnect in less than 1 microsecond for 128B data transfers <a href="https://doi.org/10.48550/arXiv.2409.08141">Publication</a></p>
</li>
<li>
<p>Efficient execution of stream processors and redesigning their architecture for FPGA-based platforms; author of the new design for Timely Dataflow stream processor in Rust for heterogeneous computing; developed FPGA design for stream processing for different data ways of data communication (DMA, PCIe, CC), improved latency by up to 50% for different workloads for pointstamped progress tracking.</p>
</li>
<li>
<p>Analyzed two sources influencing FPGA offload decisions in stream processing: computations and data batch size, and was the first one to create solutions for effective movements of small batches, expanding the possibilities for stream processing offloading.</p>
</li>
<li>
<p>Applied static scheduling compiler techniques in the CIRCT project to isolate simple stream processing operators and achieved up to 40% less generated code and up to 50% less resource utilization.</p>
</li>
</ul>
<dl>
<dt><strong>Moscow Institute of Physics and Technology</strong></dt>
<dd>Moscow, Russia</dd>
<dd>09/2016 - 07/2020</dd>
</dl>
<ul>
<li>
<p>Focus on Computer Security and Electrical Engineering, GPA: 8.9 / 10</p>
</li>
<li>
<p>Master Thesis: Access management of the control functions to the KVM-based virtual infrastructure</p>
</li>
</ul>
<h2 id="experience">Experience</h2>
<dl>
<dt>Research Assistant</dt>
<dd>ETH Zurich</dd>
<dd>May 2019 &ndash; January 2025</dd>
</dl>
<ul>
<li>
<p>Led three research projects with a focus on heterogeneous hardware, code generation, and stream processors</p>
</li>
<li>
<p>Supervised 7 Masters and Bachelor students, in particular:</p>
<ul>
<li>
<p><strong>OpenCL Support for Enzian Research Platform</strong></p>
</li>
<li>
<p><strong>Asynchronous execution of Timely Dataflow on heterogeneous architecture</strong></p>
</li>
<li>
<p><strong>Persistence Layer for Lock-Free Data Structures on Enzian</strong> - use cache coherent node as a background persistence layer; automatically invalidate and write back write and RCAS requests on the CPU</p>
</li>
<li>
<p><strong>High-throughput communication over coherent links</strong> - used prefetching and concurrent invalidates to achieve nearly same performance for 2KiB RPCs as for 128B RPCs</p>
</li>
<li>
<p>Taught Computer Architecture and Big Data courses at ETH for 5 years</p>
</li>
</ul>
</li>
</ul>
<dl>
<dt>Research Intern</dt>
<dd>ETH Zurich</dd>
<dd>June 2018 &ndash; September 2018</dd>
</dl>
<ul>
<li>
<p>Achieved predictable optimization results for stencil computations by creating a guide for pragmas usage in SDAccel tool and experimenting with pragmas and programming patterns to analyze their impact on the code generation (C/C++/OpenCL/FPGA/System Verilog/ Vivado)</p>
</li>
<li>
<p>Enabled automatic application  of SDAccel rules for stencil computations by implementing matchers to detect patterns using the Polly isl-based library (C)</p>
</li>
</ul>
<dl>
<dt>Software Developer</dt>
<dd>NVIDIA Moscow</dd>
<dd>September 2017 &ndash; June 2018</dd>
</dl>
<ul>
<li>
<p>Optimized binary translation algorithms by reorganizing instructions and nodes, which are part of the "hot" profiled paths in the basic block graphs to accelerate performance-critical code paths (C/C++)</p>
</li>
</ul>
<dl>
<dt>Research Intern</dt>
<dd>EPFL, Lausanne, CH</dd>
<dd>June 2017 &ndash; September 2017</dd>
</dl>
<ul>
<li>
<p>Achieved improved resource utilization in Dynamatic HLS by designing custom bitwidth optimizations to address inefficient type handling in hardware synthesis(C++/ FPGA/System Verilog)</p>
</li>
<li>
<p>Came up with a set of necessary optimizations in Dynamatic HLS by classifying optimizations in LegUp HLS to choose the applicable set for Dynamatic</p>
</li>
</ul>
<dl>
<dt>Research Assistant</dt>
<dd>Laboratory of Applied Computational Geophysics at MIPT, Moscow, RU</dd>
<dd>December 2016 &ndash; May 2019</dd>
</dl>
<ul>
<li>
<p>Developed an innovative way to model seismic response from facing fractures by using the Chimera grids approach to increase modeling accuracy (C/C++)</p>
</li>
<li>
<p>Optimized the computational latency of hierarchical grids approach for seismic computations by parallelizing it using MPI to allow fast online wave rendering in the OpenGL-based UI tool (C/C++/OpenGL/MPI)</p>
</li>
</ul>
<dl>
<dt>Java Developer</dt>
<dd>SBDA Group, Moscow, RU</dd>
<dd>October 2016 &ndash; December 2016</dd>
</dl>
<ul>
<li>
<p>Significantly enhanced recommendation system coverage for banks by applying fine-grained optimization strategies based on user purchase data, improving system applicability (Java)</p>
</li>
</ul>
<dl>
<dt>Software Developer</dt>
<dd>Intel, Moscow, RU</dd>
<dd>August 2015 &ndash; May 2016</dd>
</dl>
<ul>
<li>
<p>Expanded Intel VTune capabilities by integrating Go language profiling support, improving profiling coverage for new workloads (C/Go)</p>
</li>
<li>
<p>Improved team&rsquo;s Go garbage collection knowledge base by debugging garbage collection strategies, guiding team&rsquo;s future design decisions in Go compiler development</p>
</li>
</ul>
<h2 id="skills">Skills</h2>
<p><strong>Concepts</strong> Systems architecture, Systems design, Computer architecture, Heterogeneous architecture, Cache Coherency, Distributed computing, Linux, Device drivers, Embedded systems, Operating systems, Data processing, Stream processing, FPGA-based design, High Performance Computing, Compiler theory, Compiler optimizations, Algorithms and Data structures, Databases, Circuit design, RTL, FPGA design simulation, FPGA design verification, Synthesis, Timing Analysis, PCIe, AXI, DMA, CXL, Hardware logic design, ARM, X86</p>
<p><strong>Technologies</strong> Git / GitHub / GitLab, Qt (C++ GUI), Visual Studio Code, Vim, Emacs, CMake, GDB, LLDB, Clang, GCC, Docker, CI/CD, MongoDB, Spark, Valgrind, MPI, NumPy, OpenGL, OpenCL, Xilinx Vivado, Modelsim</p>
<p><strong>Programming languages</strong> C, C++, System Verilog, VHDL, Rust, Assembly, SQL, Python, Java</p>
<p><strong>Additional courses during PhD</strong> VLSI (System Verilog programming), Models of Computation, Academic writing, Advanced Systems Lab (queue theory, load balancing)</p>

            </section>

            <div class="post-tags">
                
            </div>
            </article>
    </div>
</main>
<footer>
  <div style="display:flex"><a class="soc" href="https://github.com/skotti" rel="me" title="GitHub"><img src="/github.svg" alt="GitHub icon" class="icon"></a>
    <a class="border"></a><a class="soc" href="https://www.linkedin.com/in/anastasiia-ruzhanskaia-8b6627130/" rel="me" title="LinkedIn"><img src="/linkedin.svg" alt="LinkedIn icon" class="icon"></a>
    <a class="border"></a><a class="soc" href="mailto:aruzhans@ethz.ch" rel="me" title="GMail"><img src="/mail.svg" alt="GMail icon" class="icon"></a>
    <a class="border"></a></div>
  Dec 29, 2024 Zurich, Switzerland

</footer>


<script>
  feather.replace()
</script></div>
</body>

</html>