Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c1223122904b4817bb1c2f119ad8838b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Encryption_tb_behav xil_defaultlib.Encryption_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'reg_1bit' remains a black-box since it has no binding entity [C:/GIT/VLSI/Encryption/Encryption.srcs/sources_1/imports/new/rdc_Nbits.vhd:48]
WARNING: [VRFC 10-3009] 'reg_1bit' remains a black-box since it has no binding entity [C:/GIT/VLSI/Encryption/Encryption.srcs/sources_1/imports/new/rdc_Nbits.vhd:55]
WARNING: [VRFC 10-3009] 'reg_1bit' remains a black-box since it has no binding entity [C:/GIT/VLSI/Encryption/Encryption.srcs/sources_1/imports/new/rdc_Nbits.vhd:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.regNbit [\regNbit(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.rdc_Nbits [\rdc_Nbits(n=3)\]
Compiling architecture behavioral of entity xil_defaultlib.Encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.encryption_tb
Built simulation snapshot Encryption_tb_behav
