// Seed: 4107736529
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0
    , id_3,
    input tri0  id_1
);
  tri id_4;
  assign id_3 = id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4
  );
  assign id_4 = 1;
endmodule
module module_2 (
    input supply1 id_0,
    input tri1 id_1,
    output wor id_2,
    input tri0 id_3,
    output wand id_4,
    input wire id_5,
    output tri0 id_6,
    input wor id_7,
    input supply0 id_8,
    input wand id_9
    , id_15,
    output tri1 id_10,
    output wand id_11
    , id_16,
    input uwire id_12,
    output tri1 id_13
);
endmodule
module module_3 (
    output supply1 id_0,
    input wor id_1,
    output tri id_2,
    input supply1 id_3,
    input wand id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wor id_7
);
  wire id_9;
  assign id_0 = id_7;
  module_2(
      id_3, id_1, id_0, id_3, id_0, id_3, id_0, id_1, id_3, id_4, id_2, id_0, id_5, id_0
  );
endmodule
