Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.78 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.00 secs
 
--> Reading design: ponggame.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ponggame.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ponggame"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : ponggame
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "seg7display.v" in library work
Compiling verilog file "divclk2.v" in library work
Module <seg7display> compiled
Compiling verilog file "divclk.v" in library work
Module <divclk2> compiled
Compiling verilog file "div25mhz.v" in library work
Module <divclk> compiled
Compiling verilog file "debounce.v" in library work
Module <div25mhz> compiled
Compiling verilog file "ponggame.v" in library work
Module <debounce> compiled
Module <ponggame> compiled
No errors in compilation
Analysis of file <"ponggame.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ponggame> in library <work> with parameters.
	x_pwbp = "00000000000000000000000010010000"
	y_pwbp = "00000000000000000000000000011111"

Analyzing hierarchy for module <div25mhz> in library <work>.

Analyzing hierarchy for module <seg7display> in library <work>.

Analyzing hierarchy for module <divclk> in library <work>.

Analyzing hierarchy for module <divclk2> in library <work>.

Analyzing hierarchy for module <debounce> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ponggame>.
	x_pwbp = 32'sb00000000000000000000000010010000
	y_pwbp = 32'sb00000000000000000000000000011111
WARNING:Xst:2318 - "ponggame.v" line 188: Parameter x_pwbp in always block sensitivity list will be ignored.
WARNING:Xst:2318 - "ponggame.v" line 188: Parameter y_pwbp in always block sensitivity list will be ignored.
WARNING:Xst:2318 - "ponggame.v" line 237: Parameter x_pwbp in always block sensitivity list will be ignored.
WARNING:Xst:2318 - "ponggame.v" line 237: Parameter y_pwbp in always block sensitivity list will be ignored.
WARNING:Xst:2318 - "ponggame.v" line 283: Parameter x_pwbp in always block sensitivity list will be ignored.
WARNING:Xst:2318 - "ponggame.v" line 283: Parameter y_pwbp in always block sensitivity list will be ignored.
WARNING:Xst:905 - "ponggame.v" line 284: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <xpaddle1>
WARNING:Xst:905 - "ponggame.v" line 296: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <paddle_on>, <paddle1_on>
Module <ponggame> is correct for synthesis.
 
Analyzing module <div25mhz> in library <work>.
Module <div25mhz> is correct for synthesis.
 
Analyzing module <seg7display> in library <work>.
Module <seg7display> is correct for synthesis.
 
Analyzing module <divclk> in library <work>.
Module <divclk> is correct for synthesis.
 
Analyzing module <divclk2> in library <work>.
Module <divclk2> is correct for synthesis.
 
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <div25mhz>.
    Related source file is "div25mhz.v".
    Found 1-bit register for signal <clk25>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <div25mhz> synthesized.


Synthesizing Unit <seg7display>.
    Related source file is "seg7display.v".
    Found 16x7-bit ROM for signal <ssOut>.
    Summary:
	inferred   1 ROM(s).
Unit <seg7display> synthesized.


Synthesizing Unit <divclk>.
    Related source file is "divclk.v".
    Found 1-bit register for signal <intclk>.
    Found 1-bit register for signal <led>.
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <divclk> synthesized.


Synthesizing Unit <divclk2>.
    Related source file is "divclk2.v".
    Found 1-bit register for signal <intclk>.
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divclk2> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "debounce.v".
    Found 1-bit register for signal <outbutton>.
    Found 8-bit register for signal <register>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <ponggame>.
    Related source file is "ponggame.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <xpaddle1> is used but never assigned. This sourceless signal will be automatically connected to value 0000001001110001.
WARNING:Xst:653 - Signal <xpaddle> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:1780 - Signal <sig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pongclk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <UpdateBallPosition> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <anode>.
    Found 17-bit adder for signal <$add0001> created at line 191.
    Found 17-bit adder for signal <$add0003> created at line 191.
    Found 17-bit adder for signal <$add0005> created at line 240.
    Found 17-bit adder for signal <$add0007> created at line 240.
    Found 17-bit adder for signal <$add0009> created at line 286.
    Found 17-bit adder for signal <$add0011> created at line 286.
    Found 16-bit adder carry out for signal <add0000$addsub0000> created at line 191.
    Found 16-bit adder carry out for signal <add0002$addsub0000> created at line 191.
    Found 16-bit adder carry out for signal <add0004$addsub0000> created at line 240.
    Found 16-bit adder carry out for signal <add0006$addsub0000> created at line 240.
    Found 16-bit adder carry out for signal <add0008$addsub0000> created at line 286.
    Found 16-bit adder carry out for signal <add0010$addsub0000> created at line 286.
    Found 16-bit adder carry out for signal <add0012$addsub0000> created at line 126.
    Found 16-bit adder carry out for signal <add0013$addsub0000> created at line 126.
    Found 16-bit adder carry out for signal <add0014$addsub0000> created at line 139.
    Found 16-bit adder carry out for signal <add0015$addsub0000> created at line 139.
    Found 32-bit register for signal <c>.
    Found 4-bit register for signal <dig1>.
    Found 4-bit register for signal <dig2>.
    Found 4-bit register for signal <dig3>.
    Found 4-bit register for signal <dig4>.
    Found 32-bit up counter for signal <Hcounter>.
    Found 33-bit comparator less for signal <Hcounter$cmp_lt0000> created at line 79.
    Found 4-bit register for signal <hex>.
    Found 33-bit comparator greatequal for signal <hs$cmp_ge0000> created at line 97.
    Found 33-bit comparator less for signal <hs$cmp_lt0000> created at line 97.
    Found 33-bit comparator greatequal for signal <obj_on$cmp_ge0000> created at line 191.
    Found 33-bit comparator greatequal for signal <obj_on$cmp_ge0001> created at line 191.
    Found 33-bit comparator less for signal <obj_on$cmp_lt0000> created at line 191.
    Found 33-bit comparator less for signal <obj_on$cmp_lt0001> created at line 191.
    Found 32-bit adder for signal <old_c_1$addsub0000> created at line 60.
    Found 33-bit comparator greatequal for signal <paddle1_on$cmp_ge0000> created at line 286.
    Found 33-bit comparator greatequal for signal <paddle1_on$cmp_ge0001> created at line 286.
    Found 33-bit comparator less for signal <paddle1_on$cmp_lt0000> created at line 286.
    Found 33-bit comparator less for signal <paddle1_on$cmp_lt0001> created at line 286.
    Found 33-bit comparator greatequal for signal <paddle_on$cmp_ge0000> created at line 240.
    Found 33-bit comparator greatequal for signal <paddle_on$cmp_ge0001> created at line 240.
    Found 33-bit comparator less for signal <paddle_on$cmp_lt0000> created at line 240.
    Found 33-bit comparator less for signal <paddle_on$cmp_lt0001> created at line 240.
    Found 1-bit register for signal <posX>.
    Found 16-bit comparator greater for signal <posX$cmp_gt0000> created at line 126.
    Found 17-bit comparator greater for signal <posX$cmp_gt0001> created at line 126.
    Found 17-bit comparator greater for signal <posX$cmp_gt0002> created at line 139.
    Found 16-bit comparator greater for signal <posX$cmp_gt0003> created at line 139.
    Found 17-bit comparator greater for signal <posX$cmp_gt0004> created at line 139.
    Found 17-bit comparator less for signal <posX$cmp_lt0000> created at line 126.
    Found 1-bit register for signal <posY>.
    Found 8-bit up counter for signal <score>.
    Found 8-bit up counter for signal <score1>.
    Found 32-bit up counter for signal <Vcounter>.
    Found 33-bit comparator greatequal for signal <vs$cmp_ge0000> created at line 104.
    Found 33-bit comparator less for signal <vs$cmp_lt0000> created at line 104.
    Found 16-bit register for signal <x1>.
    Found 17-bit comparator greatequal for signal <x1$cmp_ge0000> created at line 126.
    Found 16-bit comparator greater for signal <x1$cmp_gt0000> created at line 142.
    Found 16-bit comparator lessequal for signal <x1$cmp_le0000> created at line 126.
    Found 17-bit comparator lessequal for signal <x1$cmp_le0001> created at line 126.
    Found 17-bit comparator lessequal for signal <x1$cmp_le0002> created at line 139.
    Found 16-bit comparator lessequal for signal <x1$cmp_le0003> created at line 139.
    Found 17-bit comparator lessequal for signal <x1$cmp_le0004> created at line 139.
    Found 16-bit comparator less for signal <x1$cmp_lt0000> created at line 129.
    Found 16-bit addsub for signal <x1$share0000>.
    Found 16-bit register for signal <y1>.
    Found 16-bit comparator greatequal for signal <y1$cmp_ge0000> created at line 159.
    Found 16-bit comparator greater for signal <y1$cmp_gt0000> created at line 168.
    Found 16-bit comparator lessequal for signal <y1$cmp_le0000> created at line 168.
    Found 16-bit comparator less for signal <y1$cmp_lt0000> created at line 159.
    Found 16-bit addsub for signal <y1$share0000>.
    Found 16-bit register for signal <ypaddle>.
    Found 16-bit comparator greater for signal <ypaddle$cmp_gt0000> created at line 206.
    Found 16-bit comparator less for signal <ypaddle$cmp_lt0000> created at line 217.
    Found 16-bit addsub for signal <ypaddle$share0000>.
    Found 16-bit register for signal <ypaddle1>.
    Found 16-bit comparator greater for signal <ypaddle1$cmp_gt0000> created at line 255.
    Found 16-bit comparator less for signal <ypaddle1$cmp_lt0000> created at line 266.
    Found 16-bit addsub for signal <ypaddle1$share0000>.
    Summary:
	inferred   4 Counter(s).
	inferred 122 D-type flip-flop(s).
	inferred  21 Adder/Subtractor(s).
	inferred  39 Comparator(s).
Unit <ponggame> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 22
 16-bit adder carry out                                : 10
 16-bit addsub                                         : 4
 17-bit adder                                          : 6
 32-bit adder                                          : 2
# Counters                                             : 6
 32-bit up counter                                     : 4
 8-bit up counter                                      : 2
# Registers                                            : 25
 1-bit register                                        : 10
 16-bit register                                       : 4
 32-bit register                                       : 1
 4-bit register                                        : 6
 8-bit register                                        : 4
# Comparators                                          : 39
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 6
 16-bit comparator less                                : 4
 16-bit comparator lessequal                           : 3
 17-bit comparator greatequal                          : 1
 17-bit comparator greater                             : 3
 17-bit comparator less                                : 1
 17-bit comparator lessequal                           : 3
 33-bit comparator greatequal                          : 8
 33-bit comparator less                                : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 22
 16-bit adder carry out                                : 10
 16-bit addsub                                         : 4
 17-bit adder                                          : 6
 32-bit adder                                          : 2
# Counters                                             : 6
 32-bit up counter                                     : 4
 8-bit up counter                                      : 2
# Registers                                            : 162
 Flip-Flops                                            : 162
# Comparators                                          : 39
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 6
 16-bit comparator less                                : 4
 16-bit comparator lessequal                           : 3
 17-bit comparator greatequal                          : 1
 17-bit comparator greater                             : 3
 17-bit comparator less                                : 1
 17-bit comparator lessequal                           : 3
 33-bit comparator greatequal                          : 8
 33-bit comparator less                                : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ponggame> ...

Optimizing unit <div25mhz> ...

Optimizing unit <seg7display> ...

Optimizing unit <divclk> ...

Optimizing unit <divclk2> ...

Optimizing unit <debounce> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ponggame, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 306
 Flip-Flops                                            : 306

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ponggame.ngr
Top Level Output File Name         : ponggame
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Soft

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 2217
#      GND                         : 3
#      INV                         : 55
#      LUT1                        : 344
#      LUT2                        : 256
#      LUT2_L                      : 1
#      LUT3                        : 71
#      LUT3_D                      : 3
#      LUT3_L                      : 1
#      LUT4                        : 239
#      LUT4_L                      : 6
#      MUXCY                       : 796
#      MUXF5                       : 1
#      VCC                         : 4
#      XORCY                       : 437
# FlipFlops/Latches                : 306
#      FD                          : 48
#      FDE                         : 55
#      FDR                         : 130
#      FDRE                        : 64
#      FDS                         : 8
#      FDSE                        : 1
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 6
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      543  out of   4656    11%  
 Number of Slice Flip Flops:            306  out of   9312     3%  
 Number of 4 input LUTs:                976  out of   9312    10%  
 Number of IOs:                          25
 Number of bonded IOBs:                  24  out of    232    10%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
secclk2/intclk1                    | BUFG                   | 134   |
div2clk50/clk251                   | BUFG                   | 64    |
clk50                              | BUFGP                  | 68    |
segclk/intclk1                     | BUFG                   | 40    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.359ns (Maximum Frequency: 106.846MHz)
   Minimum input arrival time before clock: 5.380ns
   Maximum output required time after clock: 12.378ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'secclk2/intclk1'
  Clock period: 8.763ns (frequency: 114.110MHz)
  Total number of paths / destination ports: 35979 / 248
-------------------------------------------------------------------------
Delay:               8.763ns (Levels of Logic = 19)
  Source:            ypaddle1_3 (FF)
  Destination:       x1_0 (FF)
  Source Clock:      secclk2/intclk1 rising
  Destination Clock: secclk2/intclk1 rising

  Data Path: ypaddle1_3 to x1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.514   0.721  ypaddle1_3 (ypaddle1_3)
     LUT1:I0->O            1   0.612   0.000  Madd_add0013_addsub0000_cy<3>_rt (Madd_add0013_addsub0000_cy<3>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd_add0013_addsub0000_cy<3> (Madd_add0013_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Madd_add0013_addsub0000_cy<4> (Madd_add0013_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd_add0013_addsub0000_cy<5> (Madd_add0013_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd_add0013_addsub0000_cy<6> (Madd_add0013_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd_add0013_addsub0000_cy<7> (Madd_add0013_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd_add0013_addsub0000_cy<8> (Madd_add0013_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd_add0013_addsub0000_cy<9> (Madd_add0013_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Madd_add0013_addsub0000_cy<10> (Madd_add0013_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Madd_add0013_addsub0000_cy<11> (Madd_add0013_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Madd_add0013_addsub0000_cy<12> (Madd_add0013_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Madd_add0013_addsub0000_cy<13> (Madd_add0013_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Madd_add0013_addsub0000_cy<14> (Madd_add0013_addsub0000_cy<14>)
     XORCY:CI->O           1   0.699   0.426  Madd_add0013_addsub0000_xor<15> (add0013_addsub0000<15>)
     LUT2:I1->O            1   0.612   0.000  Mcompar_posX_cmp_gt0001_lut<15> (Mcompar_posX_cmp_gt0001_lut<15>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_posX_cmp_gt0001_cy<15> (Mcompar_posX_cmp_gt0001_cy<15>)
     MUXCY:CI->O           2   0.399   0.410  Mcompar_posX_cmp_gt0001_cy<16> (Mcompar_posX_cmp_gt0001_cy<16>)
     LUT3_D:I2->O          2   0.612   0.410  posX_not0001_SW0 (N21)
     LUT3:I2->O           16   0.612   0.879  x1_not00021 (x1_not0002)
     FDE:CE                    0.483          x1_0
    ----------------------------------------
    Total                      8.763ns (5.918ns logic, 2.845ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'div2clk50/clk251'
  Clock period: 6.053ns (frequency: 165.195MHz)
  Total number of paths / destination ports: 4256 / 160
-------------------------------------------------------------------------
Delay:               6.053ns (Levels of Logic = 11)
  Source:            Hcounter_5 (FF)
  Destination:       Hcounter_0 (FF)
  Source Clock:      div2clk50/clk251 rising
  Destination Clock: div2clk50/clk251 rising

  Data Path: Hcounter_5 to Hcounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.514   0.849  Hcounter_5 (Hcounter_5)
     LUT3:I0->O            1   0.612   0.000  Mcompar_hs_cmp_lt0000_lut<2>1 (Mcompar_hs_cmp_lt0000_lut<2>1)
     MUXCY:S->O            1   0.404   0.000  Mcompar_hs_cmp_lt0000_cy<2>_0 (Mcompar_hs_cmp_lt0000_cy<2>1)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_hs_cmp_lt0000_cy<3>_0 (Mcompar_hs_cmp_lt0000_cy<3>1)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_hs_cmp_lt0000_cy<4>_0 (Mcompar_hs_cmp_lt0000_cy<4>1)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_hs_cmp_lt0000_cy<5>_0 (Mcompar_hs_cmp_lt0000_cy<5>1)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_hs_cmp_lt0000_cy<6>_0 (Mcompar_hs_cmp_lt0000_cy<6>1)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_hs_cmp_lt0000_cy<7>_0 (Mcompar_hs_cmp_lt0000_cy<7>1)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_hs_cmp_lt0000_cy<8>_0 (Mcompar_hs_cmp_lt0000_cy<8>1)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_hs_cmp_lt0000_cy<9> (Mcompar_hs_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.399   0.426  Mcompar_hs_cmp_lt0000_cy<10> (Mcompar_hs_cmp_lt0000_cy<10>)
     LUT2:I1->O           64   0.612   1.081  Hcounter_not00011 (Hcounter_not0001)
     FDR:R                     0.795          Hcounter_0
    ----------------------------------------
    Total                      6.053ns (3.697ns logic, 2.356ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 7.736ns (frequency: 129.268MHz)
  Total number of paths / destination ports: 20067 / 134
-------------------------------------------------------------------------
Delay:               7.736ns (Levels of Logic = 34)
  Source:            segclk/counter_1 (FF)
  Destination:       segclk/led (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: segclk/counter_1 to segclk/led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  counter_1 (counter_1)
     LUT1:I0->O            1   0.612   0.000  Madd__old_counter_2_cy<1>_rt (Madd__old_counter_2_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd__old_counter_2_cy<1> (Madd__old_counter_2_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<2> (Madd__old_counter_2_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<3> (Madd__old_counter_2_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<4> (Madd__old_counter_2_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<5> (Madd__old_counter_2_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<6> (Madd__old_counter_2_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<7> (Madd__old_counter_2_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<8> (Madd__old_counter_2_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<9> (Madd__old_counter_2_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<10> (Madd__old_counter_2_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<11> (Madd__old_counter_2_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<12> (Madd__old_counter_2_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<13> (Madd__old_counter_2_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<14> (Madd__old_counter_2_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<15> (Madd__old_counter_2_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<16> (Madd__old_counter_2_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<17> (Madd__old_counter_2_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<18> (Madd__old_counter_2_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<19> (Madd__old_counter_2_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<20> (Madd__old_counter_2_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<21> (Madd__old_counter_2_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<22> (Madd__old_counter_2_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<23> (Madd__old_counter_2_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<24> (Madd__old_counter_2_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<25> (Madd__old_counter_2_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<26> (Madd__old_counter_2_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<27> (Madd__old_counter_2_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<28> (Madd__old_counter_2_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Madd__old_counter_2_cy<29> (Madd__old_counter_2_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Madd__old_counter_2_cy<30> (Madd__old_counter_2_cy<30>)
     XORCY:CI->O           1   0.699   0.360  Madd__old_counter_2_xor<31> (_old_counter_2<31>)
     LUT4:I3->O            1   0.612   0.000  counter_cmp_eq0000_wg_lut<7> (counter_cmp_eq0000_wg_lut<7>)
     MUXCY:S->O           34   0.641   1.073  counter_cmp_eq0000_wg_cy<7> (counter_cmp_eq0000)
     FDR:R                     0.795          led
    ----------------------------------------
    Total                      7.736ns (5.771ns logic, 1.965ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'segclk/intclk1'
  Clock period: 9.359ns (frequency: 106.846MHz)
  Total number of paths / destination ports: 9389 / 79
-------------------------------------------------------------------------
Delay:               9.359ns (Levels of Logic = 29)
  Source:            c_1 (FF)
  Destination:       hex_0 (FF)
  Source Clock:      segclk/intclk1 rising
  Destination Clock: segclk/intclk1 rising

  Data Path: c_1 to hex_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  c_1 (c_1)
     LUT1:I0->O            1   0.612   0.000  Madd_old_c_1_addsub0000_cy<1>_rt (Madd_old_c_1_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Madd_old_c_1_addsub0000_cy<1> (Madd_old_c_1_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<2> (Madd_old_c_1_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<3> (Madd_old_c_1_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<4> (Madd_old_c_1_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<5> (Madd_old_c_1_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<6> (Madd_old_c_1_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<7> (Madd_old_c_1_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<8> (Madd_old_c_1_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<9> (Madd_old_c_1_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<10> (Madd_old_c_1_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<11> (Madd_old_c_1_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<12> (Madd_old_c_1_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<13> (Madd_old_c_1_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<14> (Madd_old_c_1_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<15> (Madd_old_c_1_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<16> (Madd_old_c_1_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<17> (Madd_old_c_1_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<18> (Madd_old_c_1_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<19> (Madd_old_c_1_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<20> (Madd_old_c_1_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<21> (Madd_old_c_1_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<22> (Madd_old_c_1_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Madd_old_c_1_addsub0000_cy<23> (Madd_old_c_1_addsub0000_cy<23>)
     XORCY:CI->O           2   0.699   0.410  Madd_old_c_1_addsub0000_xor<24> (old_c_1_addsub0000<24>)
     LUT3:I2->O            1   0.612   0.426  anode_and0000186 (anode_and0000186)
     LUT4:I1->O            2   0.612   0.383  anode_and0000197 (anode_and0000197)
     LUT4:I3->O            8   0.612   0.646  anode_and0000232 (anode_and0000)
     LUT4:I3->O            1   0.612   0.357  hex_mux0000<3>45 (hex_mux0000<3>45)
     FDS:S                     0.795          hex_3
    ----------------------------------------
    Total                      9.359ns (6.605ns logic, 2.754ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'secclk2/intclk1'
  Total number of paths / destination ports: 66 / 36
-------------------------------------------------------------------------
Offset:              5.380ns (Levels of Logic = 19)
  Source:            ballspeed<0> (PAD)
  Destination:       y1_15 (FF)
  Destination Clock: secclk2/intclk1 rising

  Data Path: ballspeed<0> to y1_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.449  ballspeed_0_IBUF (ballspeed_0_IBUF)
     LUT3:I1->O            1   0.612   0.000  Maddsub_x1_share0000_lut<0> (Maddsub_x1_share0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Maddsub_x1_share0000_cy<0> (Maddsub_x1_share0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_x1_share0000_cy<1> (Maddsub_x1_share0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_x1_share0000_cy<2> (Maddsub_x1_share0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_x1_share0000_cy<3> (Maddsub_x1_share0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_x1_share0000_cy<4> (Maddsub_x1_share0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_x1_share0000_cy<5> (Maddsub_x1_share0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_x1_share0000_cy<6> (Maddsub_x1_share0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_x1_share0000_cy<7> (Maddsub_x1_share0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_x1_share0000_cy<8> (Maddsub_x1_share0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_x1_share0000_cy<9> (Maddsub_x1_share0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_x1_share0000_cy<10> (Maddsub_x1_share0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_x1_share0000_cy<11> (Maddsub_x1_share0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_x1_share0000_cy<12> (Maddsub_x1_share0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Maddsub_x1_share0000_cy<13> (Maddsub_x1_share0000_cy<13>)
     MUXCY:CI->O           0   0.052   0.000  Maddsub_x1_share0000_cy<14> (Maddsub_x1_share0000_cy<14>)
     XORCY:CI->O           1   0.699   0.509  Maddsub_x1_share0000_xor<15> (x1_share0000<15>)
     LUT4:I0->O            1   0.612   0.000  x1_mux0000<0>2 (x1_mux0000<0>)
     FDE:D                     0.268          x1_15
    ----------------------------------------
    Total                      5.380ns (4.422ns logic, 0.958ns route)
                                       (82.2% logic, 17.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'div2clk50/clk251'
  Total number of paths / destination ports: 574 / 4
-------------------------------------------------------------------------
Offset:              9.391ns (Levels of Logic = 24)
  Source:            Vcounter_1 (FF)
  Destination:       g (PAD)
  Source Clock:      div2clk50/clk251 rising

  Data Path: Vcounter_1 to g
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.514   0.849  Vcounter_1 (Vcounter_1)
     LUT2:I0->O            1   0.612   0.000  Mcompar_paddle_on_cmp_ge0001_lut<1> (Mcompar_paddle_on_cmp_ge0001_lut<1>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_paddle_on_cmp_ge0001_cy<1> (Mcompar_paddle_on_cmp_ge0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_ge0001_cy<2> (Mcompar_paddle_on_cmp_ge0001_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_ge0001_cy<3> (Mcompar_paddle_on_cmp_ge0001_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_ge0001_cy<4> (Mcompar_paddle_on_cmp_ge0001_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_ge0001_cy<5> (Mcompar_paddle_on_cmp_ge0001_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_ge0001_cy<6> (Mcompar_paddle_on_cmp_ge0001_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_ge0001_cy<7> (Mcompar_paddle_on_cmp_ge0001_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_ge0001_cy<8> (Mcompar_paddle_on_cmp_ge0001_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_ge0001_cy<9> (Mcompar_paddle_on_cmp_ge0001_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_ge0001_cy<10> (Mcompar_paddle_on_cmp_ge0001_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_ge0001_cy<11> (Mcompar_paddle_on_cmp_ge0001_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_ge0001_cy<12> (Mcompar_paddle_on_cmp_ge0001_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_ge0001_cy<13> (Mcompar_paddle_on_cmp_ge0001_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_ge0001_cy<14> (Mcompar_paddle_on_cmp_ge0001_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_ge0001_cy<15> (Mcompar_paddle_on_cmp_ge0001_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_ge0001_cy<16> (Mcompar_paddle_on_cmp_ge0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_ge0001_cy<17> (Mcompar_paddle_on_cmp_ge0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_ge0001_cy<18> (Mcompar_paddle_on_cmp_ge0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_ge0001_cy<19> (Mcompar_paddle_on_cmp_ge0001_cy<19>)
     MUXCY:CI->O           1   0.399   0.509  Mcompar_paddle_on_cmp_ge0001_cy<20> (paddle_on_cmp_ge0001)
     LUT3:I0->O            1   0.612   0.426  g8 (g8)
     LUT4:I1->O            1   0.612   0.357  g14 (g_OBUF)
     OBUF:I->O                 3.169          g_OBUF (g)
    ----------------------------------------
    Total                      9.391ns (7.250ns logic, 2.141ns route)
                                       (77.2% logic, 22.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'secclk2/intclk1'
  Total number of paths / destination ports: 3846 / 2
-------------------------------------------------------------------------
Offset:              12.378ns (Levels of Logic = 28)
  Source:            ypaddle_0 (FF)
  Destination:       g (PAD)
  Source Clock:      secclk2/intclk1 rising

  Data Path: ypaddle_0 to g
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.514   0.538  ypaddle_0 (ypaddle_0)
     INV:I->O              1   0.612   0.000  Madd_add0006_addsub0000_lut<0>_INV_0 (Madd_add0006_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Madd_add0006_addsub0000_cy<0> (Madd_add0006_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Madd_add0006_addsub0000_cy<1> (Madd_add0006_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Madd_add0006_addsub0000_cy<2> (Madd_add0006_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Madd_add0006_addsub0000_cy<3> (Madd_add0006_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Madd_add0006_addsub0000_cy<4> (Madd_add0006_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Madd_add0006_addsub0000_cy<5> (Madd_add0006_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Madd_add0006_addsub0000_cy<6> (Madd_add0006_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Madd_add0006_addsub0000_cy<7> (Madd_add0006_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Madd_add0006_addsub0000_cy<8> (Madd_add0006_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Madd_add0006_addsub0000_cy<9> (Madd_add0006_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Madd_add0006_addsub0000_cy<10> (Madd_add0006_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  Madd_add0006_addsub0000_cy<11> (Madd_add0006_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  Madd_add0006_addsub0000_cy<12> (Madd_add0006_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  Madd_add0006_addsub0000_cy<13> (Madd_add0006_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  Madd_add0006_addsub0000_cy<14> (Madd_add0006_addsub0000_cy<14>)
     XORCY:CI->O           2   0.699   0.532  Madd_add0006_addsub0000_xor<15> (add0006_addsub0000<15>)
     LUT1:I0->O            1   0.612   0.000  Madd__add0007_cy<15>_rt (Madd__add0007_cy<15>_rt)
     MUXCY:S->O            0   0.404   0.000  Madd__add0007_cy<15> (Madd__add0007_cy<15>)
     XORCY:CI->O           1   0.699   0.426  Madd__add0007_xor<16> (_add0007<16>)
     LUT2:I1->O            1   0.612   0.000  Mcompar_paddle_on_cmp_lt0001_lut<16> (Mcompar_paddle_on_cmp_lt0001_lut<16>)
     MUXCY:S->O            1   0.404   0.000  Mcompar_paddle_on_cmp_lt0001_cy<16> (Mcompar_paddle_on_cmp_lt0001_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_lt0001_cy<17> (Mcompar_paddle_on_cmp_lt0001_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_lt0001_cy<18> (Mcompar_paddle_on_cmp_lt0001_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Mcompar_paddle_on_cmp_lt0001_cy<19> (Mcompar_paddle_on_cmp_lt0001_cy<19>)
     MUXCY:CI->O           1   0.399   0.509  Mcompar_paddle_on_cmp_lt0001_cy<20> (Mcompar_paddle_on_cmp_lt0001_cy<20>)
     LUT4:I0->O            1   0.612   0.357  g14 (g_OBUF)
     OBUF:I->O                 3.169          g_OBUF (g)
    ----------------------------------------
    Total                     12.378ns (10.016ns logic, 2.362ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 2)
  Source:            segclk/led (FF)
  Destination:       led (PAD)
  Source Clock:      clk50 rising

  Data Path: segclk/led to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.357  led (led)
     end scope: 'segclk'
     OBUF:I->O                 3.169          led_OBUF (led)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'segclk/intclk1'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              5.447ns (Levels of Logic = 3)
  Source:            hex_1 (FF)
  Destination:       seg7<6> (PAD)
  Source Clock:      segclk/intclk1 rising

  Data Path: hex_1 to seg7<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              8   0.514   0.795  hex_1 (hex_1)
     begin scope: 'seg7disp'
     LUT4:I0->O            1   0.612   0.357  Mrom_ssOut21 (ssOut<2>)
     end scope: 'seg7disp'
     OBUF:I->O                 3.169          seg7_2_OBUF (seg7<2>)
    ----------------------------------------
    Total                      5.447ns (4.295ns logic, 1.152ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================


Total REAL time to Xst completion: 105.00 secs
Total CPU time to Xst completion: 104.33 secs
 
--> 

Total memory usage is 275912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    1 (   0 filtered)

