"D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/SPI_master.v=work,Verilog_2001"
