<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1489</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:8px;font-family:Times;color:#000000;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1489-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1489.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-209</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:189px;left:186px;white-space:nowrap" class="ft02">7:0</p>
<p style="position:absolute;top:189px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:189px;left:451px;white-space:nowrap" class="ft05">Maximum Ratio Limit&#160;for&#160;9C<br/>Maximum turbo&#160;ratio limit of&#160;9 core&#160;active.&#160;</p>
<p style="position:absolute;top:234px;left:186px;white-space:nowrap" class="ft02">15:8</p>
<p style="position:absolute;top:234px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:234px;left:451px;white-space:nowrap" class="ft05">Maximum Ratio Limit&#160;for&#160;10C<br/>Maximum turbo&#160;ratio limit of&#160;10 core&#160;active.&#160;</p>
<p style="position:absolute;top:279px;left:186px;white-space:nowrap" class="ft02">23:16</p>
<p style="position:absolute;top:279px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:279px;left:451px;white-space:nowrap" class="ft05">Maximum Ratio Limit&#160;for&#160;11C<br/>Maximum turbo&#160;ratio limit of&#160;11 core&#160;active.</p>
<p style="position:absolute;top:323px;left:186px;white-space:nowrap" class="ft02">31:24</p>
<p style="position:absolute;top:323px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:323px;left:451px;white-space:nowrap" class="ft05">Maximum Ratio Limit&#160;for&#160;12C<br/>Maximum turbo&#160;ratio limit of&#160;12 core&#160;active.</p>
<p style="position:absolute;top:368px;left:186px;white-space:nowrap" class="ft02">39:32</p>
<p style="position:absolute;top:368px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:368px;left:451px;white-space:nowrap" class="ft06">Maximum Ratio Limit&#160;for&#160;13C<br/>Maximum turbo&#160;ratio limit of&#160;13 core&#160;active.</p>
<p style="position:absolute;top:413px;left:186px;white-space:nowrap" class="ft02">47:40</p>
<p style="position:absolute;top:413px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:413px;left:451px;white-space:nowrap" class="ft06">Maximum Ratio Limit&#160;for&#160;14C<br/>Maximum turbo&#160;ratio limit of&#160;14 core&#160;active.</p>
<p style="position:absolute;top:458px;left:186px;white-space:nowrap" class="ft02">55:48</p>
<p style="position:absolute;top:458px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:458px;left:451px;white-space:nowrap" class="ft06">Maximum Ratio Limit&#160;for&#160;15C<br/>Maximum turbo&#160;ratio limit of&#160;15 core&#160;active.</p>
<p style="position:absolute;top:503px;left:186px;white-space:nowrap" class="ft02">63:56</p>
<p style="position:absolute;top:503px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:503px;left:451px;white-space:nowrap" class="ft06">Maximum Ratio Limit&#160;for16C<br/>Maximum turbo&#160;ratio limit of&#160;16 core&#160;active.</p>
<p style="position:absolute;top:548px;left:81px;white-space:nowrap" class="ft02">1AFH</p>
<p style="position:absolute;top:548px;left:141px;white-space:nowrap" class="ft02">431</p>
<p style="position:absolute;top:548px;left:186px;white-space:nowrap" class="ft02">MSR_TURBO_RATIO_LIMIT2&#160;Package</p>
<p style="position:absolute;top:548px;left:451px;white-space:nowrap" class="ft05">Maximum Ratio Limit&#160;of&#160;Turbo Mode<br/>RO&#160;if&#160;MSR_PLATFORM_INFO.[28]&#160;= 0,<br/>RW&#160;if&#160;MSR_PLATFORM_INFO.[28] = 1</p>
<p style="position:absolute;top:615px;left:186px;white-space:nowrap" class="ft02">7:0</p>
<p style="position:absolute;top:615px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:615px;left:451px;white-space:nowrap" class="ft05">Maximum Ratio Limit&#160;for&#160;17C<br/>Maximum turbo&#160;ratio limit of&#160;17 core&#160;active.&#160;</p>
<p style="position:absolute;top:660px;left:186px;white-space:nowrap" class="ft02">15:8</p>
<p style="position:absolute;top:660px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:660px;left:451px;white-space:nowrap" class="ft05">Maximum Ratio Limit&#160;for&#160;18C<br/>Maximum turbo&#160;ratio limit of&#160;18 core&#160;active.&#160;</p>
<p style="position:absolute;top:705px;left:186px;white-space:nowrap" class="ft02">62:16</p>
<p style="position:absolute;top:705px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:705px;left:451px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:728px;left:186px;white-space:nowrap" class="ft02">63</p>
<p style="position:absolute;top:728px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:728px;left:451px;white-space:nowrap" class="ft06">Semaphore for Turbo Ratio Limit&#160;Configuration<br/>If&#160;1,&#160;the processor&#160;uses&#160;override&#160;configuration</p>
<p style="position:absolute;top:747px;left:713px;white-space:nowrap" class="ft03">1</p>
<p style="position:absolute;top:750px;left:719px;white-space:nowrap" class="ft02">&#160;specified in&#160;</p>
<p style="position:absolute;top:766px;left:451px;white-space:nowrap" class="ft02">MSR_TURBO_RATIO_LIMIT,&#160;MSR_TURBO_RATIO_LIMIT1 and&#160;</p>
<p style="position:absolute;top:783px;left:451px;white-space:nowrap" class="ft06">MSR_TURBO_RATIO_LIMIT2.<br/>If&#160;0,&#160;the processor&#160;uses&#160;factory-set configuration (Default).</p>
<p style="position:absolute;top:827px;left:81px;white-space:nowrap" class="ft02">414H</p>
<p style="position:absolute;top:827px;left:137px;white-space:nowrap" class="ft02">1044</p>
<p style="position:absolute;top:827px;left:186px;white-space:nowrap" class="ft02">IA32_MC5_CTL</p>
<p style="position:absolute;top:827px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:827px;left:451px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”&#160;th</a>rough<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;</a></p>
<p style="position:absolute;top:844px;left:451px;white-space:nowrap" class="ft05"><a href="o_fe12b1e2a880e0ce-515.html">15.3.2.4, “IA32_MCi_MISC&#160;MSRs.”</a>.<br/>Bank&#160;MC5&#160;reports&#160;MC&#160;error from&#160;the&#160;Intel QPI 0 module.</p>
<p style="position:absolute;top:852px;left:81px;white-space:nowrap" class="ft02">415H</p>
<p style="position:absolute;top:852px;left:137px;white-space:nowrap" class="ft02">1045</p>
<p style="position:absolute;top:852px;left:186px;white-space:nowrap" class="ft02">IA32_MC5_STATUS</p>
<p style="position:absolute;top:852px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:876px;left:81px;white-space:nowrap" class="ft02">416H</p>
<p style="position:absolute;top:876px;left:137px;white-space:nowrap" class="ft02">1046</p>
<p style="position:absolute;top:876px;left:186px;white-space:nowrap" class="ft02">IA32_MC5_ADDR</p>
<p style="position:absolute;top:876px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:899px;left:81px;white-space:nowrap" class="ft02">417H</p>
<p style="position:absolute;top:899px;left:137px;white-space:nowrap" class="ft02">1047</p>
<p style="position:absolute;top:899px;left:186px;white-space:nowrap" class="ft02">IA32_MC5_MISC</p>
<p style="position:absolute;top:899px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:924px;left:81px;white-space:nowrap" class="ft02">418H</p>
<p style="position:absolute;top:924px;left:137px;white-space:nowrap" class="ft02">1048</p>
<p style="position:absolute;top:924px;left:186px;white-space:nowrap" class="ft02">IA32_MC6_CTL</p>
<p style="position:absolute;top:924px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:924px;left:451px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, “IA32_MCi_CTL MSRs.”&#160;th</a>rough<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;</a></p>
<p style="position:absolute;top:940px;left:451px;white-space:nowrap" class="ft06"><a href="o_fe12b1e2a880e0ce-515.html">15.3.2.4, “IA32_MCi_MISC&#160;MSRs.”</a>.<br/>Bank&#160;MC6 reports MC&#160;error&#160;from the integrated I/O&#160;module.</p>
<p style="position:absolute;top:948px;left:81px;white-space:nowrap" class="ft02">419H</p>
<p style="position:absolute;top:948px;left:137px;white-space:nowrap" class="ft02">1049</p>
<p style="position:absolute;top:948px;left:186px;white-space:nowrap" class="ft02">IA32_MC6_STATUS</p>
<p style="position:absolute;top:948px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:971px;left:80px;white-space:nowrap" class="ft02">41AH</p>
<p style="position:absolute;top:971px;left:137px;white-space:nowrap" class="ft02">1050</p>
<p style="position:absolute;top:971px;left:186px;white-space:nowrap" class="ft02">IA32_MC6_ADDR</p>
<p style="position:absolute;top:971px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:996px;left:81px;white-space:nowrap" class="ft02">41BH</p>
<p style="position:absolute;top:996px;left:137px;white-space:nowrap" class="ft02">1051</p>
<p style="position:absolute;top:996px;left:186px;white-space:nowrap" class="ft02">IA32_MC6_MISC</p>
<p style="position:absolute;top:996px;left:359px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:100px;left:184px;white-space:nowrap" class="ft04">Table 35-30. &#160;Additional MSRs Supported&#160;by&#160;Intel®&#160;Xeon® Processor&#160;E5 v3 Family</p>
<p style="position:absolute;top:124px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:141px;left:222px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:124px;left:381px;white-space:nowrap" class="ft02">Scope</p>
<p style="position:absolute;top:141px;left:597px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:164px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
