// Seed: 521227429
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input wand id_5,
    input uwire id_6,
    input wire id_7,
    output wor id_8,
    input wand id_9,
    output wor id_10,
    input supply0 id_11,
    input wor id_12,
    output wor id_13,
    output supply0 id_14,
    input tri1 id_15,
    output supply1 id_16,
    output wire id_17,
    output tri id_18,
    output wor id_19,
    input tri1 id_20,
    output supply0 id_21,
    input tri0 id_22,
    input tri0 id_23
    , id_26, id_27,
    output wand id_24
);
  wire id_28;
  id_29(
      .id_0(1), .id_1(1)
  );
endmodule
module module_1 (
    output tri   id_0,
    input  wand  id_1,
    input  tri0  id_2,
    input  wire  id_3,
    input  uwire id_4,
    input  wor   id_5,
    input  uwire id_6
);
  assign id_0 = 1;
  module_0(
      id_3,
      id_0,
      id_6,
      id_2,
      id_5,
      id_3,
      id_1,
      id_1,
      id_0,
      id_5,
      id_0,
      id_2,
      id_6,
      id_0,
      id_0,
      id_6,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_4,
      id_0
  );
endmodule
