

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_107_2'
================================================================
* Date:           Wed May 15 15:49:41 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.976 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_107_2  |        5|        5|         2|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      46|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|       9|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       9|      82|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln107_1_fu_99_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln107_2_fu_109_p2  |         +|   0|  0|  12|           4|           4|
    |add_ln107_fu_119_p2    |         +|   0|  0|  12|           5|           5|
    |icmp_ln107_fu_93_p2    |      icmp|   0|  0|  10|           3|           3|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  46|          16|          15|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2     |   9|          2|    3|          6|
    |j_fu_38                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |j_2_reg_146              |  3|   0|    3|          0|
    |j_fu_38                  |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_107_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_107_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_107_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_107_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_107_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  infer_Pipeline_VITIS_LOOP_107_2|  return value|
|zext_ln80         |   in|    3|     ap_none|                        zext_ln80|        scalar|
|p_shl             |   in|    5|     ap_none|                            p_shl|        scalar|
|input_r_address0  |  out|    7|   ap_memory|                          input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|                          input_r|         array|
|input_r_q0        |   in|   32|   ap_memory|                          input_r|         array|
|vec_i_address0    |  out|    8|   ap_memory|                            vec_i|         array|
|vec_i_ce0         |  out|    1|   ap_memory|                            vec_i|         array|
|vec_i_we0         |  out|    1|   ap_memory|                            vec_i|         array|
|vec_i_d0          |  out|   32|   ap_memory|                            vec_i|         array|
+------------------+-----+-----+------------+---------------------------------+--------------+

