// Seed: 1600172281
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_7;
  wire  id_8;
  supply1 id_9, id_10;
  assign id_10 = id_4#(
      .id_7(-1'h0),
      .id_3(1'b0),
      .id_6(1),
      .id_2(1 + -1),
      .id_9(1 != -1),
      .id_3(-1),
      .id_8(-1 + 1)
  ) | -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd70
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output logic [7:0] id_7;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_6,
      id_2,
      id_4
  );
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire _id_1;
  assign id_7[id_1] = id_3[1 : 1];
  logic [id_1 : 1 'b0] id_8 = -1 - -1;
endmodule
