{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1391114723994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1391114723995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 12:45:23 2014 " "Processing started: Thu Jan 30 12:45:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1391114723995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1391114723995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LabTwoPartFour -c LabTwoPartFour " "Command: quartus_map --read_settings_files=on --write_settings_files=off LabTwoPartFour -c LabTwoPartFour" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1391114723996 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1391114724786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipliertest.v 1 1 " "Found 1 design units, including 1 entities, in source file multipliertest.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplierTest " "Found entity 1: MultiplierTest" {  } { { "MultiplierTest.v" "" { Text "C:/Users/Joshs/Desktop/LabTwoVerilog/MultiplierTest.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391114724929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391114724929 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "aMSB Multiplier.v(45) " "Verilog HDL Declaration error at Multiplier.v(45): identifier \"aMSB\" is already declared in the present scope" {  } { { "Multiplier.v" "" { Text "C:/Users/Joshs/Desktop/LabTwoVerilog/Multiplier.v" 45 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1 1391114724937 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "aLSB Multiplier.v(46) " "Verilog HDL Declaration error at Multiplier.v(46): identifier \"aLSB\" is already declared in the present scope" {  } { { "Multiplier.v" "" { Text "C:/Users/Joshs/Desktop/LabTwoVerilog/Multiplier.v" 46 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1 1391114724938 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Multiplier Multiplier.v(1) " "Ignored design unit \"Multiplier\" at Multiplier.v(1) due to previous errors" {  } { { "Multiplier.v" "" { Text "C:/Users/Joshs/Desktop/LabTwoVerilog/Multiplier.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1391114724938 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DFF_EN_WO_SQ Multiplier.v(77) " "Ignored design unit \"DFF_EN_WO_SQ\" at Multiplier.v(77) due to previous errors" {  } { { "Multiplier.v" "" { Text "C:/Users/Joshs/Desktop/LabTwoVerilog/Multiplier.v" 77 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1391114724939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 0 0 " "Found 0 design units, including 0 entities, in source file multiplier.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391114724939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/Joshs/Desktop/LabTwoVerilog/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391114724944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391114724944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/Joshs/Desktop/LabTwoVerilog/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391114724951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391114724951 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Shifter.v(17) " "Verilog HDL information at Shifter.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "Shifter.v" "" { Text "C:/Users/Joshs/Desktop/LabTwoVerilog/Shifter.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1391114724957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "C:/Users/Joshs/Desktop/LabTwoVerilog/Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1391114724958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1391114724958 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1391114725235 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 30 12:45:25 2014 " "Processing ended: Thu Jan 30 12:45:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1391114725235 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1391114725235 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1391114725235 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1391114725235 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus II Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1391114725921 ""}
